<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /><span id="L419">419</span><br /><span id="L420">420</span><br /><span id="L421">421</span><br /><span id="L422">422</span><br /><span id="L423">423</span><br /><span id="L424">424</span><br /><span id="L425">425</span><br /><span id="L426">426</span><br /><span id="L427">427</span><br /><span id="L428">428</span><br /><span id="L429">429</span><br /><span id="L430">430</span><br /><span id="L431">431</span><br /><span id="L432">432</span><br /><span id="L433">433</span><br /><span id="L434">434</span><br /><span id="L435">435</span><br /><span id="L436">436</span><br /><span id="L437">437</span><br /><span id="L438">438</span><br /><span id="L439">439</span><br /><span id="L440">440</span><br /><span id="L441">441</span><br /><span id="L442">442</span><br /><span id="L443">443</span><br /><span id="L444">444</span><br /><span id="L445">445</span><br /><span id="L446">446</span><br /><span id="L447">447</span><br /><span id="L448">448</span><br /><span id="L449">449</span><br /><span id="L450">450</span><br /><span id="L451">451</span><br /><span id="L452">452</span><br /><span id="L453">453</span><br /><span id="L454">454</span><br /><span id="L455">455</span><br /><span id="L456">456</span><br /><span id="L457">457</span><br /><span id="L458">458</span><br /><span id="L459">459</span><br /><span id="L460">460</span><br /><span id="L461">461</span><br /><span id="L462">462</span><br /><span id="L463">463</span><br /><span id="L464">464</span><br /><span id="L465">465</span><br /><span id="L466">466</span><br /><span id="L467">467</span><br /><span id="L468">468</span><br /><span id="L469">469</span><br /><span id="L470">470</span><br /><span id="L471">471</span><br /><span id="L472">472</span><br /><span id="L473">473</span><br /><span id="L474">474</span><br /><span id="L475">475</span><br /><span id="L476">476</span><br /><span id="L477">477</span><br /><span id="L478">478</span><br /><span id="L479">479</span><br /><span id="L480">480</span><br /><span id="L481">481</span><br /><span id="L482">482</span><br /><span id="L483">483</span><br /><span id="L484">484</span><br /><span id="L485">485</span><br /><span id="L486">486</span><br /><span id="L487">487</span><br /><span id="L488">488</span><br /><span id="L489">489</span><br /><span id="L490">490</span><br /><span id="L491">491</span><br /><span id="L492">492</span><br /><span id="L493">493</span><br /><span id="L494">494</span><br /><span id="L495">495</span><br /><span id="L496">496</span><br /><span id="L497">497</span><br /><span id="L498">498</span><br /><span id="L499">499</span><br /><span id="L500">500</span><br /><span id="L501">501</span><br /><span id="L502">502</span><br /><span id="L503">503</span><br /><span id="L504">504</span><br /><span id="L505">505</span><br /><span id="L506">506</span><br /><span id="L507">507</span><br /><span id="L508">508</span><br /><span id="L509">509</span><br /><span id="L510">510</span><br /><span id="L511">511</span><br /><span id="L512">512</span><br /><span id="L513">513</span><br /><span id="L514">514</span><br /><span id="L515">515</span><br /><span id="L516">516</span><br /><span id="L517">517</span><br /><span id="L518">518</span><br /><span id="L519">519</span><br /><span id="L520">520</span><br /><span id="L521">521</span><br /><span id="L522">522</span><br /><span id="L523">523</span><br /><span id="L524">524</span><br /><span id="L525">525</span><br /><span id="L526">526</span><br /><span id="L527">527</span><br /><span id="L528">528</span><br /><span id="L529">529</span><br /><span id="L530">530</span><br /><span id="L531">531</span><br /><span id="L532">532</span><br /><span id="L533">533</span><br /><span id="L534">534</span><br /><span id="L535">535</span><br /><span id="L536">536</span><br /><span id="L537">537</span><br /><span id="L538">538</span><br /><span id="L539">539</span><br /><span id="L540">540</span><br /><span id="L541">541</span><br /><span id="L542">542</span><br /><span id="L543">543</span><br /><span id="L544">544</span><br /><span id="L545">545</span><br /><span id="L546">546</span><br /><span id="L547">547</span><br /><span id="L548">548</span><br /><span id="L549">549</span><br /><span id="L550">550</span><br /><span id="L551">551</span><br /><span id="L552">552</span><br /><span id="L553">553</span><br /><span id="L554">554</span><br /><span id="L555">555</span><br /><span id="L556">556</span><br /><span id="L557">557</span><br /><span id="L558">558</span><br /><span id="L559">559</span><br /><span id="L560">560</span><br /><span id="L561">561</span><br /><span id="L562">562</span><br /><span id="L563">563</span><br /><span id="L564">564</span><br /><span id="L565">565</span><br /><span id="L566">566</span><br /><span id="L567">567</span><br /><span id="L568">568</span><br /><span id="L569">569</span><br /><span id="L570">570</span><br /><span id="L571">571</span><br /><span id="L572">572</span><br /><span id="L573">573</span><br /><span id="L574">574</span><br /><span id="L575">575</span><br /><span id="L576">576</span><br /><span id="L577">577</span><br /><span id="L578">578</span><br /><span id="L579">579</span><br /><span id="L580">580</span><br /><span id="L581">581</span><br /><span id="L582">582</span><br /><span id="L583">583</span><br /><span id="L584">584</span><br /><span id="L585">585</span><br /><span id="L586">586</span><br /><span id="L587">587</span><br /><span id="L588">588</span><br /><span id="L589">589</span><br /><span id="L590">590</span><br /><span id="L591">591</span><br /><span id="L592">592</span><br /><span id="L593">593</span><br /><span id="L594">594</span><br /><span id="L595">595</span><br /><span id="L596">596</span><br /><span id="L597">597</span><br /><span id="L598">598</span><br /><span id="L599">599</span><br /><span id="L600">600</span><br /><span id="L601">601</span><br /><span id="L602">602</span><br /><span id="L603">603</span><br /><span id="L604">604</span><br /><span id="L605">605</span><br /><span id="L606">606</span><br /><span id="L607">607</span><br /><span id="L608">608</span><br /><span id="L609">609</span><br /><span id="L610">610</span><br /><span id="L611">611</span><br /><span id="L612">612</span><br /><span id="L613">613</span><br /><span id="L614">614</span><br /><span id="L615">615</span><br /><span id="L616">616</span><br /><span id="L617">617</span><br /><span id="L618">618</span><br /><span id="L619">619</span><br /><span id="L620">620</span><br /><span id="L621">621</span><br /><span id="L622">622</span><br /><span id="L623">623</span><br /><span id="L624">624</span><br /><span id="L625">625</span><br /><span id="L626">626</span><br /><span id="L627">627</span><br /><span id="L628">628</span><br /><span id="L629">629</span><br /><span id="L630">630</span><br /><span id="L631">631</span><br /><span id="L632">632</span><br /><span id="L633">633</span><br /><span id="L634">634</span><br /><span id="L635">635</span><br /><span id="L636">636</span><br /><span id="L637">637</span><br /><span id="L638">638</span><br /><span id="L639">639</span><br /><span id="L640">640</span><br /><span id="L641">641</span><br /><span id="L642">642</span><br /><span id="L643">643</span><br /><span id="L644">644</span><br /><span id="L645">645</span><br /><span id="L646">646</span><br /><span id="L647">647</span><br /><span id="L648">648</span><br /><span id="L649">649</span><br /><span id="L650">650</span><br /><span id="L651">651</span><br /><span id="L652">652</span><br /><span id="L653">653</span><br /><span id="L654">654</span><br /><span id="L655">655</span><br /><span id="L656">656</span><br /><span id="L657">657</span><br /><span id="L658">658</span><br /><span id="L659">659</span><br /><span id="L660">660</span><br /><span id="L661">661</span><br /><span id="L662">662</span><br /><span id="L663">663</span><br /><span id="L664">664</span><br /><span id="L665">665</span><br /><span id="L666">666</span><br /><span id="L667">667</span><br /><span id="L668">668</span><br /><span id="L669">669</span><br /><span id="L670">670</span><br /><span id="L671">671</span><br /><span id="L672">672</span><br /><span id="L673">673</span><br /><span id="L674">674</span><br /><span id="L675">675</span><br /><span id="L676">676</span><br /><span id="L677">677</span><br /><span id="L678">678</span><br /><span id="L679">679</span><br /><span id="L680">680</span><br /><span id="L681">681</span><br /><span id="L682">682</span><br /><span id="L683">683</span><br /><span id="L684">684</span><br /><span id="L685">685</span><br /><span id="L686">686</span><br /><span id="L687">687</span><br /><span id="L688">688</span><br /><span id="L689">689</span><br /><span id="L690">690</span><br /><span id="L691">691</span><br /><span id="L692">692</span><br /><span id="L693">693</span><br /><span id="L694">694</span><br /><span id="L695">695</span><br /><span id="L696">696</span><br /><span id="L697">697</span><br /><span id="L698">698</span><br /><span id="L699">699</span><br /><span id="L700">700</span><br /><span id="L701">701</span><br /><span id="L702">702</span><br /><span id="L703">703</span><br /><span id="L704">704</span><br /><span id="L705">705</span><br /><span id="L706">706</span><br /><span id="L707">707</span><br /><span id="L708">708</span><br /><span id="L709">709</span><br /><span id="L710">710</span><br /><span id="L711">711</span><br /><span id="L712">712</span><br /><span id="L713">713</span><br /><span id="L714">714</span><br /><span id="L715">715</span><br /><span id="L716">716</span><br /><span id="L717">717</span><br /><span id="L718">718</span><br /><span id="L719">719</span><br /><span id="L720">720</span><br /><span id="L721">721</span><br /><span id="L722">722</span><br /><span id="L723">723</span><br /><span id="L724">724</span><br /><span id="L725">725</span><br /><span id="L726">726</span><br /><span id="L727">727</span><br /><span id="L728">728</span><br /><span id="L729">729</span><br /><span id="L730">730</span><br /><span id="L731">731</span><br /><span id="L732">732</span><br /><span id="L733">733</span><br /><span id="L734">734</span><br /><span id="L735">735</span><br /><span id="L736">736</span><br /><span id="L737">737</span><br /><span id="L738">738</span><br /><span id="L739">739</span><br /><span id="L740">740</span><br /><span id="L741">741</span><br /><span id="L742">742</span><br /><span id="L743">743</span><br /><span id="L744">744</span><br /><span id="L745">745</span><br /><span id="L746">746</span><br /><span id="L747">747</span><br /><span id="L748">748</span><br /><span id="L749">749</span><br /><span id="L750">750</span><br /><span id="L751">751</span><br /><span id="L752">752</span><br /><span id="L753">753</span><br /><span id="L754">754</span><br /><span id="L755">755</span><br /><span id="L756">756</span><br /><span id="L757">757</span><br /><span id="L758">758</span><br /><span id="L759">759</span><br /><span id="L760">760</span><br /><span id="L761">761</span><br /><span id="L762">762</span><br /><span id="L763">763</span><br /><span id="L764">764</span><br /><span id="L765">765</span><br /><span id="L766">766</span><br /><span id="L767">767</span><br /><span id="L768">768</span><br /><span id="L769">769</span><br /><span id="L770">770</span><br /><span id="L771">771</span><br /><span id="L772">772</span><br /><span id="L773">773</span><br /><span id="L774">774</span><br /><span id="L775">775</span><br /><span id="L776">776</span><br /><span id="L777">777</span><br /><span id="L778">778</span><br /><span id="L779">779</span><br /><span id="L780">780</span><br /><span id="L781">781</span><br /><span id="L782">782</span><br /><span id="L783">783</span><br /><span id="L784">784</span><br /><span id="L785">785</span><br /><span id="L786">786</span><br /><span id="L787">787</span><br /><span id="L788">788</span><br /><span id="L789">789</span><br /><span id="L790">790</span><br /><span id="L791">791</span><br /><span id="L792">792</span><br /><span id="L793">793</span><br /><span id="L794">794</span><br /><span id="L795">795</span><br /><span id="L796">796</span><br /><span id="L797">797</span><br /><span id="L798">798</span><br /><span id="L799">799</span><br /><span id="L800">800</span><br /><span id="L801">801</span><br /><span id="L802">802</span><br /><span id="L803">803</span><br /><span id="L804">804</span><br /><span id="L805">805</span><br /><span id="L806">806</span><br /><span id="L807">807</span><br /><span id="L808">808</span><br /><span id="L809">809</span><br /><span id="L810">810</span><br /><span id="L811">811</span><br /><span id="L812">812</span><br /><span id="L813">813</span><br /><span id="L814">814</span><br /><span id="L815">815</span><br /><span id="L816">816</span><br /><span id="L817">817</span><br /><span id="L818">818</span><br /><span id="L819">819</span><br /><span id="L820">820</span><br /><span id="L821">821</span><br /><span id="L822">822</span><br /><span id="L823">823</span><br /><span id="L824">824</span><br /><span id="L825">825</span><br /><span id="L826">826</span><br /><span id="L827">827</span><br /><span id="L828">828</span><br /><span id="L829">829</span><br /><span id="L830">830</span><br /><span id="L831">831</span><br /><span id="L832">832</span><br /><span id="L833">833</span><br /><span id="L834">834</span><br /><span id="L835">835</span><br /><span id="L836">836</span><br /><span id="L837">837</span><br /><span id="L838">838</span><br /><span id="L839">839</span><br /><span id="L840">840</span><br /><span id="L841">841</span><br /><span id="L842">842</span><br /><span id="L843">843</span><br /><span id="L844">844</span><br /><span id="L845">845</span><br /><span id="L846">846</span><br /><span id="L847">847</span><br /><span id="L848">848</span><br /><span id="L849">849</span><br /><span id="L850">850</span><br /><span id="L851">851</span><br /><span id="L852">852</span><br /><span id="L853">853</span><br /><span id="L854">854</span><br /><span id="L855">855</span><br /><span id="L856">856</span><br /><span id="L857">857</span><br /><span id="L858">858</span><br /><span id="L859">859</span><br /><span id="L860">860</span><br /><span id="L861">861</span><br /><span id="L862">862</span><br /><span id="L863">863</span><br /><span id="L864">864</span><br /><span id="L865">865</span><br /><span id="L866">866</span><br /><span id="L867">867</span><br /><span id="L868">868</span><br /><span id="L869">869</span><br /><span id="L870">870</span><br /><span id="L871">871</span><br /><span id="L872">872</span><br /><span id="L873">873</span><br /><span id="L874">874</span><br /><span id="L875">875</span><br /><span id="L876">876</span><br /><span id="L877">877</span><br /><span id="L878">878</span><br /><span id="L879">879</span><br /><span id="L880">880</span><br /><span id="L881">881</span><br /><span id="L882">882</span><br /><span id="L883">883</span><br /><span id="L884">884</span><br /><span id="L885">885</span><br /><span id="L886">886</span><br /><span id="L887">887</span><br /><span id="L888">888</span><br /><span id="L889">889</span><br /><span id="L890">890</span><br /><span id="L891">891</span><br /><span id="L892">892</span><br /><span id="L893">893</span><br /><span id="L894">894</span><br /><span id="L895">895</span><br /><span id="L896">896</span><br /><span id="L897">897</span><br /><span id="L898">898</span><br /><span id="L899">899</span><br /><span id="L900">900</span><br /><span id="L901">901</span><br /><span id="L902">902</span><br /><span id="L903">903</span><br /><span id="L904">904</span><br /><span id="L905">905</span><br /><span id="L906">906</span><br /><span id="L907">907</span><br /><span id="L908">908</span><br /><span id="L909">909</span><br /><span id="L910">910</span><br /><span id="L911">911</span><br /><span id="L912">912</span><br /><span id="L913">913</span><br /><span id="L914">914</span><br /><span id="L915">915</span><br /><span id="L916">916</span><br /><span id="L917">917</span><br /><span id="L918">918</span><br /><span id="L919">919</span><br /><span id="L920">920</span><br /><span id="L921">921</span><br /><span id="L922">922</span><br /><span id="L923">923</span><br /><span id="L924">924</span><br /><span id="L925">925</span><br /><span id="L926">926</span><br /><span id="L927">927</span><br /><span id="L928">928</span><br /><span id="L929">929</span><br /><span id="L930">930</span><br /><span id="L931">931</span><br /><span id="L932">932</span><br /><span id="L933">933</span><br /><span id="L934">934</span><br /><span id="L935">935</span><br /><span id="L936">936</span><br /><span id="L937">937</span><br /><span id="L938">938</span><br /><span id="L939">939</span><br /><span id="L940">940</span><br /><span id="L941">941</span><br /><span id="L942">942</span><br /><span id="L943">943</span><br /><span id="L944">944</span><br /><span id="L945">945</span><br /><span id="L946">946</span><br /><span id="L947">947</span><br /><span id="L948">948</span><br /><span id="L949">949</span><br /><span id="L950">950</span><br /><span id="L951">951</span><br /><span id="L952">952</span><br /><span id="L953">953</span><br /><span id="L954">954</span><br /><span id="L955">955</span><br /><span id="L956">956</span><br /><span id="L957">957</span><br /><span id="L958">958</span><br /><span id="L959">959</span><br /><span id="L960">960</span><br /><span id="L961">961</span><br /><span id="L962">962</span><br /><span id="L963">963</span><br /><span id="L964">964</span><br /><span id="L965">965</span><br /><span id="L966">966</span><br /><span id="L967">967</span><br /><span id="L968">968</span><br /><span id="L969">969</span><br /><span id="L970">970</span><br /><span id="L971">971</span><br /><span id="L972">972</span><br /><span id="L973">973</span><br /><span id="L974">974</span><br /><span id="L975">975</span><br /><span id="L976">976</span><br /><span id="L977">977</span><br /><span id="L978">978</span><br /><span id="L979">979</span><br /><span id="L980">980</span><br /><span id="L981">981</span><br /><span id="L982">982</span><br /><span id="L983">983</span><br /><span id="L984">984</span><br /><span id="L985">985</span><br /><span id="L986">986</span><br /><span id="L987">987</span><br /><span id="L988">988</span><br /><span id="L989">989</span><br /><span id="L990">990</span><br /><span id="L991">991</span><br /><span id="L992">992</span><br /><span id="L993">993</span><br /><span id="L994">994</span><br /><span id="L995">995</span><br /><span id="L996">996</span><br /><span id="L997">997</span><br /><span id="L998">998</span><br /><span id="L999">999</span><br /><span id="L1000">1000</span><br /><span id="L1001">1001</span><br /><span id="L1002">1002</span><br /><span id="L1003">1003</span><br /><span id="L1004">1004</span><br /><span id="L1005">1005</span><br /><span id="L1006">1006</span><br /><span id="L1007">1007</span><br /><span id="L1008">1008</span><br /><span id="L1009">1009</span><br /><span id="L1010">1010</span><br /><span id="L1011">1011</span><br /><span id="L1012">1012</span><br /><span id="L1013">1013</span><br /><span id="L1014">1014</span><br /><span id="L1015">1015</span><br /><span id="L1016">1016</span><br /><span id="L1017">1017</span><br /><span id="L1018">1018</span><br /><span id="L1019">1019</span><br /><span id="L1020">1020</span><br /><span id="L1021">1021</span><br /><span id="L1022">1022</span><br /><span id="L1023">1023</span><br /><span id="L1024">1024</span><br /><span id="L1025">1025</span><br /><span id="L1026">1026</span><br /><span id="L1027">1027</span><br /><span id="L1028">1028</span><br /><span id="L1029">1029</span><br /><span id="L1030">1030</span><br /><span id="L1031">1031</span><br /><span id="L1032">1032</span><br /><span id="L1033">1033</span><br /><span id="L1034">1034</span><br /><span id="L1035">1035</span><br /><span id="L1036">1036</span><br /><span id="L1037">1037</span><br /><span id="L1038">1038</span><br /><span id="L1039">1039</span><br /><span id="L1040">1040</span><br /><span id="L1041">1041</span><br /><span id="L1042">1042</span><br /><span id="L1043">1043</span><br /><span id="L1044">1044</span><br /><span id="L1045">1045</span><br /><span id="L1046">1046</span><br /><span id="L1047">1047</span><br /><span id="L1048">1048</span><br /><span id="L1049">1049</span><br /><span id="L1050">1050</span><br /><span id="L1051">1051</span><br /><span id="L1052">1052</span><br /><span id="L1053">1053</span><br /><span id="L1054">1054</span><br /><span id="L1055">1055</span><br /><span id="L1056">1056</span><br /><span id="L1057">1057</span><br /><span id="L1058">1058</span><br /><span id="L1059">1059</span><br /><span id="L1060">1060</span><br /><span id="L1061">1061</span><br /><span id="L1062">1062</span><br /><span id="L1063">1063</span><br /><span id="L1064">1064</span><br /><span id="L1065">1065</span><br /><span id="L1066">1066</span><br /><span id="L1067">1067</span><br /><span id="L1068">1068</span><br /><span id="L1069">1069</span><br /><span id="L1070">1070</span><br /><span id="L1071">1071</span><br /><span id="L1072">1072</span><br /><span id="L1073">1073</span><br /><span id="L1074">1074</span><br /><span id="L1075">1075</span><br /><span id="L1076">1076</span><br /><span id="L1077">1077</span><br /><span id="L1078">1078</span><br /><span id="L1079">1079</span><br /><span id="L1080">1080</span><br /><span id="L1081">1081</span><br /><span id="L1082">1082</span><br /><span id="L1083">1083</span><br /><span id="L1084">1084</span><br /><span id="L1085">1085</span><br /><span id="L1086">1086</span><br /><span id="L1087">1087</span><br /><span id="L1088">1088</span><br /><span id="L1089">1089</span><br /><span id="L1090">1090</span><br /><span id="L1091">1091</span><br /><span id="L1092">1092</span><br /><span id="L1093">1093</span><br /><span id="L1094">1094</span><br /><span id="L1095">1095</span><br /><span id="L1096">1096</span><br /><span id="L1097">1097</span><br /><span id="L1098">1098</span><br /><span id="L1099">1099</span><br /><span id="L1100">1100</span><br /><span id="L1101">1101</span><br /><span id="L1102">1102</span><br /><span id="L1103">1103</span><br /><span id="L1104">1104</span><br /><span id="L1105">1105</span><br /><span id="L1106">1106</span><br /><span id="L1107">1107</span><br /><span id="L1108">1108</span><br /><span id="L1109">1109</span><br /><span id="L1110">1110</span><br /><span id="L1111">1111</span><br /><span id="L1112">1112</span><br /><span id="L1113">1113</span><br /><span id="L1114">1114</span><br /><span id="L1115">1115</span><br /><span id="L1116">1116</span><br /><span id="L1117">1117</span><br /><span id="L1118">1118</span><br /><span id="L1119">1119</span><br /><span id="L1120">1120</span><br /><span id="L1121">1121</span><br /><span id="L1122">1122</span><br /><span id="L1123">1123</span><br /><span id="L1124">1124</span><br /><span id="L1125">1125</span><br /><span id="L1126">1126</span><br /><span id="L1127">1127</span><br /><span id="L1128">1128</span><br /><span id="L1129">1129</span><br /><span id="L1130">1130</span><br /><span id="L1131">1131</span><br /><span id="L1132">1132</span><br /><span id="L1133">1133</span><br /><span id="L1134">1134</span><br /><span id="L1135">1135</span><br /><span id="L1136">1136</span><br /><span id="L1137">1137</span><br /><span id="L1138">1138</span><br /><span id="L1139">1139</span><br /><span id="L1140">1140</span><br /><span id="L1141">1141</span><br /><span id="L1142">1142</span><br /><span id="L1143">1143</span><br /><span id="L1144">1144</span><br /><span id="L1145">1145</span><br /><span id="L1146">1146</span><br /><span id="L1147">1147</span><br /><span id="L1148">1148</span><br /><span id="L1149">1149</span><br /><span id="L1150">1150</span><br /><span id="L1151">1151</span><br /><span id="L1152">1152</span><br /><span id="L1153">1153</span><br /><span id="L1154">1154</span><br /><span id="L1155">1155</span><br /><span id="L1156">1156</span><br /><span id="L1157">1157</span><br /><span id="L1158">1158</span><br /><span id="L1159">1159</span><br /><span id="L1160">1160</span><br /><span id="L1161">1161</span><br /><span id="L1162">1162</span><br /><span id="L1163">1163</span><br /><span id="L1164">1164</span><br /><span id="L1165">1165</span><br /><span id="L1166">1166</span><br /><span id="L1167">1167</span><br /><span id="L1168">1168</span><br /><span id="L1169">1169</span><br /><span id="L1170">1170</span><br /><span id="L1171">1171</span><br /><span id="L1172">1172</span><br /><span id="L1173">1173</span><br /><span id="L1174">1174</span><br /><span id="L1175">1175</span><br /><span id="L1176">1176</span><br /><span id="L1177">1177</span><br /><span id="L1178">1178</span><br /><span id="L1179">1179</span><br /><span id="L1180">1180</span><br /><span id="L1181">1181</span><br /><span id="L1182">1182</span><br /><span id="L1183">1183</span><br /><span id="L1184">1184</span><br /><span id="L1185">1185</span><br /><span id="L1186">1186</span><br /><span id="L1187">1187</span><br /><span id="L1188">1188</span><br /><span id="L1189">1189</span><br /><span id="L1190">1190</span><br /><span id="L1191">1191</span><br /><span id="L1192">1192</span><br /><span id="L1193">1193</span><br /><span id="L1194">1194</span><br /><span id="L1195">1195</span><br /><span id="L1196">1196</span><br /><span id="L1197">1197</span><br /><span id="L1198">1198</span><br /><span id="L1199">1199</span><br /><span id="L1200">1200</span><br /><span id="L1201">1201</span><br /><span id="L1202">1202</span><br /><span id="L1203">1203</span><br /><span id="L1204">1204</span><br /><span id="L1205">1205</span><br /><span id="L1206">1206</span><br /><span id="L1207">1207</span><br /><span id="L1208">1208</span><br /><span id="L1209">1209</span><br /><span id="L1210">1210</span><br /><span id="L1211">1211</span><br /><span id="L1212">1212</span><br /><span id="L1213">1213</span><br /><span id="L1214">1214</span><br /><span id="L1215">1215</span><br /><span id="L1216">1216</span><br /><span id="L1217">1217</span><br /><span id="L1218">1218</span><br /><span id="L1219">1219</span><br /><span id="L1220">1220</span><br /><span id="L1221">1221</span><br /><span id="L1222">1222</span><br /><span id="L1223">1223</span><br /><span id="L1224">1224</span><br /><span id="L1225">1225</span><br /><span id="L1226">1226</span><br /><span id="L1227">1227</span><br /><span id="L1228">1228</span><br /><span id="L1229">1229</span><br /><span id="L1230">1230</span><br /><span id="L1231">1231</span><br /><span id="L1232">1232</span><br /><span id="L1233">1233</span><br /><span id="L1234">1234</span><br /><span id="L1235">1235</span><br /><span id="L1236">1236</span><br /><span id="L1237">1237</span><br /><span id="L1238">1238</span><br /><span id="L1239">1239</span><br /><span id="L1240">1240</span><br /><span id="L1241">1241</span><br /><span id="L1242">1242</span><br /><span id="L1243">1243</span><br /><span id="L1244">1244</span><br /><span id="L1245">1245</span><br /><span id="L1246">1246</span><br /><span id="L1247">1247</span><br /><span id="L1248">1248</span><br /><span id="L1249">1249</span><br /><span id="L1250">1250</span><br /><span id="L1251">1251</span><br /><span id="L1252">1252</span><br /><span id="L1253">1253</span><br /><span id="L1254">1254</span><br /><span id="L1255">1255</span><br /><span id="L1256">1256</span><br /><span id="L1257">1257</span><br /><span id="L1258">1258</span><br /><span id="L1259">1259</span><br /><span id="L1260">1260</span><br /><span id="L1261">1261</span><br /><span id="L1262">1262</span><br /><span id="L1263">1263</span><br /><span id="L1264">1264</span><br /><span id="L1265">1265</span><br /><span id="L1266">1266</span><br /><span id="L1267">1267</span><br /><span id="L1268">1268</span><br /><span id="L1269">1269</span><br /><span id="L1270">1270</span><br /><span id="L1271">1271</span><br /><span id="L1272">1272</span><br /><span id="L1273">1273</span><br /><span id="L1274">1274</span><br /><span id="L1275">1275</span><br /><span id="L1276">1276</span><br /><span id="L1277">1277</span><br /><span id="L1278">1278</span><br /><span id="L1279">1279</span><br /><span id="L1280">1280</span><br /><span id="L1281">1281</span><br /><span id="L1282">1282</span><br /><span id="L1283">1283</span><br /><span id="L1284">1284</span><br /><span id="L1285">1285</span><br /><span id="L1286">1286</span><br /><span id="L1287">1287</span><br /><span id="L1288">1288</span><br /><span id="L1289">1289</span><br /><span id="L1290">1290</span><br /><span id="L1291">1291</span><br /><span id="L1292">1292</span><br /><span id="L1293">1293</span><br /><span id="L1294">1294</span><br /><span id="L1295">1295</span><br /><span id="L1296">1296</span><br /><span id="L1297">1297</span><br /><span id="L1298">1298</span><br /><span id="L1299">1299</span><br /><span id="L1300">1300</span><br /><span id="L1301">1301</span><br /><span id="L1302">1302</span><br /><span id="L1303">1303</span><br /><span id="L1304">1304</span><br /><span id="L1305">1305</span><br /><span id="L1306">1306</span><br /><span id="L1307">1307</span><br /><span id="L1308">1308</span><br /><span id="L1309">1309</span><br /><span id="L1310">1310</span><br /><span id="L1311">1311</span><br /><span id="L1312">1312</span><br /><span id="L1313">1313</span><br /><span id="L1314">1314</span><br /><span id="L1315">1315</span><br /><span id="L1316">1316</span><br /><span id="L1317">1317</span><br /><span id="L1318">1318</span><br /><span id="L1319">1319</span><br /><span id="L1320">1320</span><br /><span id="L1321">1321</span><br /><span id="L1322">1322</span><br /><span id="L1323">1323</span><br /><span id="L1324">1324</span><br /><span id="L1325">1325</span><br /><span id="L1326">1326</span><br /><span id="L1327">1327</span><br /><span id="L1328">1328</span><br /><span id="L1329">1329</span><br /><span id="L1330">1330</span><br /><span id="L1331">1331</span><br /><span id="L1332">1332</span><br /><span id="L1333">1333</span><br /><span id="L1334">1334</span><br /><span id="L1335">1335</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* ******************************************************************************* */</span>
<span class="sail-comment">/* This file implements part of the vector extension.                              */</span>
<span class="sail-comment">/* Chapter 13: Vector Floating-Point Instructions                                  */</span>
<span class="sail-comment">/* Chapter 16: Vector Permutation Instructions (floating-point part)               */</span>
<span class="sail-comment">/* ******************************************************************************* */</span>

<span class="sail-comment">/* ******************************* OPFVV (VVTYPE) ******************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FVVTYPE</span> : (<span class="sail-id">fvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fvvfunct6</span> : <span class="sail-id">fvvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FVV_VADD</span>       &lt;-&gt; <span class="sail-literal">0b000000</span>,
  <span class="sail-id">FVV_VSUB</span>       &lt;-&gt; <span class="sail-literal">0b000010</span>,
  <span class="sail-id">FVV_VMIN</span>       &lt;-&gt; <span class="sail-literal">0b000100</span>,
  <span class="sail-id">FVV_VMAX</span>       &lt;-&gt; <span class="sail-literal">0b000110</span>,
  <span class="sail-id">FVV_VSGNJ</span>      &lt;-&gt; <span class="sail-literal">0b001000</span>,
  <span class="sail-id">FVV_VSGNJN</span>     &lt;-&gt; <span class="sail-literal">0b001001</span>,
  <span class="sail-id">FVV_VSGNJX</span>     &lt;-&gt; <span class="sail-literal">0b001010</span>,
  <span class="sail-id">FVV_VDIV</span>       &lt;-&gt; <span class="sail-literal">0b100000</span>,
  <span class="sail-id">FVV_VMUL</span>       &lt;-&gt; <span class="sail-literal">0b100100</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fvvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L150"><span class="sail-id">illegal_fp_normal</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FVV_VADD</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VSUB</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VMIN</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L651"><span class="sail-id">fp_min</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VMAX</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L670"><span class="sail-id">fp_max</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VMUL</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L746"><span class="sail-id">fp_mul</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VDIV</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L757"><span class="sail-id">fp_div</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VSGNJ</span>    =&gt; [<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>][<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]] @ <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">2</span>)..<span class="sail-literal">0</span>],
        <span class="sail-id">FVV_VSGNJN</span>   =&gt; (<span class="sail-literal">0b1</span> <span class="sail-operator">^</span> [<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>][<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]]) @ <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">2</span>)..<span class="sail-literal">0</span>],
        <span class="sail-id">FVV_VSGNJX</span>   =&gt; ([<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]] <span class="sail-operator">^</span> [<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>][<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]]) @ <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">2</span>)..<span class="sail-literal">0</span>]
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fvvtype_mnemonic</span> : <span class="sail-id">fvvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FVV_VADD</span>       &lt;-&gt; <span class="sail-string">"vfadd.vv"</span>,
  <span class="sail-id">FVV_VSUB</span>       &lt;-&gt; <span class="sail-string">"vfsub.vv"</span>,
  <span class="sail-id">FVV_VMIN</span>       &lt;-&gt; <span class="sail-string">"vfmin.vv"</span>,
  <span class="sail-id">FVV_VMAX</span>       &lt;-&gt; <span class="sail-string">"vfmax.vv"</span>,
  <span class="sail-id">FVV_VSGNJ</span>      &lt;-&gt; <span class="sail-string">"vfsgnj.vv"</span>,
  <span class="sail-id">FVV_VSGNJN</span>     &lt;-&gt; <span class="sail-string">"vfsgnjn.vv"</span>,
  <span class="sail-id">FVV_VSGNJX</span>     &lt;-&gt; <span class="sail-string">"vfsgnjx.vv"</span>,
  <span class="sail-id">FVV_VDIV</span>       &lt;-&gt; <span class="sail-string">"vfdiv.vv"</span>,
  <span class="sail-id">FVV_VMUL</span>       &lt;-&gt; <span class="sail-string">"vfmul.vv"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fvvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ************************* OPFVV (VVtype Multiply-Add) ************************* */</span>
<span class="sail-comment">/* Multiply-Add instructions switch the order of source operands in assembly (vs1/rs1 before vs2) */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FVVMATYPE</span> : (<span class="sail-id">fvvmafunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fvvmafunct6</span> : <span class="sail-id">fvvmafunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FVV_VMADD</span>      &lt;-&gt; <span class="sail-literal">0b101000</span>,
  <span class="sail-id">FVV_VNMADD</span>     &lt;-&gt; <span class="sail-literal">0b101001</span>,
  <span class="sail-id">FVV_VMSUB</span>      &lt;-&gt; <span class="sail-literal">0b101010</span>,
  <span class="sail-id">FVV_VNMSUB</span>     &lt;-&gt; <span class="sail-literal">0b101011</span>,
  <span class="sail-id">FVV_VMACC</span>      &lt;-&gt; <span class="sail-literal">0b101100</span>,
  <span class="sail-id">FVV_VNMACC</span>     &lt;-&gt; <span class="sail-literal">0b101101</span>,
  <span class="sail-id">FVV_VMSAC</span>      &lt;-&gt; <span class="sail-literal">0b101110</span>,
  <span class="sail-id">FVV_VNMSAC</span>     &lt;-&gt; <span class="sail-literal">0b101111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FVVMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fvvmafunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FVVMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L150"><span class="sail-id">illegal_fp_normal</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FVV_VMACC</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L768"><span class="sail-id">fp_muladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VNMACC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L803"><span class="sail-id">fp_nmulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VMSAC</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L791"><span class="sail-id">fp_mulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VNMSAC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L779"><span class="sail-id">fp_nmuladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VMADD</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L768"><span class="sail-id">fp_muladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VNMADD</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L803"><span class="sail-id">fp_nmulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VMSUB</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L791"><span class="sail-id">fp_mulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VNMSUB</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L779"><span class="sail-id">fp_nmuladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fvvmatype_mnemonic</span> : <span class="sail-id">fvvmafunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FVV_VMADD</span>      &lt;-&gt; <span class="sail-string">"vfmadd.vv"</span>,
  <span class="sail-id">FVV_VNMADD</span>     &lt;-&gt; <span class="sail-string">"vfnmadd.vv"</span>,
  <span class="sail-id">FVV_VMSUB</span>      &lt;-&gt; <span class="sail-string">"vfmsub.vv"</span>,
  <span class="sail-id">FVV_VNMSUB</span>     &lt;-&gt; <span class="sail-string">"vfnmsub.vv"</span>,
  <span class="sail-id">FVV_VMACC</span>      &lt;-&gt; <span class="sail-string">"vfmacc.vv"</span>,
  <span class="sail-id">FVV_VNMACC</span>     &lt;-&gt; <span class="sail-string">"vfnmacc.vv"</span>,
  <span class="sail-id">FVV_VMSAC</span>      &lt;-&gt; <span class="sail-string">"vfmsac.vv"</span>,
  <span class="sail-id">FVV_VNMSAC</span>     &lt;-&gt; <span class="sail-string">"vfnmsac.vv"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FVVMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fvvmatype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* *************************** OPFVV (VVTYPE Widening) *************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FWVVTYPE</span> : (<span class="sail-id">fwvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fwvvfunct6</span> : <span class="sail-id">fwvvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FWVV_VADD</span>       &lt;-&gt; <span class="sail-literal">0b110000</span>,
  <span class="sail-id">FWVV_VSUB</span>       &lt;-&gt; <span class="sail-literal">0b110010</span>,
  <span class="sail-id">FWVV_VMUL</span>       &lt;-&gt; <span class="sail-literal">0b111000</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FWVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fwvvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FWVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>)) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FWVV_VADD</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>])),
        <span class="sail-id">FWVV_VSUB</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>])),
        <span class="sail-id">FWVV_VMUL</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L746"><span class="sail-id">fp_mul</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]))
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fwvvtype_mnemonic</span> : <span class="sail-id">fwvvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWVV_VADD</span>       &lt;-&gt; <span class="sail-string">"vfwadd.vv"</span>,
  <span class="sail-id">FWVV_VSUB</span>       &lt;-&gt; <span class="sail-string">"vfwsub.vv"</span>,
  <span class="sail-id">FWVV_VMUL</span>       &lt;-&gt; <span class="sail-string">"vfwmul.vv"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FWVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fwvvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ******************** OPFVV (VVtype Widening Multiply-Add) ********************* */</span>
<span class="sail-comment">/* Multiply-Add instructions switch the order of source operands in assembly (vs1/rs1 before vs2) */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FWVVMATYPE</span> : (<span class="sail-id">fwvvmafunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fwvvmafunct6</span> : <span class="sail-id">fwvvmafunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FWVV_VMACC</span>      &lt;-&gt; <span class="sail-literal">0b111100</span>,
  <span class="sail-id">FWVV_VNMACC</span>     &lt;-&gt; <span class="sail-literal">0b111101</span>,
  <span class="sail-id">FWVV_VMSAC</span>      &lt;-&gt; <span class="sail-literal">0b111110</span>,
  <span class="sail-id">FWVV_VNMSAC</span>     &lt;-&gt; <span class="sail-literal">0b111111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FWVVMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fwvvmafunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs1</span> @ <span class="sail-id">vs2</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FWVVMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>)) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FWVV_VMACC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L768"><span class="sail-id">fp_muladd</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FWVV_VNMACC</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L803"><span class="sail-id">fp_nmulsub</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FWVV_VMSAC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L791"><span class="sail-id">fp_mulsub</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FWVV_VNMSAC</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L779"><span class="sail-id">fp_nmuladd</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>])
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fwvvmatype_mnemonic</span> : <span class="sail-id">fwvvmafunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWVV_VMACC</span>      &lt;-&gt; <span class="sail-string">"vfwmacc.vv"</span>,
  <span class="sail-id">FWVV_VNMACC</span>     &lt;-&gt; <span class="sail-string">"vfwnmacc.vv"</span>,
  <span class="sail-id">FWVV_VMSAC</span>      &lt;-&gt; <span class="sail-string">"vfwmsac.vv"</span>,
  <span class="sail-id">FWVV_VNMSAC</span>     &lt;-&gt; <span class="sail-string">"vfwnmsac.vv"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FWVVMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fwvvmatype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* *************************** OPFVV (WVTYPE Widening) *************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FWVTYPE</span> : (<span class="sail-id">fwvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fwvfunct6</span> : <span class="sail-id">fwvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FWV_VADD</span>       &lt;-&gt; <span class="sail-literal">0b110100</span>,
  <span class="sail-id">FWV_VSUB</span>       &lt;-&gt; <span class="sail-literal">0b110110</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FWVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fwvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FWVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vs2</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FWV_VADD</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>])),
        <span class="sail-id">FWV_VSUB</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]))
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fwvtype_mnemonic</span> : <span class="sail-id">fwvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWV_VADD</span>       &lt;-&gt; <span class="sail-string">"vfwadd.wv"</span>,
  <span class="sail-id">FWV_VSUB</span>       &lt;-&gt; <span class="sail-string">"vfwsub.wv"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FWVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fwvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ****************************** OPFVV (VFUNARY0) ******************************* */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFUNARY0</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">vfunary0</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vfunary0_vs1</span> : <span class="sail-id">vfunary0</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = {
  <span class="sail-id">FV_CVT_XU_F</span>       &lt;-&gt; <span class="sail-literal">0b00000</span>,
  <span class="sail-id">FV_CVT_X_F</span>        &lt;-&gt; <span class="sail-literal">0b00001</span>,
  <span class="sail-id">FV_CVT_F_XU</span>       &lt;-&gt; <span class="sail-literal">0b00010</span>,
  <span class="sail-id">FV_CVT_F_X</span>        &lt;-&gt; <span class="sail-literal">0b00011</span>,
  <span class="sail-id">FV_CVT_RTZ_XU_F</span>   &lt;-&gt; <span class="sail-literal">0b00110</span>,
  <span class="sail-id">FV_CVT_RTZ_X_F</span>    &lt;-&gt; <span class="sail-literal">0b00111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfunary0</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">encdec_vfunary0_vs1</span>(<span class="sail-id">vfunary0</span>) @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfunary0</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L150"><span class="sail-id">illegal_fp_normal</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">vfunary0</span> {
        <span class="sail-id">FV_CVT_XU_F</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L870"><span class="sail-id">riscv_f16ToUi16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L251"><span class="sail-id">riscv_f32ToUi32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">64</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L335"><span class="sail-id">riscv_f64ToUi64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FV_CVT_X_F</span>       =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L846"><span class="sail-id">riscv_f16ToI16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L244"><span class="sail-id">riscv_f32ToI32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">64</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L328"><span class="sail-id">riscv_f64ToI64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FV_CVT_F_XU</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L208"><span class="sail-id">riscv_ui32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L265"><span class="sail-id">riscv_ui32ToF32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">64</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L349"><span class="sail-id">riscv_ui64ToF64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FV_CVT_F_X</span>       =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L201"><span class="sail-id">riscv_i32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/prelude.html#L91"><span class="sail-id">sign_extend</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L258"><span class="sail-id">riscv_i32ToF32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">64</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L342"><span class="sail-id">riscv_i64ToF64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FV_CVT_RTZ_XU_F</span>  =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L870"><span class="sail-id">riscv_f16ToUi16</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L251"><span class="sail-id">riscv_f32ToUi32</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">64</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L335"><span class="sail-id">riscv_f64ToUi64</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FV_CVT_RTZ_X_F</span>   =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L846"><span class="sail-id">riscv_f16ToI16</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L244"><span class="sail-id">riscv_f32ToI32</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">64</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L328"><span class="sail-id">riscv_f64ToI64</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            }
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vfunary0_mnemonic</span> : <span class="sail-id">vfunary0</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FV_CVT_XU_F</span>       &lt;-&gt; <span class="sail-string">"vfcvt.xu.f.v"</span>,
  <span class="sail-id">FV_CVT_X_F</span>        &lt;-&gt; <span class="sail-string">"vfcvt.x.f.v"</span>,
  <span class="sail-id">FV_CVT_F_XU</span>       &lt;-&gt; <span class="sail-string">"vfcvt.f.xu.v"</span>,
  <span class="sail-id">FV_CVT_F_X</span>        &lt;-&gt; <span class="sail-string">"vfcvt.f.x.v"</span>,
  <span class="sail-id">FV_CVT_RTZ_XU_F</span>   &lt;-&gt; <span class="sail-string">"vfcvt.rtz.xu.f.v"</span>,
  <span class="sail-id">FV_CVT_RTZ_X_F</span>    &lt;-&gt; <span class="sail-string">"vfcvt.rtz.x.f.v"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfunary0</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vfunary0_mnemonic</span>(<span class="sail-id">vfunary0</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ************************** OPFVV (VFUNARY0 Widening) ************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFWUNARY0</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">vfwunary0</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vfwunary0_vs1</span> : <span class="sail-id">vfwunary0</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = {
  <span class="sail-id">FWV_CVT_XU_F</span>      &lt;-&gt; <span class="sail-literal">0b01000</span>,
  <span class="sail-id">FWV_CVT_X_F</span>       &lt;-&gt; <span class="sail-literal">0b01001</span>,
  <span class="sail-id">FWV_CVT_F_XU</span>      &lt;-&gt; <span class="sail-literal">0b01010</span>,
  <span class="sail-id">FWV_CVT_F_X</span>       &lt;-&gt; <span class="sail-literal">0b01011</span>,
  <span class="sail-id">FWV_CVT_F_F</span>       &lt;-&gt; <span class="sail-literal">0b01100</span>,
  <span class="sail-id">FWV_CVT_RTZ_XU_F</span>  &lt;-&gt; <span class="sail-literal">0b01110</span>,
  <span class="sail-id">FWV_CVT_RTZ_X_F</span>   &lt;-&gt; <span class="sail-literal">0b01111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFWUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfwunary0</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">encdec_vfwunary0_vs1</span>(<span class="sail-id">vfwunary0</span>) @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFWUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfwunary0</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">8</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">vfwunary0</span> {
        <span class="sail-id">FWV_CVT_XU_F</span>     =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L194"><span class="sail-id">riscv_f16ToUi32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L279"><span class="sail-id">riscv_f32ToUi64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FWV_CVT_X_F</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L187"><span class="sail-id">riscv_f16ToI32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L272"><span class="sail-id">riscv_f32ToI64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FWV_CVT_F_XU</span>     =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; <a href="../model/riscv_softfloat_interface.html#L208"><span class="sail-id">riscv_ui32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L265"><span class="sail-id">riscv_ui32ToF32</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L321"><span class="sail-id">riscv_ui32ToF64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FWV_CVT_F_X</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; <a href="../model/riscv_softfloat_interface.html#L201"><span class="sail-id">riscv_i32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/prelude.html#L91"><span class="sail-id">sign_extend</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L258"><span class="sail-id">riscv_i32ToF32</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/prelude.html#L91"><span class="sail-id">sign_extend</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L314"><span class="sail-id">riscv_i32ToF64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FWV_CVT_F_F</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L356"><span class="sail-id">riscv_f16ToF32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L370"><span class="sail-id">riscv_f32ToF64</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FWV_CVT_RTZ_XU_F</span> =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L194"><span class="sail-id">riscv_f16ToUi32</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L279"><span class="sail-id">riscv_f32ToUi64</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FWV_CVT_RTZ_X_F</span>  =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L187"><span class="sail-id">riscv_f16ToI32</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L272"><span class="sail-id">riscv_f32ToI64</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            }
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vfwunary0_mnemonic</span> : <span class="sail-id">vfwunary0</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWV_CVT_XU_F</span>      &lt;-&gt; <span class="sail-string">"vfwcvt.xu.f.v"</span>,
  <span class="sail-id">FWV_CVT_X_F</span>       &lt;-&gt; <span class="sail-string">"vfwcvt.x.f.v"</span>,
  <span class="sail-id">FWV_CVT_F_XU</span>      &lt;-&gt; <span class="sail-string">"vfwcvt.f.xu.v"</span>,
  <span class="sail-id">FWV_CVT_F_X</span>       &lt;-&gt; <span class="sail-string">"vfwcvt.f.x.v"</span>,
  <span class="sail-id">FWV_CVT_F_F</span>       &lt;-&gt; <span class="sail-string">"vfwcvt.f.f.v"</span>,
  <span class="sail-id">FWV_CVT_RTZ_XU_F</span>  &lt;-&gt; <span class="sail-string">"vfwcvt.rtz.xu.f.v"</span>,
  <span class="sail-id">FWV_CVT_RTZ_X_F</span>   &lt;-&gt; <span class="sail-string">"vfwcvt.rtz.x.f.v"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFWUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfwunary0</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vfwunary0_mnemonic</span>(<span class="sail-id">vfwunary0</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ************************* OPFVV (VFUNARY0 Narrowing) ************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFNUNARY0</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">vfnunary0</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vfnunary0_vs1</span> : <span class="sail-id">vfnunary0</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = {
  <span class="sail-id">FNV_CVT_XU_F</span>      &lt;-&gt; <span class="sail-literal">0b10000</span>,
  <span class="sail-id">FNV_CVT_X_F</span>       &lt;-&gt; <span class="sail-literal">0b10001</span>,
  <span class="sail-id">FNV_CVT_F_XU</span>      &lt;-&gt; <span class="sail-literal">0b10010</span>,
  <span class="sail-id">FNV_CVT_F_X</span>       &lt;-&gt; <span class="sail-literal">0b10011</span>,
  <span class="sail-id">FNV_CVT_F_F</span>       &lt;-&gt; <span class="sail-literal">0b10100</span>,
  <span class="sail-id">FNV_CVT_ROD_F_F</span>   &lt;-&gt; <span class="sail-literal">0b10101</span>,
  <span class="sail-id">FNV_CVT_RTZ_XU_F</span>  &lt;-&gt; <span class="sail-literal">0b10110</span>,
  <span class="sail-id">FNV_CVT_RTZ_X_F</span>   &lt;-&gt; <span class="sail-literal">0b10111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFNUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfnunary0</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">encdec_vfnunary0_vs1</span>(<span class="sail-id">vfnunary0</span>) @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFNUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfnunary0</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">LMUL_pow</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">vfnunary0</span> {
        <span class="sail-id">FNV_CVT_XU_F</span>     =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L877"><span class="sail-id">riscv_f16ToUi8</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L884"><span class="sail-id">riscv_f32ToUi16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L307"><span class="sail-id">riscv_f64ToUi32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_X_F</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L854"><span class="sail-id">riscv_f16ToI8</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L862"><span class="sail-id">riscv_f32ToI16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L300"><span class="sail-id">riscv_f64ToI32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_F_XU</span>     =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L208"><span class="sail-id">riscv_ui32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L293"><span class="sail-id">riscv_ui64ToF32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_F_X</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L201"><span class="sail-id">riscv_i32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L286"><span class="sail-id">riscv_i64ToF32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_F_F</span>      =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L377"><span class="sail-id">riscv_f32ToF16</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L391"><span class="sail-id">riscv_f64ToF32</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_ROD_F_F</span>  =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> },
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L377"><span class="sail-id">riscv_f32ToF16</span></a>(<span class="sail-literal">0b110</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L391"><span class="sail-id">riscv_f64ToF32</span></a>(<span class="sail-literal">0b110</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_RTZ_XU_F</span> =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L877"><span class="sail-id">riscv_f16ToUi8</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L884"><span class="sail-id">riscv_f32ToUi16</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L307"><span class="sail-id">riscv_f64ToUi32</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            },
        <span class="sail-id">FNV_CVT_RTZ_X_F</span>  =&gt; {
                              <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                                <span class="sail-literal">8</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L854"><span class="sail-id">riscv_f16ToI8</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">16</span> =&gt; <a href="../model/riscv_insts_vext_utils.html#L862"><span class="sail-id">riscv_f32ToI16</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                                <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_softfloat_interface.html#L300"><span class="sail-id">riscv_f64ToI32</span></a>(<span class="sail-literal">0b001</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                              };
                              <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                              <span class="sail-id">elem</span>
                            }
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vfnunary0_mnemonic</span> : <span class="sail-id">vfnunary0</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FNV_CVT_XU_F</span>      &lt;-&gt; <span class="sail-string">"vfncvt.xu.f.w"</span>,
  <span class="sail-id">FNV_CVT_X_F</span>       &lt;-&gt; <span class="sail-string">"vfncvt.x.f.w"</span>,
  <span class="sail-id">FNV_CVT_F_XU</span>      &lt;-&gt; <span class="sail-string">"vfncvt.f.xu.w"</span>,
  <span class="sail-id">FNV_CVT_F_X</span>       &lt;-&gt; <span class="sail-string">"vfncvt.f.x.w"</span>,
  <span class="sail-id">FNV_CVT_F_F</span>       &lt;-&gt; <span class="sail-string">"vfncvt.f.f.w"</span>,
  <span class="sail-id">FNV_CVT_ROD_F_F</span>   &lt;-&gt; <span class="sail-string">"vfncvt.rod.f.f.w"</span>,
  <span class="sail-id">FNV_CVT_RTZ_XU_F</span>  &lt;-&gt; <span class="sail-string">"vfncvt.rtz.xu.f.w"</span>,
  <span class="sail-id">FNV_CVT_RTZ_X_F</span>   &lt;-&gt; <span class="sail-string">"vfncvt.rtz.x.f.w"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFNUNARY0</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfnunary0</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vfnunary0_mnemonic</span>(<span class="sail-id">vfnunary0</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ****************************** OPFVV (VFUNARY1) ******************************* */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFUNARY1</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">vfunary1</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vfunary1_vs1</span> : <span class="sail-id">vfunary1</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = {
  <span class="sail-id">FVV_VSQRT</span>       &lt;-&gt; <span class="sail-literal">0b00000</span>,
  <span class="sail-id">FVV_VRSQRT7</span>     &lt;-&gt; <span class="sail-literal">0b00100</span>,
  <span class="sail-id">FVV_VREC7</span>       &lt;-&gt; <span class="sail-literal">0b00101</span>,
  <span class="sail-id">FVV_VCLASS</span>      &lt;-&gt; <span class="sail-literal">0b10000</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFUNARY1</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfunary1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010011</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">encdec_vfunary1_vs1</span>(<span class="sail-id">vfunary1</span>) @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFUNARY1</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfunary1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L150"><span class="sail-id">illegal_fp_normal</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">vfunary1</span> {
        <span class="sail-id">FVV_VSQRT</span>      =&gt; {
                            <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                              <span class="sail-literal">16</span>  =&gt; <a href="../model/riscv_softfloat_interface.html#L163"><span class="sail-id">riscv_f16Sqrt</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                              <span class="sail-literal">32</span>  =&gt; <a href="../model/riscv_softfloat_interface.html#L170"><span class="sail-id">riscv_f32Sqrt</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                              <span class="sail-literal">64</span>  =&gt; <a href="../model/riscv_softfloat_interface.html#L177"><span class="sail-id">riscv_f64Sqrt</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                            };
                            <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                            <span class="sail-id">elem</span>
                          },
        <span class="sail-id">FVV_VRSQRT7</span>    =&gt; {
                            <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                              <span class="sail-literal">16</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L947"><span class="sail-id">riscv_f16Rsqrte7</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                              <span class="sail-literal">32</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L963"><span class="sail-id">riscv_f32Rsqrte7</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                              <span class="sail-literal">64</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L979"><span class="sail-id">riscv_f64Rsqrte7</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                            };
                            <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                            <span class="sail-id">elem</span>
                          },
        <span class="sail-id">FVV_VREC7</span>      =&gt; {
                            <span class="sail-keyword">let</span> (<span class="sail-id">fflags</span>, <span class="sail-id">elem</span>) : (<span class="sail-id">bits_fflags</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
                              <span class="sail-literal">16</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L1054"><span class="sail-id">riscv_f16Recip7</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                              <span class="sail-literal">32</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L1071"><span class="sail-id">riscv_f32Recip7</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
                              <span class="sail-literal">64</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L1088"><span class="sail-id">riscv_f64Recip7</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
                            };
                            <a href="../model/riscv_fdext_regs.html#L474"><span class="sail-id">accrue_fflags</span></a>(<span class="sail-id">fflags</span>);
                            <span class="sail-id">elem</span>
                          },
        <span class="sail-id">FVV_VCLASS</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L816"><span class="sail-id">fp_class</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vfunary1_mnemonic</span> : <span class="sail-id">vfunary1</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FVV_VSQRT</span>       &lt;-&gt; <span class="sail-string">"vfsqrt.v"</span>,
  <span class="sail-id">FVV_VRSQRT7</span>     &lt;-&gt; <span class="sail-string">"vfrsqrt7.v"</span>,
  <span class="sail-id">FVV_VREC7</span>       &lt;-&gt; <span class="sail-string">"vfrec7.v"</span>,
  <span class="sail-id">FVV_VCLASS</span>      &lt;-&gt; <span class="sail-string">"vfclass.v"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFUNARY1</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vfunary1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vfunary1_mnemonic</span>(<span class="sail-id">vfunary1</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ****************************** OPFVV (VWFUNARY0) ****************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFMVFS</span> : (<span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFMVFS</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010000</span> @ <span class="sail-literal">0b1</span> @ <span class="sail-id">vs2</span> @ <span class="sail-literal">0b00000</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">rd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFMVFS</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L162"><span class="sail-id">illegal_fp_vd_unmasked</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-operator">|</span> <span class="sail-id">SEW</span> <span class="sail-operator">&gt;</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">flen</span>)
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">match</span> <span class="sail-ty-var">'m</span> {
    <span class="sail-literal">16</span> =&gt; <span class="sail-id">F_H</span>(<span class="sail-id">rd</span>) = <span class="sail-id">vs2_val</span>[<span class="sail-literal">0</span>],
    <span class="sail-literal">32</span> =&gt; <span class="sail-id">F_S</span>(<span class="sail-id">rd</span>) = <span class="sail-id">vs2_val</span>[<span class="sail-literal">0</span>],
    <span class="sail-literal">64</span> =&gt; <span class="sail-id">F_D</span>(<span class="sail-id">rd</span>) = <span class="sail-id">vs2_val</span>[<span class="sail-literal">0</span>]
  };
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();

  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFMVFS</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rd</span>)
  &lt;-&gt; <span class="sail-string">"vfmv.f.s"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">freg_name</span>(<span class="sail-id">rd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>)

<span class="sail-comment">/* ******************************* OPFVF (VFtype) ******************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FVFTYPE</span> : (<span class="sail-id">fvffunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fvffunct6</span> : <span class="sail-id">fvffunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">VF_VADD</span>          &lt;-&gt; <span class="sail-literal">0b000000</span>,
  <span class="sail-id">VF_VSUB</span>          &lt;-&gt; <span class="sail-literal">0b000010</span>,
  <span class="sail-id">VF_VMIN</span>          &lt;-&gt; <span class="sail-literal">0b000100</span>,
  <span class="sail-id">VF_VMAX</span>          &lt;-&gt; <span class="sail-literal">0b000110</span>,
  <span class="sail-id">VF_VSGNJ</span>         &lt;-&gt; <span class="sail-literal">0b001000</span>,
  <span class="sail-id">VF_VSGNJN</span>        &lt;-&gt; <span class="sail-literal">0b001001</span>,
  <span class="sail-id">VF_VSGNJX</span>        &lt;-&gt; <span class="sail-literal">0b001010</span>,
  <span class="sail-id">VF_VSLIDE1UP</span>     &lt;-&gt; <span class="sail-literal">0b001110</span>,
  <span class="sail-id">VF_VSLIDE1DOWN</span>   &lt;-&gt; <span class="sail-literal">0b001111</span>,
  <span class="sail-id">VF_VDIV</span>          &lt;-&gt; <span class="sail-literal">0b100000</span>,
  <span class="sail-id">VF_VRDIV</span>         &lt;-&gt; <span class="sail-literal">0b100001</span>,
  <span class="sail-id">VF_VMUL</span>          &lt;-&gt; <span class="sail-literal">0b100100</span>,
  <span class="sail-id">VF_VRSUB</span>         &lt;-&gt; <span class="sail-literal">0b100111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FVFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fvffunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FVFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L150"><span class="sail-id">illegal_fp_normal</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">VF_VADD</span>          =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">rs1_val</span>),
        <span class="sail-id">VF_VSUB</span>          =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">rs1_val</span>),
        <span class="sail-id">VF_VRSUB</span>         =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VMIN</span>          =&gt; <a href="../model/riscv_insts_vext_utils.html#L651"><span class="sail-id">fp_min</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">rs1_val</span>),
        <span class="sail-id">VF_VMAX</span>          =&gt; <a href="../model/riscv_insts_vext_utils.html#L670"><span class="sail-id">fp_max</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">rs1_val</span>),
        <span class="sail-id">VF_VMUL</span>          =&gt; <a href="../model/riscv_insts_vext_utils.html#L746"><span class="sail-id">fp_mul</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">rs1_val</span>),
        <span class="sail-id">VF_VDIV</span>          =&gt; <a href="../model/riscv_insts_vext_utils.html#L757"><span class="sail-id">fp_div</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">rs1_val</span>),
        <span class="sail-id">VF_VRDIV</span>         =&gt; <a href="../model/riscv_insts_vext_utils.html#L757"><span class="sail-id">fp_div</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VSGNJ</span>         =&gt; [<span class="sail-id">rs1_val</span>[<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]] @ <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">2</span>)..<span class="sail-literal">0</span>],
        <span class="sail-id">VF_VSGNJN</span>        =&gt; (<span class="sail-literal">0b1</span> <span class="sail-operator">^</span> [<span class="sail-id">rs1_val</span>[<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]]) @ <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">2</span>)..<span class="sail-literal">0</span>],
        <span class="sail-id">VF_VSGNJX</span>        =&gt; ([<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]] <span class="sail-operator">^</span> [<span class="sail-id">rs1_val</span>[<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]]) @ <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">2</span>)..<span class="sail-literal">0</span>],
        <span class="sail-id">VF_VSLIDE1UP</span>     =&gt; {
                              <span class="sail-keyword">if</span> <span class="sail-id">vs2</span> <span class="sail-operator">==</span> <span class="sail-id">vd</span> <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
                              <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">rs1_val</span> <span class="sail-keyword">else</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>]
                            },
        <span class="sail-id">VF_VSLIDE1DOWN</span>   =&gt; {
                              <span class="sail-keyword">let</span> <span class="sail-id">last_elem</span> = <a href="../model/riscv_insts_vext_utils.html#L242"><span class="sail-id">get_end_element</span></a>();
                              <span class="sail-keyword">assert</span>(<span class="sail-id">last_elem</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);
                              <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">last_elem</span> <span class="sail-keyword">then</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>] <span class="sail-keyword">else</span> <span class="sail-id">rs1_val</span>
                            }
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fvftype_mnemonic</span> : <span class="sail-id">fvffunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">VF_VADD</span>          &lt;-&gt; <span class="sail-string">"vfadd.vf"</span>,
  <span class="sail-id">VF_VSUB</span>          &lt;-&gt; <span class="sail-string">"vfsub.vf"</span>,
  <span class="sail-id">VF_VMIN</span>          &lt;-&gt; <span class="sail-string">"vfmin.vf"</span>,
  <span class="sail-id">VF_VMAX</span>          &lt;-&gt; <span class="sail-string">"vfmax.vf"</span>,
  <span class="sail-id">VF_VSGNJ</span>         &lt;-&gt; <span class="sail-string">"vfsgnj.vf"</span>,
  <span class="sail-id">VF_VSGNJN</span>        &lt;-&gt; <span class="sail-string">"vfsgnjn.vf"</span>,
  <span class="sail-id">VF_VSGNJX</span>        &lt;-&gt; <span class="sail-string">"vfsgnjx.vf"</span>,
  <span class="sail-id">VF_VSLIDE1UP</span>     &lt;-&gt; <span class="sail-string">"vfslide1up.vf"</span>,
  <span class="sail-id">VF_VSLIDE1DOWN</span>   &lt;-&gt; <span class="sail-string">"vfslide1down.vf"</span>,
  <span class="sail-id">VF_VDIV</span>          &lt;-&gt; <span class="sail-string">"vfdiv.vf"</span>,
  <span class="sail-id">VF_VRDIV</span>         &lt;-&gt; <span class="sail-string">"vfrdiv.vf"</span>,
  <span class="sail-id">VF_VMUL</span>          &lt;-&gt; <span class="sail-string">"vfmul.vf"</span>,
  <span class="sail-id">VF_VRSUB</span>         &lt;-&gt; <span class="sail-string">"vfrsub.vf"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FVFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fvftype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ************************* OPFVF (VFtype Multiply-Add) ************************* */</span>
<span class="sail-comment">/* Multiply-Add instructions switch the order of source operands in assembly (vs1/rs1 before vs2) */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FVFMATYPE</span> : (<span class="sail-id">fvfmafunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fvfmafunct6</span> : <span class="sail-id">fvfmafunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">VF_VMADD</span>      &lt;-&gt; <span class="sail-literal">0b101000</span>,
  <span class="sail-id">VF_VNMADD</span>     &lt;-&gt; <span class="sail-literal">0b101001</span>,
  <span class="sail-id">VF_VMSUB</span>      &lt;-&gt; <span class="sail-literal">0b101010</span>,
  <span class="sail-id">VF_VNMSUB</span>     &lt;-&gt; <span class="sail-literal">0b101011</span>,
  <span class="sail-id">VF_VMACC</span>      &lt;-&gt; <span class="sail-literal">0b101100</span>,
  <span class="sail-id">VF_VNMACC</span>     &lt;-&gt; <span class="sail-literal">0b101101</span>,
  <span class="sail-id">VF_VMSAC</span>      &lt;-&gt; <span class="sail-literal">0b101110</span>,
  <span class="sail-id">VF_VNMSAC</span>     &lt;-&gt; <span class="sail-literal">0b101111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FVFMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fvfmafunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FVFMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L150"><span class="sail-id">illegal_fp_normal</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">VF_VMACC</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L768"><span class="sail-id">fp_muladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VNMACC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L803"><span class="sail-id">fp_nmulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VMSAC</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L791"><span class="sail-id">fp_mulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VNMSAC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L779"><span class="sail-id">fp_nmuladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VMADD</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L768"><span class="sail-id">fp_muladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VNMADD</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L803"><span class="sail-id">fp_nmulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VMSUB</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L791"><span class="sail-id">fp_mulsub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">VF_VNMSUB</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L779"><span class="sail-id">fp_nmuladd</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">rs1_val</span>, <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>], <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fvfmatype_mnemonic</span> : <span class="sail-id">fvfmafunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">VF_VMADD</span>      &lt;-&gt; <span class="sail-string">"vfmadd.vf"</span>,
  <span class="sail-id">VF_VNMADD</span>     &lt;-&gt; <span class="sail-string">"vfnmadd.vf"</span>,
  <span class="sail-id">VF_VMSUB</span>      &lt;-&gt; <span class="sail-string">"vfmsub.vf"</span>,
  <span class="sail-id">VF_VNMSUB</span>     &lt;-&gt; <span class="sail-string">"vfnmsub.vf"</span>,
  <span class="sail-id">VF_VMACC</span>      &lt;-&gt; <span class="sail-string">"vfmacc.vf"</span>,
  <span class="sail-id">VF_VNMACC</span>     &lt;-&gt; <span class="sail-string">"vfnmacc.vf"</span>,
  <span class="sail-id">VF_VMSAC</span>      &lt;-&gt; <span class="sail-string">"vfmsac.vf"</span>,
  <span class="sail-id">VF_VNMSAC</span>     &lt;-&gt; <span class="sail-string">"vfnmsac.vf"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FVFMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fvfmatype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* *************************** OPFVF (VFTYPE Widening) *************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FWVFTYPE</span> : (<span class="sail-id">fwvffunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fwvffunct6</span> : <span class="sail-id">fwvffunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FWVF_VADD</span>       &lt;-&gt; <span class="sail-literal">0b110000</span>,
  <span class="sail-id">FWVF_VSUB</span>       &lt;-&gt; <span class="sail-literal">0b110010</span>,
  <span class="sail-id">FWVF_VMUL</span>       &lt;-&gt; <span class="sail-literal">0b111000</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FWVFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fwvffunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FWVFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FWVF_VADD</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>)),
        <span class="sail-id">FWVF_VSUB</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>)),
        <span class="sail-id">FWVF_VMUL</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L746"><span class="sail-id">fp_mul</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>))
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fwvftype_mnemonic</span> : <span class="sail-id">fwvffunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWVF_VADD</span>       &lt;-&gt; <span class="sail-string">"vfwadd.vf"</span>,
  <span class="sail-id">FWVF_VSUB</span>       &lt;-&gt; <span class="sail-string">"vfwsub.vf"</span>,
  <span class="sail-id">FWVF_VMUL</span>       &lt;-&gt; <span class="sail-string">"vfwmul.vf"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FWVFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fwvftype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ******************** OPFVF (VFtype Widening Multiply-Add) ********************* */</span>
<span class="sail-comment">/* Multiply-Add instructions switch the order of source operands in assembly (vs1/rs1 before vs2) */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FWVFMATYPE</span> : (<span class="sail-id">fwvfmafunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fwvfmafunct6</span> : <span class="sail-id">fwvfmafunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FWVF_VMACC</span>      &lt;-&gt; <span class="sail-literal">0b111100</span>,
  <span class="sail-id">FWVF_VNMACC</span>     &lt;-&gt; <span class="sail-literal">0b111101</span>,
  <span class="sail-id">FWVF_VMSAC</span>      &lt;-&gt; <span class="sail-literal">0b111110</span>,
  <span class="sail-id">FWVF_VNMSAC</span>     &lt;-&gt; <span class="sail-literal">0b111111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FWVFMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fwvfmafunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FWVFMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span>  <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-operator">|</span>
      <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_insts_vext_utils.html#L74"><span class="sail-id">valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">LMUL_pow_widen</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FWVF_VMACC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L768"><span class="sail-id">fp_muladd</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FWVF_VNMACC</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L803"><span class="sail-id">fp_nmulsub</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FWVF_VMSAC</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L791"><span class="sail-id">fp_mulsub</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FWVF_VNMSAC</span>  =&gt; <a href="../model/riscv_insts_vext_utils.html#L779"><span class="sail-id">fp_nmuladd</span></a>(<span class="sail-id">rm_3b</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>), <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>])
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fwvfmatype_mnemonic</span> : <span class="sail-id">fwvfmafunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWVF_VMACC</span>      &lt;-&gt; <span class="sail-string">"vfwmacc.vf"</span>,
  <span class="sail-id">FWVF_VNMACC</span>     &lt;-&gt; <span class="sail-string">"vfwnmacc.vf"</span>,
  <span class="sail-id">FWVF_VMSAC</span>      &lt;-&gt; <span class="sail-string">"vfwmsac.vf"</span>,
  <span class="sail-id">FWVF_VNMSAC</span>     &lt;-&gt; <span class="sail-string">"vfwnmsac.vf"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FWVFMATYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fwvfmatype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* *************************** OPFVF (WFTYPE Widening) *************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">FWFTYPE</span> : (<span class="sail-id">fwffunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_fwffunct6</span> : <span class="sail-id">fwffunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FWF_VADD</span>       &lt;-&gt; <span class="sail-literal">0b110100</span>,
  <span class="sail-id">FWF_VSUB</span>       &lt;-&gt; <span class="sail-literal">0b110110</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">FWFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_fwffunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">FWFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L168"><span class="sail-id">illegal_fp_variable_width</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>)
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vs2</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">FWF_VADD</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>)),
        <span class="sail-id">FWF_VSUB</span>     =&gt; <a href="../model/riscv_insts_vext_utils.html#L640"><span class="sail-id">fp_sub</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>], <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">rs1_val</span>))
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">fwftype_mnemonic</span> : <span class="sail-id">fwffunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FWF_VADD</span>       &lt;-&gt; <span class="sail-string">"vfwadd.wf"</span>,
  <span class="sail-id">FWF_VSUB</span>       &lt;-&gt; <span class="sail-string">"vfwsub.wf"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">FWFTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">fwftype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ************************** OPFVF (Merge Instruction) ************************** */</span>
<span class="sail-comment">/* This instruction operates on all body elements regardless of mask value */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFMERGE</span> : (<span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFMERGE</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010111</span> @ <span class="sail-literal">0b0</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFMERGE</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>         = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">start_element</span> = <a href="../model/riscv_insts_vext_utils.html#L227"><span class="sail-id">get_start_element</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">end_element</span>   = <a href="../model/riscv_insts_vext_utils.html#L242"><span class="sail-id">get_end_element</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>           = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span>      = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span>      = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>); <span class="sail-comment">/* max(VLMAX,VLEN/SEW)) */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">real_num_elem</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">num_elem</span> <span class="sail-keyword">else</span> <span class="sail-id">num_elem</span> <span class="sail-operator">/</span> (<span class="sail-literal">0</span> <span class="sail-operator">-</span> <span class="sail-id">LMUL_pow</span>); <span class="sail-comment">/* VLMAX */</span>

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L156"><span class="sail-id">illegal_fp_vd_masked</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-literal">0b0</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">tail_ag</span> : <span class="sail-id">agtype</span> = <a href="../model/riscv_sys_regs.html#L917"><span class="sail-id">get_vtype_vta</span></a>();
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">start_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;</span> <span class="sail-id">end_element</span> <span class="sail-operator">|</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">tail_ag</span> {
        <span class="sail-id">UNDISTURBED</span> =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">AGNOSTIC</span>    =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
      }
    } <span class="sail-keyword">else</span> {
      <span class="sail-comment">/* the merge operates on all body elements */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">if</span> <span class="sail-id">vm_val</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> <span class="sail-id">rs1_val</span> <span class="sail-keyword">else</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFMERGE</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vfmerge.vfm"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-string">"v0"</span>

<span class="sail-comment">/* ************************** OPFVF (Move Instruction) *************************** */</span>
<span class="sail-comment">/* This instruction shares the encoding with vfmerge.vfm, but with vm=1 and vs2=v0 */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFMV</span> : (<span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFMV</span>(<span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010111</span> @ <span class="sail-literal">0b1</span> @ <span class="sail-literal">0b00000</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFMV</span>(<span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L162"><span class="sail-id">illegal_fp_vd_unmasked</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-literal">0b1</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">rs1_val</span>
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFMV</span>(<span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vfmv.v.f"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>)

<span class="sail-comment">/* ****************************** OPFVF (VRFUNARY0) ****************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">VFMVSF</span> : (<span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VFMVSF</span>(<span class="sail-id">rs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-literal">0b010000</span> @ <span class="sail-literal">0b1</span> @ <span class="sail-literal">0b00000</span> @ <span class="sail-id">rs1</span> @ <span class="sail-literal">0b101</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">VFMVSF</span>(<span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>    = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L162"><span class="sail-id">illegal_fp_vd_unmasked</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-literal">0b1</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)                  = <a href="../model/riscv_insts_vext_utils.html#L552"><span class="sail-id">get_scalar_fp</span></a>(<span class="sail-id">rs1</span>, <span class="sail-ty-var">'m</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-id">result</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;
  <span class="sail-id">mask</span>        : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <span class="sail-literal">undefined</span>;

  (<span class="sail-id">result</span>, <span class="sail-id">mask</span>) = <a href="../model/riscv_insts_vext_utils.html#L253"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-comment">/* one body element */</span>
  <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-literal">0</span>] <span class="sail-keyword">then</span> <span class="sail-id">result</span>[<span class="sail-literal">0</span>] = <span class="sail-id">rs1_val</span>;

  <span class="sail-comment">/* others treated as tail elements */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">tail_ag</span> : <span class="sail-id">agtype</span> = <a href="../model/riscv_sys_regs.html#L917"><span class="sail-id">get_vtype_vta</span></a>();
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">1</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">tail_ag</span> {
      <span class="sail-id">UNDISTURBED</span> =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>],
      <span class="sail-id">AGNOSTIC</span>    =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
    }
  };

  <a href="../model/riscv_vext_regs.html#L332"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VFMVSF</span>(<span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vfmv.s.f"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">freg_name</span>(<span class="sail-id">rs1</span>)
</pre>
</div>
</div>
</body>
</html>