0.6
2017.2
Jun 15 2017
18:52:51
D:/VivadoProjects/Memory/memory/memory.ip_user_files/bd/design_1/hdl/design_1.vhd,1564146461,vhdl,,,,design_1,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.ip_user_files/bd/design_1/ip/design_1_PC_0_2/design_1_PC_0_2_sim_netlist.vhdl,1564146159,vhdl,,,,design_1_pc_0_2;design_1_pc_0_2_pc,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl,1564062262,vhdl,,,,design_1_blk_mem_gen_0_0;design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;design_1_blk_mem_gen_0_0_blk_mem_gen_top;design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6;design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_sim_netlist.vhdl,1564146197,vhdl,,,,design_1_blk_mem_gen_1_0;design_1_blk_mem_gen_1_0_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper;design_1_blk_mem_gen_1_0_blk_mem_gen_top;design_1_blk_mem_gen_1_0_blk_mem_gen_v8_3_6;design_1_blk_mem_gen_1_0_blk_mem_gen_v8_3_6_synth,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl,1564062867,vhdl,,,,design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl,1564142055,vhdl,,,,design_1_util_vector_logic_0_0,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.srcs/sim_1/imports/Memory/TB.vhd,1564069557,vhdl,,,,tb,,,,,,,,
D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1564146461,vhdl,,,,design_1_wrapper,,,,,,,,
