Classic Timing Analyzer report for vga
Sun Nov 21 12:09:33 2010
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.647 ns                         ; reset     ; ram_address[11] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 26.718 ns                        ; pixel[2]  ; signal_b[8]     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -7.190 ns                        ; reset     ; ram_address[0]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 111.25 MHz ( period = 8.989 ns ) ; znak_v[1] ; ram_address[12] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 111.25 MHz ( period = 8.989 ns )                    ; znak_v[1]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 4.408 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; znak_v[1]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; 113.03 MHz ( period = 8.847 ns )                    ; znak_v[1]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 113.91 MHz ( period = 8.779 ns )                    ; znak_v[4]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 113.95 MHz ( period = 8.776 ns )                    ; znak_v[1]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 114.44 MHz ( period = 8.738 ns )                    ; znak_v[3]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 4.157 ns                ;
; N/A                                     ; 114.84 MHz ( period = 8.708 ns )                    ; znak_v[4]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; znak_v[2]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 4.114 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; znak_v[0]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 4.093 ns                ;
; N/A                                     ; 115.38 MHz ( period = 8.667 ns )                    ; znak_v[3]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 115.78 MHz ( period = 8.637 ns )                    ; znak_v[4]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 115.87 MHz ( period = 8.630 ns )                    ; znak_v[5]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 4.049 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; znak_v[2]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 4.043 ns                ;
; N/A                                     ; 116.24 MHz ( period = 8.603 ns )                    ; znak_v[0]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 116.63 MHz ( period = 8.574 ns )                    ; znak_v[6]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 116.74 MHz ( period = 8.566 ns )                    ; znak_v[4]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 3.985 ns                ;
; N/A                                     ; 116.84 MHz ( period = 8.559 ns )                    ; znak_v[5]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; znak_v[3]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 117.21 MHz ( period = 8.532 ns )                    ; znak_v[0]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; znak_v[2]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 117.61 MHz ( period = 8.503 ns )                    ; znak_v[6]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; znak_v[5]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 117.97 MHz ( period = 8.477 ns )                    ; znak_v[3]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 3.896 ns                ;
; N/A                                     ; 118.19 MHz ( period = 8.461 ns )                    ; znak_v[0]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 3.880 ns                ;
; N/A                                     ; 118.58 MHz ( period = 8.433 ns )                    ; znak_v[2]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 118.60 MHz ( period = 8.432 ns )                    ; znak_v[6]    ; ram_address[10]   ; clock      ; clock    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 118.81 MHz ( period = 8.417 ns )                    ; znak_v[5]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; 118.96 MHz ( period = 8.406 ns )                    ; znak_v[3]    ; ram_address[8]    ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; radka_pom[8] ; cela_radka_r[258] ; clock      ; clock    ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; radka_pom[8] ; cela_radka_r[256] ; clock      ; clock    ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; radka_pom[8] ; cela_radka_r[150] ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; radka_pom[8] ; cela_radka_r[166] ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; radka_pom[8] ; cela_radka_r[134] ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; radka_pom[8] ; cela_radka_r[182] ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; radka_pom[8] ; cela_radka_r[22]  ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; radka_pom[8] ; cela_radka_r[6]   ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; znak_v[4]    ; ram_address[8]    ; clock      ; clock    ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; znak_v[1]    ; ram_address[8]    ; clock      ; clock    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 119.19 MHz ( period = 8.390 ns )                    ; znak_v[0]    ; ram_address[8]    ; clock      ; clock    ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; radka_pom[8] ; cela_radka_r[406] ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; radka_pom[8] ; cela_radka_r[404] ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; radka_pom[8] ; cela_radka_r[470] ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; radka_pom[8] ; cela_radka_r[468] ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; radka_pom[8] ; cela_radka_r[306] ; clock      ; clock    ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; radka_pom[8] ; cela_radka_r[304] ; clock      ; clock    ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; radka_pom[8] ; cela_radka_r[16]  ; clock      ; clock    ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; radka_pom[8] ; cela_radka_r[48]  ; clock      ; clock    ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; radka_pom[8] ; cela_radka_r[560] ; clock      ; clock    ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 119.50 MHz ( period = 8.368 ns )                    ; radka_pom[4] ; cela_radka_r[258] ; clock      ; clock    ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 119.50 MHz ( period = 8.368 ns )                    ; radka_pom[4] ; cela_radka_r[256] ; clock      ; clock    ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; znak_v[2]    ; ram_address[8]    ; clock      ; clock    ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; radka_pom[4] ; cela_radka_r[150] ; clock      ; clock    ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; radka_pom[4] ; cela_radka_r[166] ; clock      ; clock    ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; radka_pom[4] ; cela_radka_r[134] ; clock      ; clock    ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; radka_pom[4] ; cela_radka_r[182] ; clock      ; clock    ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; radka_pom[4] ; cela_radka_r[22]  ; clock      ; clock    ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 119.59 MHz ( period = 8.362 ns )                    ; radka_pom[4] ; cela_radka_r[6]   ; clock      ; clock    ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 119.60 MHz ( period = 8.361 ns )                    ; znak_v[6]    ; ram_address[9]    ; clock      ; clock    ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 119.69 MHz ( period = 8.355 ns )                    ; radka_pom[5] ; cela_radka_r[258] ; clock      ; clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 119.69 MHz ( period = 8.355 ns )                    ; radka_pom[5] ; cela_radka_r[256] ; clock      ; clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 119.72 MHz ( period = 8.353 ns )                    ; radka_pom[4] ; cela_radka_r[406] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 119.72 MHz ( period = 8.353 ns )                    ; radka_pom[4] ; cela_radka_r[404] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 119.72 MHz ( period = 8.353 ns )                    ; radka_pom[4] ; cela_radka_r[470] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 119.72 MHz ( period = 8.353 ns )                    ; radka_pom[4] ; cela_radka_r[468] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; radka_pom[5] ; cela_radka_r[150] ; clock      ; clock    ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; radka_pom[5] ; cela_radka_r[166] ; clock      ; clock    ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; radka_pom[5] ; cela_radka_r[134] ; clock      ; clock    ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; radka_pom[5] ; cela_radka_r[182] ; clock      ; clock    ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; radka_pom[5] ; cela_radka_r[22]  ; clock      ; clock    ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 119.77 MHz ( period = 8.349 ns )                    ; radka_pom[5] ; cela_radka_r[6]   ; clock      ; clock    ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; radka_pom[5] ; cela_radka_r[406] ; clock      ; clock    ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; radka_pom[5] ; cela_radka_r[404] ; clock      ; clock    ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; radka_pom[5] ; cela_radka_r[470] ; clock      ; clock    ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; radka_pom[5] ; cela_radka_r[468] ; clock      ; clock    ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 119.93 MHz ( period = 8.338 ns )                    ; znak_v[7]    ; ram_address[12]   ; clock      ; clock    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; radka_pom[4] ; cela_radka_r[306] ; clock      ; clock    ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; radka_pom[4] ; cela_radka_r[304] ; clock      ; clock    ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; radka_pom[4] ; cela_radka_r[16]  ; clock      ; clock    ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; radka_pom[4] ; cela_radka_r[48]  ; clock      ; clock    ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; radka_pom[4] ; cela_radka_r[560] ; clock      ; clock    ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; radka_pom[1] ; cela_radka_r[258] ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; radka_pom[1] ; cela_radka_r[256] ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; radka_pom[1] ; cela_radka_r[150] ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; radka_pom[1] ; cela_radka_r[166] ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; radka_pom[1] ; cela_radka_r[134] ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; radka_pom[1] ; cela_radka_r[182] ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; radka_pom[1] ; cela_radka_r[22]  ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; radka_pom[1] ; cela_radka_r[6]   ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 120.13 MHz ( period = 8.324 ns )                    ; radka_pom[5] ; cela_radka_r[306] ; clock      ; clock    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 120.13 MHz ( period = 8.324 ns )                    ; radka_pom[5] ; cela_radka_r[304] ; clock      ; clock    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 120.13 MHz ( period = 8.324 ns )                    ; radka_pom[5] ; cela_radka_r[16]  ; clock      ; clock    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 120.13 MHz ( period = 8.324 ns )                    ; radka_pom[5] ; cela_radka_r[48]  ; clock      ; clock    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 120.13 MHz ( period = 8.324 ns )                    ; radka_pom[5] ; cela_radka_r[560] ; clock      ; clock    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[1] ; cela_radka_r[406] ; clock      ; clock    ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[1] ; cela_radka_r[404] ; clock      ; clock    ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[1] ; cela_radka_r[470] ; clock      ; clock    ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[1] ; cela_radka_r[468] ; clock      ; clock    ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[8] ; cela_radka_r[100] ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[8] ; cela_radka_r[164] ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; radka_pom[8] ; cela_radka_r[228] ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; radka_pom[8] ; cela_radka_r[342] ; clock      ; clock    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; radka_pom[8] ; cela_radka_r[340] ; clock      ; clock    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; radka_pom[8] ; cela_radka_r[84]  ; clock      ; clock    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; radka_pom[8] ; cela_radka_r[20]  ; clock      ; clock    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; radka_pom[1] ; cela_radka_r[306] ; clock      ; clock    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; radka_pom[1] ; cela_radka_r[304] ; clock      ; clock    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; radka_pom[1] ; cela_radka_r[16]  ; clock      ; clock    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; radka_pom[1] ; cela_radka_r[48]  ; clock      ; clock    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; radka_pom[1] ; cela_radka_r[560] ; clock      ; clock    ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 120.60 MHz ( period = 8.292 ns )                    ; radka_pom[2] ; cela_radka_r[258] ; clock      ; clock    ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 120.60 MHz ( period = 8.292 ns )                    ; radka_pom[2] ; cela_radka_r[256] ; clock      ; clock    ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; znak_v[6]    ; ram_address[8]    ; clock      ; clock    ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; radka_pom[8] ; cela_radka_r[350] ; clock      ; clock    ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; radka_pom[8] ; cela_radka_r[286] ; clock      ; clock    ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; radka_pom[2] ; cela_radka_r[150] ; clock      ; clock    ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; radka_pom[2] ; cela_radka_r[166] ; clock      ; clock    ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; radka_pom[2] ; cela_radka_r[134] ; clock      ; clock    ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; radka_pom[2] ; cela_radka_r[182] ; clock      ; clock    ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; radka_pom[2] ; cela_radka_r[22]  ; clock      ; clock    ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; radka_pom[2] ; cela_radka_r[6]   ; clock      ; clock    ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; radka_pom[4] ; cela_radka_r[100] ; clock      ; clock    ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; radka_pom[4] ; cela_radka_r[164] ; clock      ; clock    ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; radka_pom[4] ; cela_radka_r[228] ; clock      ; clock    ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[2] ; cela_radka_r[406] ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[2] ; cela_radka_r[404] ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[4] ; cela_radka_r[342] ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[4] ; cela_radka_r[340] ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[2] ; cela_radka_r[470] ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[2] ; cela_radka_r[468] ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[4] ; cela_radka_r[84]  ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 120.82 MHz ( period = 8.277 ns )                    ; radka_pom[4] ; cela_radka_r[20]  ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 120.92 MHz ( period = 8.270 ns )                    ; radka_pom[5] ; cela_radka_r[100] ; clock      ; clock    ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 120.92 MHz ( period = 8.270 ns )                    ; radka_pom[5] ; cela_radka_r[164] ; clock      ; clock    ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 120.92 MHz ( period = 8.270 ns )                    ; radka_pom[5] ; cela_radka_r[228] ; clock      ; clock    ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 120.95 MHz ( period = 8.268 ns )                    ; radka_pom[6] ; cela_radka_r[258] ; clock      ; clock    ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 120.95 MHz ( period = 8.268 ns )                    ; radka_pom[6] ; cela_radka_r[256] ; clock      ; clock    ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 120.96 MHz ( period = 8.267 ns )                    ; znak_v[7]    ; ram_address[11]   ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; radka_pom[5] ; cela_radka_r[342] ; clock      ; clock    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; radka_pom[5] ; cela_radka_r[340] ; clock      ; clock    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; radka_pom[5] ; cela_radka_r[84]  ; clock      ; clock    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; radka_pom[5] ; cela_radka_r[20]  ; clock      ; clock    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; radka_pom[4] ; cela_radka_r[235] ; clock      ; clock    ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; 121.04 MHz ( period = 8.262 ns )                    ; radka_pom[6] ; cela_radka_r[150] ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 121.04 MHz ( period = 8.262 ns )                    ; radka_pom[6] ; cela_radka_r[166] ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 121.04 MHz ( period = 8.262 ns )                    ; radka_pom[6] ; cela_radka_r[134] ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 121.04 MHz ( period = 8.262 ns )                    ; radka_pom[6] ; cela_radka_r[182] ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 121.04 MHz ( period = 8.262 ns )                    ; radka_pom[6] ; cela_radka_r[22]  ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 121.04 MHz ( period = 8.262 ns )                    ; radka_pom[6] ; cela_radka_r[6]   ; clock      ; clock    ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[8] ; cela_radka_r[346] ; clock      ; clock    ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[2] ; cela_radka_r[306] ; clock      ; clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[2] ; cela_radka_r[304] ; clock      ; clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[8] ; cela_radka_r[348] ; clock      ; clock    ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[8] ; cela_radka_r[284] ; clock      ; clock    ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[2] ; cela_radka_r[16]  ; clock      ; clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[2] ; cela_radka_r[48]  ; clock      ; clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; radka_pom[2] ; cela_radka_r[560] ; clock      ; clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 121.12 MHz ( period = 8.256 ns )                    ; radka_pom[4] ; cela_radka_r[350] ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 121.12 MHz ( period = 8.256 ns )                    ; radka_pom[4] ; cela_radka_r[286] ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; radka_pom[6] ; cela_radka_r[406] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; radka_pom[6] ; cela_radka_r[404] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; radka_pom[6] ; cela_radka_r[470] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; radka_pom[6] ; cela_radka_r[468] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.18 MHz ( period = 8.252 ns )                    ; radka_pom[4] ; cela_radka_r[85]  ; clock      ; clock    ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 121.26 MHz ( period = 8.247 ns )                    ; znak_v[3]    ; ram_address[7]    ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 121.26 MHz ( period = 8.247 ns )                    ; radka_pom[1] ; cela_radka_r[100] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 121.26 MHz ( period = 8.247 ns )                    ; radka_pom[1] ; cela_radka_r[164] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 121.26 MHz ( period = 8.247 ns )                    ; radka_pom[1] ; cela_radka_r[228] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 121.32 MHz ( period = 8.243 ns )                    ; radka_pom[5] ; cela_radka_r[350] ; clock      ; clock    ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 121.32 MHz ( period = 8.243 ns )                    ; radka_pom[5] ; cela_radka_r[286] ; clock      ; clock    ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 121.33 MHz ( period = 8.242 ns )                    ; radka_pom[8] ; cela_radka_r[278] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.33 MHz ( period = 8.242 ns )                    ; radka_pom[8] ; cela_radka_r[276] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; radka_pom[1] ; cela_radka_r[342] ; clock      ; clock    ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; radka_pom[1] ; cela_radka_r[340] ; clock      ; clock    ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; radka_pom[1] ; cela_radka_r[84]  ; clock      ; clock    ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; radka_pom[1] ; cela_radka_r[20]  ; clock      ; clock    ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; radka_pom[8] ; cela_radka_r[3]   ; clock      ; clock    ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; radka_pom[6] ; cela_radka_r[306] ; clock      ; clock    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; radka_pom[6] ; cela_radka_r[304] ; clock      ; clock    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; radka_pom[6] ; cela_radka_r[16]  ; clock      ; clock    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; radka_pom[6] ; cela_radka_r[48]  ; clock      ; clock    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; radka_pom[6] ; cela_radka_r[560] ; clock      ; clock    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; znak_v[4]    ; ram_address[7]    ; clock      ; clock    ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; znak_v[0]    ; ram_address[7]    ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; radka_pom[8] ; cela_radka_r[148] ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; radka_pom[8] ; cela_radka_r[212] ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; radka_pom[8] ; cela_radka_r[180] ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; radka_pom[8] ; cela_radka_r[116] ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; radka_pom[8] ; cela_radka_r[52]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; radka_pom[8] ; cela_radka_r[244] ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 121.51 MHz ( period = 8.230 ns )                    ; radka_pom[8] ; cela_radka_r[118] ; clock      ; clock    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 121.51 MHz ( period = 8.230 ns )                    ; radka_pom[8] ; cela_radka_r[110] ; clock      ; clock    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 121.51 MHz ( period = 8.230 ns )                    ; radka_pom[8] ; cela_radka_r[126] ; clock      ; clock    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 121.51 MHz ( period = 8.230 ns )                    ; radka_pom[8] ; cela_radka_r[62]  ; clock      ; clock    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 121.54 MHz ( period = 8.228 ns )                    ; radka_pom[1] ; cela_radka_r[235] ; clock      ; clock    ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 121.55 MHz ( period = 8.227 ns )                    ; radka_pom[4] ; cela_radka_r[346] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 121.55 MHz ( period = 8.227 ns )                    ; radka_pom[4] ; cela_radka_r[348] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 121.55 MHz ( period = 8.227 ns )                    ; radka_pom[4] ; cela_radka_r[284] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 121.65 MHz ( period = 8.220 ns )                    ; radka_pom[1] ; cela_radka_r[350] ; clock      ; clock    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 121.65 MHz ( period = 8.220 ns )                    ; radka_pom[1] ; cela_radka_r[286] ; clock      ; clock    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 121.71 MHz ( period = 8.216 ns )                    ; radka_pom[8] ; cela_radka_r[252] ; clock      ; clock    ; None                        ; None                      ; 3.645 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+-------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To              ; To Clock ;
+-------+--------------+------------+-------+-----------------+----------+
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[12] ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[1]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[2]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[3]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[4]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[5]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[6]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[7]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[8]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[9]  ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[10] ; clock    ;
; N/A   ; None         ; 7.647 ns   ; reset ; ram_address[11] ; clock    ;
; N/A   ; None         ; 7.420 ns   ; reset ; ram_address[0]  ; clock    ;
+-------+--------------+------------+-------+-----------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From     ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------+------------+
; N/A                                     ; None                                                ; 26.718 ns  ; pixel[2] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 26.718 ns  ; pixel[2] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 26.570 ns  ; pixel[2] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 26.560 ns  ; pixel[2] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 26.540 ns  ; pixel[2] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 26.540 ns  ; pixel[2] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 26.475 ns  ; pixel[2] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 26.465 ns  ; pixel[2] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 26.270 ns  ; pixel[2] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 26.270 ns  ; pixel[2] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 26.265 ns  ; pixel[2] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 26.265 ns  ; pixel[2] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 26.050 ns  ; pixel[5] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 26.050 ns  ; pixel[5] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 26.047 ns  ; pixel[2] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 26.047 ns  ; pixel[2] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 26.037 ns  ; pixel[2] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 26.037 ns  ; pixel[2] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 26.032 ns  ; pixel[2] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 26.032 ns  ; pixel[2] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 26.013 ns  ; pixel[2] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 25.993 ns  ; pixel[2] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 25.902 ns  ; pixel[5] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 25.892 ns  ; pixel[5] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 25.872 ns  ; pixel[5] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 25.872 ns  ; pixel[5] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 25.830 ns  ; pixel[2] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 25.820 ns  ; pixel[2] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 25.818 ns  ; pixel[2] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 25.810 ns  ; pixel[2] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 25.807 ns  ; pixel[5] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 25.804 ns  ; pixel[1] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 25.804 ns  ; pixel[1] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 25.797 ns  ; pixel[5] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 25.794 ns  ; pixel[6] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 25.794 ns  ; pixel[6] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 25.789 ns  ; pixel[2] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 25.789 ns  ; pixel[2] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 25.701 ns  ; pixel[7] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 25.701 ns  ; pixel[7] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 25.656 ns  ; pixel[1] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 25.646 ns  ; pixel[1] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 25.646 ns  ; pixel[6] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 25.636 ns  ; pixel[6] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 25.626 ns  ; pixel[1] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 25.626 ns  ; pixel[1] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 25.616 ns  ; pixel[6] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 25.616 ns  ; pixel[6] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 25.602 ns  ; pixel[5] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 25.602 ns  ; pixel[5] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 25.597 ns  ; pixel[5] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 25.597 ns  ; pixel[5] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 25.597 ns  ; pixel[2] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 25.597 ns  ; pixel[2] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 25.587 ns  ; pixel[4] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 25.587 ns  ; pixel[4] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 25.587 ns  ; pixel[2] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 25.587 ns  ; pixel[2] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 25.561 ns  ; pixel[1] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 25.553 ns  ; pixel[7] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 25.551 ns  ; pixel[1] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 25.551 ns  ; pixel[6] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 25.543 ns  ; pixel[7] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 25.541 ns  ; pixel[6] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 25.523 ns  ; pixel[7] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 25.523 ns  ; pixel[7] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 25.458 ns  ; pixel[7] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 25.448 ns  ; pixel[7] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 25.439 ns  ; pixel[4] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 25.429 ns  ; pixel[4] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 25.409 ns  ; pixel[4] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 25.409 ns  ; pixel[4] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 25.379 ns  ; pixel[5] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 25.379 ns  ; pixel[5] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 25.369 ns  ; pixel[5] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 25.369 ns  ; pixel[5] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 25.364 ns  ; pixel[5] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 25.364 ns  ; pixel[5] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 25.356 ns  ; pixel[1] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 25.356 ns  ; pixel[1] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 25.351 ns  ; pixel[1] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 25.351 ns  ; pixel[1] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 25.346 ns  ; pixel[6] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 25.346 ns  ; pixel[6] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 25.345 ns  ; pixel[5] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 25.344 ns  ; pixel[4] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 25.341 ns  ; pixel[6] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 25.341 ns  ; pixel[6] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 25.334 ns  ; pixel[4] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 25.325 ns  ; pixel[5] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 25.261 ns  ; pixel[0] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 25.261 ns  ; pixel[0] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 25.253 ns  ; pixel[7] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 25.253 ns  ; pixel[7] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 25.248 ns  ; pixel[7] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 25.248 ns  ; pixel[7] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 25.162 ns  ; pixel[5] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 25.152 ns  ; pixel[5] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 25.150 ns  ; pixel[5] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 25.142 ns  ; pixel[5] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 25.139 ns  ; pixel[4] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 25.139 ns  ; pixel[4] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 25.134 ns  ; pixel[4] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 25.134 ns  ; pixel[4] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 25.133 ns  ; pixel[1] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 25.133 ns  ; pixel[1] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 25.123 ns  ; pixel[6] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 25.123 ns  ; pixel[6] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 25.123 ns  ; pixel[1] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 25.123 ns  ; pixel[1] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 25.121 ns  ; pixel[5] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 25.121 ns  ; pixel[5] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 25.118 ns  ; pixel[1] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 25.118 ns  ; pixel[1] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 25.113 ns  ; pixel[0] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 25.113 ns  ; pixel[6] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 25.113 ns  ; pixel[6] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 25.108 ns  ; pixel[6] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 25.108 ns  ; pixel[6] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 25.103 ns  ; pixel[0] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 25.099 ns  ; pixel[1] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 25.089 ns  ; pixel[6] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 25.083 ns  ; pixel[0] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 25.083 ns  ; pixel[0] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 25.079 ns  ; pixel[1] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 25.069 ns  ; pixel[6] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 25.030 ns  ; pixel[7] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 25.030 ns  ; pixel[7] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 25.020 ns  ; pixel[7] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 25.020 ns  ; pixel[7] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 25.018 ns  ; pixel[0] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 25.015 ns  ; pixel[7] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 25.015 ns  ; pixel[7] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 25.008 ns  ; pixel[0] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 24.996 ns  ; pixel[7] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 24.976 ns  ; pixel[7] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 24.929 ns  ; pixel[5] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 24.929 ns  ; pixel[5] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 24.919 ns  ; pixel[5] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 24.919 ns  ; pixel[5] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 24.916 ns  ; pixel[4] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 24.916 ns  ; pixel[4] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 24.916 ns  ; pixel[1] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 24.910 ns  ; pixel[3] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 24.910 ns  ; pixel[3] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 24.906 ns  ; pixel[4] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 24.906 ns  ; pixel[4] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 24.906 ns  ; pixel[1] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 24.906 ns  ; pixel[6] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 24.904 ns  ; pixel[1] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 24.901 ns  ; pixel[4] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 24.901 ns  ; pixel[4] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 24.896 ns  ; pixel[6] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 24.896 ns  ; pixel[1] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 24.894 ns  ; pixel[6] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 24.886 ns  ; pixel[6] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 24.882 ns  ; pixel[4] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 24.875 ns  ; pixel[1] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 24.875 ns  ; pixel[1] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 24.865 ns  ; pixel[6] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 24.865 ns  ; pixel[6] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 24.862 ns  ; pixel[4] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 24.813 ns  ; pixel[0] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 24.813 ns  ; pixel[0] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 24.813 ns  ; pixel[7] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 24.808 ns  ; pixel[0] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 24.808 ns  ; pixel[0] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 24.803 ns  ; pixel[7] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 24.801 ns  ; pixel[7] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 24.793 ns  ; pixel[7] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 24.772 ns  ; pixel[7] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 24.772 ns  ; pixel[7] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 24.762 ns  ; pixel[3] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 24.752 ns  ; pixel[3] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 24.732 ns  ; pixel[3] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 24.732 ns  ; pixel[3] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 24.699 ns  ; pixel[4] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 24.689 ns  ; pixel[4] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 24.687 ns  ; pixel[4] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 24.683 ns  ; pixel[1] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 24.683 ns  ; pixel[1] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 24.679 ns  ; pixel[4] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 24.673 ns  ; pixel[6] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 24.673 ns  ; pixel[6] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 24.673 ns  ; pixel[1] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 24.673 ns  ; pixel[1] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 24.667 ns  ; pixel[3] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 24.663 ns  ; pixel[6] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 24.663 ns  ; pixel[6] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 24.658 ns  ; pixel[4] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 24.658 ns  ; pixel[4] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 24.657 ns  ; pixel[3] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 24.590 ns  ; pixel[0] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 24.590 ns  ; pixel[0] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 24.580 ns  ; pixel[0] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 24.580 ns  ; pixel[0] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 24.580 ns  ; pixel[7] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 24.580 ns  ; pixel[7] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 24.575 ns  ; pixel[0] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 24.575 ns  ; pixel[0] ; signal_g[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+-------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To              ; To Clock ;
+---------------+-------------+-----------+-------+-----------------+----------+
; N/A           ; None        ; -7.190 ns ; reset ; ram_address[0]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[12] ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[1]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[2]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[3]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[4]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[5]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[6]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[7]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[8]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[9]  ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[10] ; clock    ;
; N/A           ; None        ; -7.417 ns ; reset ; ram_address[11] ; clock    ;
+---------------+-------------+-----------+-------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 21 12:09:32 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "h_sync_b" as buffer
    Info: Detected ripple clock "pixel_clock" as buffer
Info: Clock "clock" has Internal fmax of 111.25 MHz between source register "znak_v[1]" and destination register "ram_address[12]" (period= 8.989 ns)
    Info: + Longest register to register delay is 4.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y27_N17; Fanout = 19; REG Node = 'znak_v[1]'
        Info: 2: + IC(0.762 ns) + CELL(0.398 ns) = 1.160 ns; Loc. = LCCOMB_X42_Y27_N30; Fanout = 2; COMB Node = 'ramadr[8]~38'
        Info: 3: + IC(0.396 ns) + CELL(0.150 ns) = 1.706 ns; Loc. = LCCOMB_X41_Y27_N12; Fanout = 2; COMB Node = 'ramadr[8]~41'
        Info: 4: + IC(0.472 ns) + CELL(0.150 ns) = 2.328 ns; Loc. = LCCOMB_X42_Y27_N20; Fanout = 1; COMB Node = 'ramadr[8]~42'
        Info: 5: + IC(0.449 ns) + CELL(0.275 ns) = 3.052 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 2; COMB Node = 'ramadr[8]~44'
        Info: 6: + IC(0.256 ns) + CELL(0.393 ns) = 3.701 ns; Loc. = LCCOMB_X43_Y27_N16; Fanout = 2; COMB Node = 'ram_address[8]~28'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.772 ns; Loc. = LCCOMB_X43_Y27_N18; Fanout = 2; COMB Node = 'ram_address[9]~30'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.843 ns; Loc. = LCCOMB_X43_Y27_N20; Fanout = 2; COMB Node = 'ram_address[10]~32'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.914 ns; Loc. = LCCOMB_X43_Y27_N22; Fanout = 1; COMB Node = 'ram_address[11]~34'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.324 ns; Loc. = LCCOMB_X43_Y27_N24; Fanout = 1; COMB Node = 'ram_address[12]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.408 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address[12]'
        Info: Total cell delay = 2.073 ns ( 47.03 % )
        Info: Total interconnect delay = 2.335 ns ( 52.97 % )
    Info: - Smallest clock skew is -4.367 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.644 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address[12]'
            Info: Total cell delay = 1.536 ns ( 58.09 % )
            Info: Total interconnect delay = 1.108 ns ( 41.91 % )
        Info: - Longest clock path from clock "clock" to source register is 7.011 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(0.987 ns) + CELL(0.787 ns) = 2.773 ns; Loc. = LCFF_X12_Y22_N5; Fanout = 4; REG Node = 'pixel_clock'
            Info: 3: + IC(0.295 ns) + CELL(0.787 ns) = 3.855 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 5; REG Node = 'h_sync_b'
            Info: 4: + IC(1.629 ns) + CELL(0.000 ns) = 5.484 ns; Loc. = CLKCTRL_G1; Fanout = 50; COMB Node = 'h_sync_b~clkctrl'
            Info: 5: + IC(0.990 ns) + CELL(0.537 ns) = 7.011 ns; Loc. = LCFF_X41_Y27_N17; Fanout = 19; REG Node = 'znak_v[1]'
            Info: Total cell delay = 3.110 ns ( 44.36 % )
            Info: Total interconnect delay = 3.901 ns ( 55.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "ram_address[12]" (data pin = "reset", clock pin = "clock") is 7.647 ns
    Info: + Longest pin to register delay is 10.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 757; PIN Node = 'reset'
        Info: 2: + IC(6.803 ns) + CELL(0.438 ns) = 8.103 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 13; COMB Node = 'ram_address[12]~37'
        Info: 3: + IC(1.564 ns) + CELL(0.660 ns) = 10.327 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address[12]'
        Info: Total cell delay = 1.960 ns ( 18.98 % )
        Info: Total interconnect delay = 8.367 ns ( 81.02 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address[12]'
        Info: Total cell delay = 1.536 ns ( 58.09 % )
        Info: Total interconnect delay = 1.108 ns ( 41.91 % )
Info: tco from clock "clock" to destination pin "signal_b[9]" through register "pixel[2]" is 26.718 ns
    Info: + Longest clock path from clock "clock" to source register is 5.976 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.987 ns) + CELL(0.787 ns) = 2.773 ns; Loc. = LCFF_X12_Y22_N5; Fanout = 4; REG Node = 'pixel_clock'
        Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.402 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'pixel_clock~clkctrl'
        Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 5.976 ns; Loc. = LCFF_X24_Y18_N13; Fanout = 75; REG Node = 'pixel[2]'
        Info: Total cell delay = 2.323 ns ( 38.87 % )
        Info: Total interconnect delay = 3.653 ns ( 61.13 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 20.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N13; Fanout = 75; REG Node = 'pixel[2]'
        Info: 2: + IC(4.921 ns) + CELL(0.271 ns) = 5.192 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'Mux0~321'
        Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 5.900 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 1; COMB Node = 'Mux0~322'
        Info: 4: + IC(1.220 ns) + CELL(0.420 ns) = 7.540 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 1; COMB Node = 'Mux0~323'
        Info: 5: + IC(0.247 ns) + CELL(0.420 ns) = 8.207 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 1; COMB Node = 'Mux0~326'
        Info: 6: + IC(0.717 ns) + CELL(0.275 ns) = 9.199 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 1; COMB Node = 'Mux0~327'
        Info: 7: + IC(0.253 ns) + CELL(0.420 ns) = 9.872 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 1; COMB Node = 'Mux0~338'
        Info: 8: + IC(0.254 ns) + CELL(0.419 ns) = 10.545 ns; Loc. = LCCOMB_X42_Y24_N26; Fanout = 1; COMB Node = 'Mux0~339'
        Info: 9: + IC(2.314 ns) + CELL(0.275 ns) = 13.134 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'signal_r~1'
        Info: 10: + IC(1.247 ns) + CELL(0.150 ns) = 14.531 ns; Loc. = LCCOMB_X20_Y22_N16; Fanout = 30; COMB Node = 'signal_r~2'
        Info: 11: + IC(3.173 ns) + CELL(2.788 ns) = 20.492 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'signal_b[9]'
        Info: Total cell delay = 5.876 ns ( 28.67 % )
        Info: Total interconnect delay = 14.616 ns ( 71.33 % )
Info: th for register "ram_address[0]" (data pin = "reset", clock pin = "clock") is -7.190 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X44_Y26_N11; Fanout = 17; REG Node = 'ram_address[0]'
        Info: Total cell delay = 1.536 ns ( 57.90 % )
        Info: Total interconnect delay = 1.117 ns ( 42.10 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 10.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 757; PIN Node = 'reset'
        Info: 2: + IC(6.803 ns) + CELL(0.438 ns) = 8.103 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 13; COMB Node = 'ram_address[12]~37'
        Info: 3: + IC(1.772 ns) + CELL(0.150 ns) = 10.025 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 1; COMB Node = 'ram_address[0]~38'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 10.109 ns; Loc. = LCFF_X44_Y26_N11; Fanout = 17; REG Node = 'ram_address[0]'
        Info: Total cell delay = 1.534 ns ( 15.17 % )
        Info: Total interconnect delay = 8.575 ns ( 84.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 231 megabytes
    Info: Processing ended: Sun Nov 21 12:09:34 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


