$date
	Mon Sep 01 21:56:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nand_xnor_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$var wire 1 $ xor_out $end
$scope module g1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % t1 $end
$var wire 1 & t2 $end
$var wire 1 ' t3 $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
1%
0$
0#
0"
1!
$end
#10000
0!
1$
0'
1#
#20000
1'
0&
0#
1"
#30000
1!
0$
1&
0%
1'
1#
#40000
