
communication.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000dba  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00802000  00000dba  00000e4e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000048e  00802010  00802010  00000e5e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e5e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000148  00000000  00000000  00000e8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001df6  00000000  00000000  00000fd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000935  00000000  00000000  00002dcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c20  00000000  00000000  00003701  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004c4  00000000  00000000  00004324  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000096e  00000000  00000000  000047e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001303  00000000  00000000  00005156  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f8  00000000  00000000  00006459  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
   2:	00 00       	nop
   4:	1f c1       	rjmp	.+574    	; 0x244 <__bad_interrupt>
   6:	00 00       	nop
   8:	1d c1       	rjmp	.+570    	; 0x244 <__bad_interrupt>
   a:	00 00       	nop
   c:	1b c1       	rjmp	.+566    	; 0x244 <__bad_interrupt>
   e:	00 00       	nop
  10:	19 c1       	rjmp	.+562    	; 0x244 <__bad_interrupt>
  12:	00 00       	nop
  14:	17 c1       	rjmp	.+558    	; 0x244 <__bad_interrupt>
  16:	00 00       	nop
  18:	15 c1       	rjmp	.+554    	; 0x244 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	13 c1       	rjmp	.+550    	; 0x244 <__bad_interrupt>
  1e:	00 00       	nop
  20:	11 c1       	rjmp	.+546    	; 0x244 <__bad_interrupt>
  22:	00 00       	nop
  24:	0f c1       	rjmp	.+542    	; 0x244 <__bad_interrupt>
  26:	00 00       	nop
  28:	0d c1       	rjmp	.+538    	; 0x244 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	0b c1       	rjmp	.+534    	; 0x244 <__bad_interrupt>
  2e:	00 00       	nop
  30:	09 c1       	rjmp	.+530    	; 0x244 <__bad_interrupt>
  32:	00 00       	nop
  34:	07 c1       	rjmp	.+526    	; 0x244 <__bad_interrupt>
  36:	00 00       	nop
  38:	05 c1       	rjmp	.+522    	; 0x244 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	03 c1       	rjmp	.+518    	; 0x244 <__bad_interrupt>
  3e:	00 00       	nop
  40:	01 c1       	rjmp	.+514    	; 0x244 <__bad_interrupt>
  42:	00 00       	nop
  44:	ff c0       	rjmp	.+510    	; 0x244 <__bad_interrupt>
  46:	00 00       	nop
  48:	fd c0       	rjmp	.+506    	; 0x244 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	fb c0       	rjmp	.+502    	; 0x244 <__bad_interrupt>
  4e:	00 00       	nop
  50:	f9 c0       	rjmp	.+498    	; 0x244 <__bad_interrupt>
  52:	00 00       	nop
  54:	f7 c0       	rjmp	.+494    	; 0x244 <__bad_interrupt>
  56:	00 00       	nop
  58:	f5 c0       	rjmp	.+490    	; 0x244 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	f3 c0       	rjmp	.+486    	; 0x244 <__bad_interrupt>
  5e:	00 00       	nop
  60:	f1 c0       	rjmp	.+482    	; 0x244 <__bad_interrupt>
  62:	00 00       	nop
  64:	00 c1       	rjmp	.+512    	; 0x266 <__vector_25>
  66:	00 00       	nop
  68:	32 c1       	rjmp	.+612    	; 0x2ce <__vector_26>
  6a:	00 00       	nop
  6c:	eb c0       	rjmp	.+470    	; 0x244 <__bad_interrupt>
  6e:	00 00       	nop
  70:	62 c1       	rjmp	.+708    	; 0x336 <__vector_28>
  72:	00 00       	nop
  74:	94 c1       	rjmp	.+808    	; 0x39e <__vector_29>
  76:	00 00       	nop
  78:	e5 c0       	rjmp	.+458    	; 0x244 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	e3 c0       	rjmp	.+454    	; 0x244 <__bad_interrupt>
  7e:	00 00       	nop
  80:	e1 c0       	rjmp	.+450    	; 0x244 <__bad_interrupt>
  82:	00 00       	nop
  84:	df c0       	rjmp	.+446    	; 0x244 <__bad_interrupt>
  86:	00 00       	nop
  88:	dd c0       	rjmp	.+442    	; 0x244 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	db c0       	rjmp	.+438    	; 0x244 <__bad_interrupt>
  8e:	00 00       	nop
  90:	d9 c0       	rjmp	.+434    	; 0x244 <__bad_interrupt>
  92:	00 00       	nop
  94:	d7 c0       	rjmp	.+430    	; 0x244 <__bad_interrupt>
  96:	00 00       	nop
  98:	d5 c0       	rjmp	.+426    	; 0x244 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	d3 c0       	rjmp	.+422    	; 0x244 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	d1 c0       	rjmp	.+418    	; 0x244 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	cf c0       	rjmp	.+414    	; 0x244 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	cd c0       	rjmp	.+410    	; 0x244 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	cb c0       	rjmp	.+406    	; 0x244 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	c9 c0       	rjmp	.+402    	; 0x244 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	c7 c0       	rjmp	.+398    	; 0x244 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	c5 c0       	rjmp	.+394    	; 0x244 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	c3 c0       	rjmp	.+390    	; 0x244 <__bad_interrupt>
  be:	00 00       	nop
  c0:	c1 c0       	rjmp	.+386    	; 0x244 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	bf c0       	rjmp	.+382    	; 0x244 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	bd c0       	rjmp	.+378    	; 0x244 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	bb c0       	rjmp	.+374    	; 0x244 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	b9 c0       	rjmp	.+370    	; 0x244 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	b7 c0       	rjmp	.+366    	; 0x244 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	b5 c0       	rjmp	.+362    	; 0x244 <__bad_interrupt>
  da:	00 00       	nop
  dc:	b3 c0       	rjmp	.+358    	; 0x244 <__bad_interrupt>
  de:	00 00       	nop
  e0:	b1 c0       	rjmp	.+354    	; 0x244 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	af c0       	rjmp	.+350    	; 0x244 <__bad_interrupt>
  e6:	00 00       	nop
  e8:	ad c0       	rjmp	.+346    	; 0x244 <__bad_interrupt>
  ea:	00 00       	nop
  ec:	ab c0       	rjmp	.+342    	; 0x244 <__bad_interrupt>
  ee:	00 00       	nop
  f0:	a9 c0       	rjmp	.+338    	; 0x244 <__bad_interrupt>
  f2:	00 00       	nop
  f4:	a7 c0       	rjmp	.+334    	; 0x244 <__bad_interrupt>
  f6:	00 00       	nop
  f8:	a5 c0       	rjmp	.+330    	; 0x244 <__bad_interrupt>
  fa:	00 00       	nop
  fc:	a3 c0       	rjmp	.+326    	; 0x244 <__bad_interrupt>
  fe:	00 00       	nop
 100:	a1 c0       	rjmp	.+322    	; 0x244 <__bad_interrupt>
 102:	00 00       	nop
 104:	9f c0       	rjmp	.+318    	; 0x244 <__bad_interrupt>
 106:	00 00       	nop
 108:	9d c0       	rjmp	.+314    	; 0x244 <__bad_interrupt>
 10a:	00 00       	nop
 10c:	9b c0       	rjmp	.+310    	; 0x244 <__bad_interrupt>
 10e:	00 00       	nop
 110:	99 c0       	rjmp	.+306    	; 0x244 <__bad_interrupt>
 112:	00 00       	nop
 114:	97 c0       	rjmp	.+302    	; 0x244 <__bad_interrupt>
 116:	00 00       	nop
 118:	95 c0       	rjmp	.+298    	; 0x244 <__bad_interrupt>
 11a:	00 00       	nop
 11c:	93 c0       	rjmp	.+294    	; 0x244 <__bad_interrupt>
 11e:	00 00       	nop
 120:	91 c0       	rjmp	.+290    	; 0x244 <__bad_interrupt>
 122:	00 00       	nop
 124:	8f c0       	rjmp	.+286    	; 0x244 <__bad_interrupt>
 126:	00 00       	nop
 128:	8d c0       	rjmp	.+282    	; 0x244 <__bad_interrupt>
 12a:	00 00       	nop
 12c:	8b c0       	rjmp	.+278    	; 0x244 <__bad_interrupt>
 12e:	00 00       	nop
 130:	89 c0       	rjmp	.+274    	; 0x244 <__bad_interrupt>
 132:	00 00       	nop
 134:	87 c0       	rjmp	.+270    	; 0x244 <__bad_interrupt>
 136:	00 00       	nop
 138:	85 c0       	rjmp	.+266    	; 0x244 <__bad_interrupt>
 13a:	00 00       	nop
 13c:	83 c0       	rjmp	.+262    	; 0x244 <__bad_interrupt>
 13e:	00 00       	nop
 140:	81 c0       	rjmp	.+258    	; 0x244 <__bad_interrupt>
 142:	00 00       	nop
 144:	7f c0       	rjmp	.+254    	; 0x244 <__bad_interrupt>
 146:	00 00       	nop
 148:	7d c0       	rjmp	.+250    	; 0x244 <__bad_interrupt>
 14a:	00 00       	nop
 14c:	7b c0       	rjmp	.+246    	; 0x244 <__bad_interrupt>
 14e:	00 00       	nop
 150:	79 c0       	rjmp	.+242    	; 0x244 <__bad_interrupt>
 152:	00 00       	nop
 154:	77 c0       	rjmp	.+238    	; 0x244 <__bad_interrupt>
 156:	00 00       	nop
 158:	75 c0       	rjmp	.+234    	; 0x244 <__bad_interrupt>
 15a:	00 00       	nop
 15c:	73 c0       	rjmp	.+230    	; 0x244 <__bad_interrupt>
 15e:	00 00       	nop
 160:	71 c0       	rjmp	.+226    	; 0x244 <__bad_interrupt>
 162:	00 00       	nop
 164:	6f c0       	rjmp	.+222    	; 0x244 <__bad_interrupt>
 166:	00 00       	nop
 168:	6d c0       	rjmp	.+218    	; 0x244 <__bad_interrupt>
 16a:	00 00       	nop
 16c:	6b c0       	rjmp	.+214    	; 0x244 <__bad_interrupt>
 16e:	00 00       	nop
 170:	69 c0       	rjmp	.+210    	; 0x244 <__bad_interrupt>
 172:	00 00       	nop
 174:	67 c0       	rjmp	.+206    	; 0x244 <__bad_interrupt>
 176:	00 00       	nop
 178:	65 c0       	rjmp	.+202    	; 0x244 <__bad_interrupt>
 17a:	00 00       	nop
 17c:	63 c0       	rjmp	.+198    	; 0x244 <__bad_interrupt>
 17e:	00 00       	nop
 180:	61 c0       	rjmp	.+194    	; 0x244 <__bad_interrupt>
 182:	00 00       	nop
 184:	5f c0       	rjmp	.+190    	; 0x244 <__bad_interrupt>
 186:	00 00       	nop
 188:	5d c0       	rjmp	.+186    	; 0x244 <__bad_interrupt>
 18a:	00 00       	nop
 18c:	5b c0       	rjmp	.+182    	; 0x244 <__bad_interrupt>
 18e:	00 00       	nop
 190:	59 c0       	rjmp	.+178    	; 0x244 <__bad_interrupt>
 192:	00 00       	nop
 194:	57 c0       	rjmp	.+174    	; 0x244 <__bad_interrupt>
 196:	00 00       	nop
 198:	55 c0       	rjmp	.+170    	; 0x244 <__bad_interrupt>
 19a:	00 00       	nop
 19c:	53 c0       	rjmp	.+166    	; 0x244 <__bad_interrupt>
 19e:	00 00       	nop
 1a0:	51 c0       	rjmp	.+162    	; 0x244 <__bad_interrupt>
 1a2:	00 00       	nop
 1a4:	4f c0       	rjmp	.+158    	; 0x244 <__bad_interrupt>
 1a6:	00 00       	nop
 1a8:	4d c0       	rjmp	.+154    	; 0x244 <__bad_interrupt>
 1aa:	00 00       	nop
 1ac:	4b c0       	rjmp	.+150    	; 0x244 <__bad_interrupt>
 1ae:	00 00       	nop
 1b0:	49 c0       	rjmp	.+146    	; 0x244 <__bad_interrupt>
 1b2:	00 00       	nop
 1b4:	47 c0       	rjmp	.+142    	; 0x244 <__bad_interrupt>
 1b6:	00 00       	nop
 1b8:	45 c0       	rjmp	.+138    	; 0x244 <__bad_interrupt>
 1ba:	00 00       	nop
 1bc:	43 c0       	rjmp	.+134    	; 0x244 <__bad_interrupt>
 1be:	00 00       	nop
 1c0:	41 c0       	rjmp	.+130    	; 0x244 <__bad_interrupt>
 1c2:	00 00       	nop
 1c4:	3f c0       	rjmp	.+126    	; 0x244 <__bad_interrupt>
 1c6:	00 00       	nop
 1c8:	3d c0       	rjmp	.+122    	; 0x244 <__bad_interrupt>
 1ca:	00 00       	nop
 1cc:	3b c0       	rjmp	.+118    	; 0x244 <__bad_interrupt>
 1ce:	00 00       	nop
 1d0:	39 c0       	rjmp	.+114    	; 0x244 <__bad_interrupt>
 1d2:	00 00       	nop
 1d4:	37 c0       	rjmp	.+110    	; 0x244 <__bad_interrupt>
 1d6:	00 00       	nop
 1d8:	35 c0       	rjmp	.+106    	; 0x244 <__bad_interrupt>
 1da:	00 00       	nop
 1dc:	33 c0       	rjmp	.+102    	; 0x244 <__bad_interrupt>
 1de:	00 00       	nop
 1e0:	31 c0       	rjmp	.+98     	; 0x244 <__bad_interrupt>
 1e2:	00 00       	nop
 1e4:	2f c0       	rjmp	.+94     	; 0x244 <__bad_interrupt>
 1e6:	00 00       	nop
 1e8:	2d c0       	rjmp	.+90     	; 0x244 <__bad_interrupt>
 1ea:	00 00       	nop
 1ec:	2b c0       	rjmp	.+86     	; 0x244 <__bad_interrupt>
 1ee:	00 00       	nop
 1f0:	29 c0       	rjmp	.+82     	; 0x244 <__bad_interrupt>
 1f2:	00 00       	nop
 1f4:	27 c0       	rjmp	.+78     	; 0x244 <__bad_interrupt>
 1f6:	00 00       	nop
 1f8:	25 c0       	rjmp	.+74     	; 0x244 <__bad_interrupt>
	...

000001fc <__ctors_end>:
 1fc:	11 24       	eor	r1, r1
 1fe:	1f be       	out	0x3f, r1	; 63
 200:	cf ef       	ldi	r28, 0xFF	; 255
 202:	cd bf       	out	0x3d, r28	; 61
 204:	df e3       	ldi	r29, 0x3F	; 63
 206:	de bf       	out	0x3e, r29	; 62
 208:	00 e0       	ldi	r16, 0x00	; 0
 20a:	0c bf       	out	0x3c, r16	; 60
 20c:	18 be       	out	0x38, r1	; 56
 20e:	19 be       	out	0x39, r1	; 57
 210:	1a be       	out	0x3a, r1	; 58
 212:	1b be       	out	0x3b, r1	; 59

00000214 <__do_copy_data>:
 214:	10 e2       	ldi	r17, 0x20	; 32
 216:	a0 e0       	ldi	r26, 0x00	; 0
 218:	b0 e2       	ldi	r27, 0x20	; 32
 21a:	ea eb       	ldi	r30, 0xBA	; 186
 21c:	fd e0       	ldi	r31, 0x0D	; 13
 21e:	00 e0       	ldi	r16, 0x00	; 0
 220:	0b bf       	out	0x3b, r16	; 59
 222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
 224:	07 90       	elpm	r0, Z+
 226:	0d 92       	st	X+, r0
 228:	a0 31       	cpi	r26, 0x10	; 16
 22a:	b1 07       	cpc	r27, r17
 22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>
 22e:	1b be       	out	0x3b, r1	; 59

00000230 <__do_clear_bss>:
 230:	24 e2       	ldi	r18, 0x24	; 36
 232:	a0 e1       	ldi	r26, 0x10	; 16
 234:	b0 e2       	ldi	r27, 0x20	; 32
 236:	01 c0       	rjmp	.+2      	; 0x23a <.do_clear_bss_start>

00000238 <.do_clear_bss_loop>:
 238:	1d 92       	st	X+, r1

0000023a <.do_clear_bss_start>:
 23a:	ae 39       	cpi	r26, 0x9E	; 158
 23c:	b2 07       	cpc	r27, r18
 23e:	e1 f7       	brne	.-8      	; 0x238 <.do_clear_bss_loop>
 240:	e2 d0       	rcall	.+452    	; 0x406 <main>
 242:	b9 c5       	rjmp	.+2930   	; 0xdb6 <_exit>

00000244 <__bad_interrupt>:
 244:	dd ce       	rjmp	.-582    	; 0x0 <__vectors>

00000246 <SystemClock_init>:
#include <avr/io.h>
#include "clk.h"

void SystemClock_init(void)
{
	CCP			 =	CCP_IOREG_gc;
 246:	88 ed       	ldi	r24, 0xD8	; 216
 248:	84 bf       	out	0x34, r24	; 52
	OSC.CTRL	|=	OSC_RC32MEN_bm;
 24a:	e0 e5       	ldi	r30, 0x50	; 80
 24c:	f0 e0       	ldi	r31, 0x00	; 0
 24e:	80 81       	ld	r24, Z
 250:	82 60       	ori	r24, 0x02	; 2
 252:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_RC32MRDY_bm));
 254:	81 81       	ldd	r24, Z+1	; 0x01
 256:	81 ff       	sbrs	r24, 1
 258:	fd cf       	rjmp	.-6      	; 0x254 <SystemClock_init+0xe>
	CCP			 =	CCP_IOREG_gc;
 25a:	88 ed       	ldi	r24, 0xD8	; 216
 25c:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL	 =	CLK_SCLKSEL_RC32M_gc;
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	80 93 40 00 	sts	0x0040, r24
 264:	08 95       	ret

00000266 <__vector_25>:
/*!
 *  \brief Interrupt Service Routine for receiving with UARTC0.
 *         This ISR is only defined if the macro ENABLE_UART_C0 is defined.
 */
ISR(USARTC0_RXC_vect)
{
 266:	1f 92       	push	r1
 268:	0f 92       	push	r0
 26a:	0f b6       	in	r0, 0x3f	; 63
 26c:	0f 92       	push	r0
 26e:	11 24       	eor	r1, r1
 270:	08 b6       	in	r0, 0x38	; 56
 272:	0f 92       	push	r0
 274:	18 be       	out	0x38, r1	; 56
 276:	09 b6       	in	r0, 0x39	; 57
 278:	0f 92       	push	r0
 27a:	19 be       	out	0x39, r1	; 57
 27c:	0b b6       	in	r0, 0x3b	; 59
 27e:	0f 92       	push	r0
 280:	1b be       	out	0x3b, r1	; 59
 282:	2f 93       	push	r18
 284:	3f 93       	push	r19
 286:	4f 93       	push	r20
 288:	5f 93       	push	r21
 28a:	6f 93       	push	r22
 28c:	7f 93       	push	r23
 28e:	8f 93       	push	r24
 290:	9f 93       	push	r25
 292:	af 93       	push	r26
 294:	bf 93       	push	r27
 296:	ef 93       	push	r30
 298:	ff 93       	push	r31
  USART_RXComplete(&uartC0.usart);
 29a:	80 e1       	ldi	r24, 0x10	; 16
 29c:	90 e2       	ldi	r25, 0x20	; 32
 29e:	ff d2       	rcall	.+1534   	; 0x89e <USART_RXComplete>
}
 2a0:	ff 91       	pop	r31
 2a2:	ef 91       	pop	r30
 2a4:	bf 91       	pop	r27
 2a6:	af 91       	pop	r26
 2a8:	9f 91       	pop	r25
 2aa:	8f 91       	pop	r24
 2ac:	7f 91       	pop	r23
 2ae:	6f 91       	pop	r22
 2b0:	5f 91       	pop	r21
 2b2:	4f 91       	pop	r20
 2b4:	3f 91       	pop	r19
 2b6:	2f 91       	pop	r18
 2b8:	0f 90       	pop	r0
 2ba:	0b be       	out	0x3b, r0	; 59
 2bc:	0f 90       	pop	r0
 2be:	09 be       	out	0x39, r0	; 57
 2c0:	0f 90       	pop	r0
 2c2:	08 be       	out	0x38, r0	; 56
 2c4:	0f 90       	pop	r0
 2c6:	0f be       	out	0x3f, r0	; 63
 2c8:	0f 90       	pop	r0
 2ca:	1f 90       	pop	r1
 2cc:	18 95       	reti

000002ce <__vector_26>:
/*!
 *  \brief Interrupt Service Routine for transmitting with UARTC0.
 *         This ISR is only defined if the macro ENABLE_UART_C0 is defined.
 */
ISR(USARTC0_DRE_vect)
{
 2ce:	1f 92       	push	r1
 2d0:	0f 92       	push	r0
 2d2:	0f b6       	in	r0, 0x3f	; 63
 2d4:	0f 92       	push	r0
 2d6:	11 24       	eor	r1, r1
 2d8:	08 b6       	in	r0, 0x38	; 56
 2da:	0f 92       	push	r0
 2dc:	18 be       	out	0x38, r1	; 56
 2de:	09 b6       	in	r0, 0x39	; 57
 2e0:	0f 92       	push	r0
 2e2:	19 be       	out	0x39, r1	; 57
 2e4:	0b b6       	in	r0, 0x3b	; 59
 2e6:	0f 92       	push	r0
 2e8:	1b be       	out	0x3b, r1	; 59
 2ea:	2f 93       	push	r18
 2ec:	3f 93       	push	r19
 2ee:	4f 93       	push	r20
 2f0:	5f 93       	push	r21
 2f2:	6f 93       	push	r22
 2f4:	7f 93       	push	r23
 2f6:	8f 93       	push	r24
 2f8:	9f 93       	push	r25
 2fa:	af 93       	push	r26
 2fc:	bf 93       	push	r27
 2fe:	ef 93       	push	r30
 300:	ff 93       	push	r31
  USART_DataRegEmpty(&uartC0.usart);
 302:	80 e1       	ldi	r24, 0x10	; 16
 304:	90 e2       	ldi	r25, 0x20	; 32
 306:	e6 d2       	rcall	.+1484   	; 0x8d4 <USART_DataRegEmpty>
}
 308:	ff 91       	pop	r31
 30a:	ef 91       	pop	r30
 30c:	bf 91       	pop	r27
 30e:	af 91       	pop	r26
 310:	9f 91       	pop	r25
 312:	8f 91       	pop	r24
 314:	7f 91       	pop	r23
 316:	6f 91       	pop	r22
 318:	5f 91       	pop	r21
 31a:	4f 91       	pop	r20
 31c:	3f 91       	pop	r19
 31e:	2f 91       	pop	r18
 320:	0f 90       	pop	r0
 322:	0b be       	out	0x3b, r0	; 59
 324:	0f 90       	pop	r0
 326:	09 be       	out	0x39, r0	; 57
 328:	0f 90       	pop	r0
 32a:	08 be       	out	0x38, r0	; 56
 32c:	0f 90       	pop	r0
 32e:	0f be       	out	0x3f, r0	; 63
 330:	0f 90       	pop	r0
 332:	1f 90       	pop	r1
 334:	18 95       	reti

00000336 <__vector_28>:
/*!
 *  \brief Interrupt Service Routine for receiving with UARTC1.
 *         This ISR is only defined if the macro ENABLE_UART_C1 is defined.
 */
ISR(USARTC1_RXC_vect)
{
 336:	1f 92       	push	r1
 338:	0f 92       	push	r0
 33a:	0f b6       	in	r0, 0x3f	; 63
 33c:	0f 92       	push	r0
 33e:	11 24       	eor	r1, r1
 340:	08 b6       	in	r0, 0x38	; 56
 342:	0f 92       	push	r0
 344:	18 be       	out	0x38, r1	; 56
 346:	09 b6       	in	r0, 0x39	; 57
 348:	0f 92       	push	r0
 34a:	19 be       	out	0x39, r1	; 57
 34c:	0b b6       	in	r0, 0x3b	; 59
 34e:	0f 92       	push	r0
 350:	1b be       	out	0x3b, r1	; 59
 352:	2f 93       	push	r18
 354:	3f 93       	push	r19
 356:	4f 93       	push	r20
 358:	5f 93       	push	r21
 35a:	6f 93       	push	r22
 35c:	7f 93       	push	r23
 35e:	8f 93       	push	r24
 360:	9f 93       	push	r25
 362:	af 93       	push	r26
 364:	bf 93       	push	r27
 366:	ef 93       	push	r30
 368:	ff 93       	push	r31
  USART_RXComplete(&uartC1);
 36a:	87 e1       	ldi	r24, 0x17	; 23
 36c:	92 e2       	ldi	r25, 0x22	; 34
 36e:	97 d2       	rcall	.+1326   	; 0x89e <USART_RXComplete>
}
 370:	ff 91       	pop	r31
 372:	ef 91       	pop	r30
 374:	bf 91       	pop	r27
 376:	af 91       	pop	r26
 378:	9f 91       	pop	r25
 37a:	8f 91       	pop	r24
 37c:	7f 91       	pop	r23
 37e:	6f 91       	pop	r22
 380:	5f 91       	pop	r21
 382:	4f 91       	pop	r20
 384:	3f 91       	pop	r19
 386:	2f 91       	pop	r18
 388:	0f 90       	pop	r0
 38a:	0b be       	out	0x3b, r0	; 59
 38c:	0f 90       	pop	r0
 38e:	09 be       	out	0x39, r0	; 57
 390:	0f 90       	pop	r0
 392:	08 be       	out	0x38, r0	; 56
 394:	0f 90       	pop	r0
 396:	0f be       	out	0x3f, r0	; 63
 398:	0f 90       	pop	r0
 39a:	1f 90       	pop	r1
 39c:	18 95       	reti

0000039e <__vector_29>:
/*!
 *  \brief Interrupt Service Routine for transmitting with UARTC1.
 *         This ISR is only defined if the macro ENABLE_UART_C1 is defined.
 */
ISR(USARTC1_DRE_vect)
{
 39e:	1f 92       	push	r1
 3a0:	0f 92       	push	r0
 3a2:	0f b6       	in	r0, 0x3f	; 63
 3a4:	0f 92       	push	r0
 3a6:	11 24       	eor	r1, r1
 3a8:	08 b6       	in	r0, 0x38	; 56
 3aa:	0f 92       	push	r0
 3ac:	18 be       	out	0x38, r1	; 56
 3ae:	09 b6       	in	r0, 0x39	; 57
 3b0:	0f 92       	push	r0
 3b2:	19 be       	out	0x39, r1	; 57
 3b4:	0b b6       	in	r0, 0x3b	; 59
 3b6:	0f 92       	push	r0
 3b8:	1b be       	out	0x3b, r1	; 59
 3ba:	2f 93       	push	r18
 3bc:	3f 93       	push	r19
 3be:	4f 93       	push	r20
 3c0:	5f 93       	push	r21
 3c2:	6f 93       	push	r22
 3c4:	7f 93       	push	r23
 3c6:	8f 93       	push	r24
 3c8:	9f 93       	push	r25
 3ca:	af 93       	push	r26
 3cc:	bf 93       	push	r27
 3ce:	ef 93       	push	r30
 3d0:	ff 93       	push	r31
  USART_DataRegEmpty(&uartC1);
 3d2:	87 e1       	ldi	r24, 0x17	; 23
 3d4:	92 e2       	ldi	r25, 0x22	; 34
 3d6:	7e d2       	rcall	.+1276   	; 0x8d4 <USART_DataRegEmpty>
}
 3d8:	ff 91       	pop	r31
 3da:	ef 91       	pop	r30
 3dc:	bf 91       	pop	r27
 3de:	af 91       	pop	r26
 3e0:	9f 91       	pop	r25
 3e2:	8f 91       	pop	r24
 3e4:	7f 91       	pop	r23
 3e6:	6f 91       	pop	r22
 3e8:	5f 91       	pop	r21
 3ea:	4f 91       	pop	r20
 3ec:	3f 91       	pop	r19
 3ee:	2f 91       	pop	r18
 3f0:	0f 90       	pop	r0
 3f2:	0b be       	out	0x3b, r0	; 59
 3f4:	0f 90       	pop	r0
 3f6:	09 be       	out	0x39, r0	; 57
 3f8:	0f 90       	pop	r0
 3fa:	08 be       	out	0x38, r0	; 56
 3fc:	0f 90       	pop	r0
 3fe:	0f be       	out	0x3f, r0	; 63
 400:	0f 90       	pop	r0
 402:	1f 90       	pop	r1
 404:	18 95       	reti

00000406 <main>:
void init_uart(USART_data_t *uart, USART_t *usart, uint32_t f_cpu, uint32_t baud, uint8_t clk2x);


int main(void){
	
	SystemClock_init();										// 32 MHz clock
 406:	1f df       	rcall	.-450    	; 0x246 <SystemClock_init>
	// Green = RX, Orange = TX
	init_uart(&uartC0, &USARTC0, F_CPU, C0_BAUD, C0_CLK2X); // Module communication		C2 RX C3 TX
 408:	c1 2c       	mov	r12, r1
 40a:	e1 2c       	mov	r14, r1
 40c:	12 ec       	ldi	r17, 0xC2	; 194
 40e:	f1 2e       	mov	r15, r17
 410:	01 e0       	ldi	r16, 0x01	; 1
 412:	10 e0       	ldi	r17, 0x00	; 0
 414:	20 e0       	ldi	r18, 0x00	; 0
 416:	38 e4       	ldi	r19, 0x48	; 72
 418:	48 ee       	ldi	r20, 0xE8	; 232
 41a:	51 e0       	ldi	r21, 0x01	; 1
 41c:	60 ea       	ldi	r22, 0xA0	; 160
 41e:	78 e0       	ldi	r23, 0x08	; 8
 420:	80 e1       	ldi	r24, 0x10	; 16
 422:	90 e2       	ldi	r25, 0x20	; 32
 424:	84 d1       	rcall	.+776    	; 0x72e <init_uart>
	init_uart(&uartC1, &USARTC1, F_CPU, C1_BAUD, C1_CLK2X); // Debug communication		C6 RX C7 TX
 426:	20 e0       	ldi	r18, 0x00	; 0
 428:	38 e4       	ldi	r19, 0x48	; 72
 42a:	48 ee       	ldi	r20, 0xE8	; 232
 42c:	51 e0       	ldi	r21, 0x01	; 1
 42e:	60 eb       	ldi	r22, 0xB0	; 176
 430:	78 e0       	ldi	r23, 0x08	; 8
 432:	87 e1       	ldi	r24, 0x17	; 23
 434:	92 e2       	ldi	r25, 0x22	; 34
 436:	7b d1       	rcall	.+758    	; 0x72e <init_uart>

	PMIC.CTRL = PMIC_LOLVLEN_bm;
 438:	81 e0       	ldi	r24, 0x01	; 1
 43a:	e0 ea       	ldi	r30, 0xA0	; 160
 43c:	f0 e0       	ldi	r31, 0x00	; 0
 43e:	82 83       	std	Z+2, r24	; 0x02
	sei();
 440:	78 94       	sei
	
	while(1) {
		uint16_t c;
		//char test [64];
		
		uart_puts(&uartC0, "gnid\r\n");
 442:	60 e0       	ldi	r22, 0x00	; 0
 444:	70 e2       	ldi	r23, 0x20	; 32
 446:	80 e1       	ldi	r24, 0x10	; 16
 448:	90 e2       	ldi	r25, 0x20	; 32
 44a:	60 d0       	rcall	.+192    	; 0x50c <uart_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 44c:	2a ea       	ldi	r18, 0xAA	; 170
 44e:	36 ee       	ldi	r19, 0xE6	; 230
 450:	86 e9       	ldi	r24, 0x96	; 150
 452:	91 e0       	ldi	r25, 0x01	; 1
 454:	21 50       	subi	r18, 0x01	; 1
 456:	30 40       	sbci	r19, 0x00	; 0
 458:	80 40       	sbci	r24, 0x00	; 0
 45a:	90 40       	sbci	r25, 0x00	; 0
 45c:	d9 f7       	brne	.-10     	; 0x454 <main+0x4e>
 45e:	00 00       	nop
		_delay_ms(5000);
		uart_puts(&uartC1, "Main:\r\n");
 460:	67 e0       	ldi	r22, 0x07	; 7
 462:	70 e2       	ldi	r23, 0x20	; 32
 464:	87 e1       	ldi	r24, 0x17	; 23
 466:	92 e2       	ldi	r25, 0x22	; 34
 468:	51 d0       	rcall	.+162    	; 0x50c <uart_puts>
		uart_puts(&uartC1, TranslateMessage());
 46a:	05 d0       	rcall	.+10     	; 0x476 <TranslateMessage>
 46c:	bc 01       	movw	r22, r24
 46e:	87 e1       	ldi	r24, 0x17	; 23
 470:	92 e2       	ldi	r25, 0x22	; 34
 472:	4c d0       	rcall	.+152    	; 0x50c <uart_puts>
 474:	e6 cf       	rjmp	.-52     	; 0x442 <main+0x3c>

00000476 <TranslateMessage>:
 * Translates the received message converts characters
 * to a single string
 * @param  	value	received value
 * @return	message pointer to the translated message
 */
char * TranslateMessage (void){
 476:	cf 93       	push	r28
 478:	df 93       	push	r29

	memset(message, '\0', strlen(message));
 47a:	ee e1       	ldi	r30, 0x1E	; 30
 47c:	f4 e2       	ldi	r31, 0x24	; 36
 47e:	01 90       	ld	r0, Z+
 480:	00 20       	and	r0, r0
 482:	e9 f7       	brne	.-6      	; 0x47e <TranslateMessage+0x8>
 484:	31 97       	sbiw	r30, 0x01	; 1
 486:	af 01       	movw	r20, r30
 488:	4e 51       	subi	r20, 0x1E	; 30
 48a:	54 42       	sbci	r21, 0x24	; 36
 48c:	60 e0       	ldi	r22, 0x00	; 0
 48e:	70 e0       	ldi	r23, 0x00	; 0
 490:	8e e1       	ldi	r24, 0x1E	; 30
 492:	94 e2       	ldi	r25, 0x24	; 36
 494:	77 d4       	rcall	.+2286   	; 0xd84 <memset>

	value[0] = uart_getc(&uartC0);
 496:	80 e1       	ldi	r24, 0x10	; 16
 498:	90 e2       	ldi	r25, 0x20	; 32
 49a:	1a d0       	rcall	.+52     	; 0x4d0 <uart_getc>
 49c:	ce e5       	ldi	r28, 0x5E	; 94
 49e:	d4 e2       	ldi	r29, 0x24	; 36
 4a0:	88 83       	st	Y, r24
	strcpy(message, value);
 4a2:	be 01       	movw	r22, r28
 4a4:	8e e1       	ldi	r24, 0x1E	; 30
 4a6:	94 e2       	ldi	r25, 0x24	; 36
 4a8:	7f d4       	rcall	.+2302   	; 0xda8 <strcpy>
	while (value[0] != '\n'){
 4aa:	88 81       	ld	r24, Y
 4ac:	8a 30       	cpi	r24, 0x0A	; 10
 4ae:	59 f0       	breq	.+22     	; 0x4c6 <TranslateMessage+0x50>
		value[0] = uart_getc(&uartC0);	
 4b0:	80 e1       	ldi	r24, 0x10	; 16
 4b2:	90 e2       	ldi	r25, 0x20	; 32
 4b4:	0d d0       	rcall	.+26     	; 0x4d0 <uart_getc>
 4b6:	88 83       	st	Y, r24
		strcat(message, value);
 4b8:	be 01       	movw	r22, r28
 4ba:	8e e1       	ldi	r24, 0x1E	; 30
 4bc:	94 e2       	ldi	r25, 0x24	; 36
 4be:	69 d4       	rcall	.+2258   	; 0xd92 <strcat>

	memset(message, '\0', strlen(message));

	value[0] = uart_getc(&uartC0);
	strcpy(message, value);
	while (value[0] != '\n'){
 4c0:	88 81       	ld	r24, Y
 4c2:	8a 30       	cpi	r24, 0x0A	; 10
 4c4:	a9 f7       	brne	.-22     	; 0x4b0 <TranslateMessage+0x3a>
	//printf("message: %s", message);

	//printf("\n");

	return message;
}
 4c6:	8e e1       	ldi	r24, 0x1E	; 30
 4c8:	94 e2       	ldi	r25, 0x24	; 36
 4ca:	df 91       	pop	r29
 4cc:	cf 91       	pop	r28
 4ce:	08 95       	ret

000004d0 <uart_getc>:
 *
 *  \return received byte from circulair buffer (low byte) or
 *          UART_NO_DATA if buffer is empty
 */
uint16_t uart_getc(USART_data_t *uart)
{
 4d0:	cf 93       	push	r28
 4d2:	df 93       	push	r29
 4d4:	ec 01       	movw	r28, r24
	
  uint8_t data;

  if ( ! USART_RXBufferData_Available(uart) ) {
 4d6:	cb d1       	rcall	.+918    	; 0x86e <USART_RXBufferData_Available>
 4d8:	88 23       	and	r24, r24
 4da:	21 f0       	breq	.+8      	; 0x4e4 <uart_getc+0x14>
    return UART_NO_DATA;
  }

  data = USART_RXBuffer_GetByte(uart);
 4dc:	ce 01       	movw	r24, r28
 4de:	d2 d1       	rcall	.+932    	; 0x884 <USART_RXBuffer_GetByte>

  return (data & 0x00FF);
 4e0:	90 e0       	ldi	r25, 0x00	; 0
 4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <uart_getc+0x18>
{
	
  uint8_t data;

  if ( ! USART_RXBufferData_Available(uart) ) {
    return UART_NO_DATA;
 4e4:	80 e0       	ldi	r24, 0x00	; 0
 4e6:	91 e0       	ldi	r25, 0x01	; 1
/*
while ( !( USARTC1.STATUS & USART_TXCIF_bm) );

return USARTC1.DATA;
*/
}
 4e8:	df 91       	pop	r29
 4ea:	cf 91       	pop	r28
 4ec:	08 95       	ret

000004ee <uart_putc>:
 *  \param  data      byte to be written
 *
 *  \return void
 */
void uart_putc(USART_data_t *uart, uint8_t data)
{
 4ee:	1f 93       	push	r17
 4f0:	cf 93       	push	r28
 4f2:	df 93       	push	r29
 4f4:	ec 01       	movw	r28, r24
 4f6:	16 2f       	mov	r17, r22
  if ( USART_TXBuffer_FreeSpace(uart) ) {
 4f8:	85 d1       	rcall	.+778    	; 0x804 <USART_TXBuffer_FreeSpace>
 4fa:	88 23       	and	r24, r24
 4fc:	19 f0       	breq	.+6      	; 0x504 <uart_putc+0x16>
    USART_TXBuffer_PutByte(uart, data);
 4fe:	61 2f       	mov	r22, r17
 500:	ce 01       	movw	r24, r28
 502:	8c d1       	rcall	.+792    	; 0x81c <USART_TXBuffer_PutByte>
  }
}
 504:	df 91       	pop	r29
 506:	cf 91       	pop	r28
 508:	1f 91       	pop	r17
 50a:	08 95       	ret

0000050c <uart_puts>:
 *  \param  s         pointer to string to be written
 *
 *  \return void
 */
void uart_puts(USART_data_t *uart, char *s)
{
 50c:	0f 93       	push	r16
 50e:	1f 93       	push	r17
 510:	cf 93       	push	r28
 512:	df 93       	push	r29
 514:	8c 01       	movw	r16, r24
  char c;

  while ( (c = *s++) ) {
 516:	eb 01       	movw	r28, r22
 518:	21 96       	adiw	r28, 0x01	; 1
 51a:	fb 01       	movw	r30, r22
 51c:	60 81       	ld	r22, Z
 51e:	66 23       	and	r22, r22
 520:	29 f0       	breq	.+10     	; 0x52c <uart_puts+0x20>
    uart_putc(uart, c);
 522:	c8 01       	movw	r24, r16
 524:	e4 df       	rcall	.-56     	; 0x4ee <uart_putc>
 */
void uart_puts(USART_data_t *uart, char *s)
{
  char c;

  while ( (c = *s++) ) {
 526:	69 91       	ld	r22, Y+
 528:	61 11       	cpse	r22, r1
 52a:	fb cf       	rjmp	.-10     	; 0x522 <uart_puts+0x16>
    uart_putc(uart, c);
  }
}
 52c:	df 91       	pop	r29
 52e:	cf 91       	pop	r28
 530:	1f 91       	pop	r17
 532:	0f 91       	pop	r16
 534:	08 95       	ret

00000536 <set_usart_txrx_direction>:
 *  \return void
 */
void set_usart_txrx_direction(USART_t *usart)
{
  #ifdef USARTC0
   if ( (uint16_t) usart == (uint16_t) &USARTC0 ) {
 536:	80 3a       	cpi	r24, 0xA0	; 160
 538:	28 e0       	ldi	r18, 0x08	; 8
 53a:	92 07       	cpc	r25, r18
 53c:	39 f4       	brne	.+14     	; 0x54c <set_usart_txrx_direction+0x16>
     PORTC.DIRSET      = PIN3_bm;
 53e:	e0 e4       	ldi	r30, 0x40	; 64
 540:	f6 e0       	ldi	r31, 0x06	; 6
 542:	88 e0       	ldi	r24, 0x08	; 8
 544:	81 83       	std	Z+1, r24	; 0x01
     PORTC.DIRCLR      = PIN2_bm;
 546:	84 e0       	ldi	r24, 0x04	; 4
 548:	82 83       	std	Z+2, r24	; 0x02
     return;
 54a:	08 95       	ret
   }
  #endif
  #ifdef USARTC1
   if ( (uint16_t) usart == (uint16_t) &USARTC1 ) {
 54c:	80 3b       	cpi	r24, 0xB0	; 176
 54e:	28 e0       	ldi	r18, 0x08	; 8
 550:	92 07       	cpc	r25, r18
 552:	39 f4       	brne	.+14     	; 0x562 <set_usart_txrx_direction+0x2c>
     PORTC.DIRSET      = PIN7_bm;
 554:	e0 e4       	ldi	r30, 0x40	; 64
 556:	f6 e0       	ldi	r31, 0x06	; 6
 558:	80 e8       	ldi	r24, 0x80	; 128
 55a:	81 83       	std	Z+1, r24	; 0x01
     PORTC.DIRCLR      = PIN6_bm;
 55c:	80 e4       	ldi	r24, 0x40	; 64
 55e:	82 83       	std	Z+2, r24	; 0x02
     return;
 560:	08 95       	ret
   }
  #endif
  #ifdef USARTD0
   if ( (uint16_t) usart == (uint16_t) &USARTD0) {
 562:	80 3a       	cpi	r24, 0xA0	; 160
 564:	29 e0       	ldi	r18, 0x09	; 9
 566:	92 07       	cpc	r25, r18
 568:	39 f4       	brne	.+14     	; 0x578 <set_usart_txrx_direction+0x42>
     PORTD.DIRSET      = PIN3_bm;
 56a:	e0 e6       	ldi	r30, 0x60	; 96
 56c:	f6 e0       	ldi	r31, 0x06	; 6
 56e:	88 e0       	ldi	r24, 0x08	; 8
 570:	81 83       	std	Z+1, r24	; 0x01
     PORTD.DIRCLR      = PIN2_bm;
 572:	84 e0       	ldi	r24, 0x04	; 4
 574:	82 83       	std	Z+2, r24	; 0x02
     return;
 576:	08 95       	ret
   }
  #endif
  #ifdef USARTD1
   if ( (uint16_t) usart == (uint16_t) &USARTD1 ) {
 578:	80 3b       	cpi	r24, 0xB0	; 176
 57a:	29 e0       	ldi	r18, 0x09	; 9
 57c:	92 07       	cpc	r25, r18
 57e:	39 f4       	brne	.+14     	; 0x58e <set_usart_txrx_direction+0x58>
     PORTD.DIRSET      = PIN7_bm;
 580:	e0 e6       	ldi	r30, 0x60	; 96
 582:	f6 e0       	ldi	r31, 0x06	; 6
 584:	80 e8       	ldi	r24, 0x80	; 128
 586:	81 83       	std	Z+1, r24	; 0x01
     PORTD.DIRCLR      = PIN6_bm;
 588:	80 e4       	ldi	r24, 0x40	; 64
 58a:	82 83       	std	Z+2, r24	; 0x02
     return;
 58c:	08 95       	ret
   }
  #endif
  #ifdef USARTE0
   if ( (uint16_t) usart == (uint16_t) &USARTE0) {
 58e:	80 3a       	cpi	r24, 0xA0	; 160
 590:	9a 40       	sbci	r25, 0x0A	; 10
 592:	31 f4       	brne	.+12     	; 0x5a0 <set_usart_txrx_direction+0x6a>
     PORTE.DIRSET      = PIN3_bm;
 594:	e0 e8       	ldi	r30, 0x80	; 128
 596:	f6 e0       	ldi	r31, 0x06	; 6
 598:	88 e0       	ldi	r24, 0x08	; 8
 59a:	81 83       	std	Z+1, r24	; 0x01
     PORTE.DIRCLR      = PIN2_bm;
 59c:	84 e0       	ldi	r24, 0x04	; 4
 59e:	82 83       	std	Z+2, r24	; 0x02
 5a0:	08 95       	ret

000005a2 <calc_bsel>:
 *  N is a factor which is 16 with no clock doubling and 8 with clock doubling
 *
 *  \return the calculated BSEL
 */
uint16_t calc_bsel(uint32_t f_cpu, uint32_t baud, int8_t scale, uint8_t clk2x)
{
 5a2:	4f 92       	push	r4
 5a4:	5f 92       	push	r5
 5a6:	6f 92       	push	r6
 5a8:	7f 92       	push	r7
 5aa:	8f 92       	push	r8
 5ac:	9f 92       	push	r9
 5ae:	af 92       	push	r10
 5b0:	bf 92       	push	r11
 5b2:	cf 92       	push	r12
 5b4:	df 92       	push	r13
 5b6:	ef 92       	push	r14
 5b8:	ff 92       	push	r15
 5ba:	0f 93       	push	r16
 5bc:	1f 93       	push	r17
 5be:	49 01       	movw	r8, r18
 5c0:	5a 01       	movw	r10, r20
  uint8_t factor = 16;

  factor = factor >> (clk2x & 0x01);
 5c2:	4e 2d       	mov	r20, r14
 5c4:	41 70       	andi	r20, 0x01	; 1
 5c6:	20 e1       	ldi	r18, 0x10	; 16
 5c8:	30 e0       	ldi	r19, 0x00	; 0
 5ca:	79 01       	movw	r14, r18
 5cc:	02 c0       	rjmp	.+4      	; 0x5d2 <calc_bsel+0x30>
 5ce:	f5 94       	asr	r15
 5d0:	e7 94       	ror	r14
 5d2:	4a 95       	dec	r20
 5d4:	e2 f7       	brpl	.-8      	; 0x5ce <calc_bsel+0x2c>
  if ( scale < 0 ) {
 5d6:	00 23       	and	r16, r16
 5d8:	0c f0       	brlt	.+2      	; 0x5dc <calc_bsel+0x3a>
 5da:	39 c0       	rjmp	.+114    	; 0x64e <calc_bsel+0xac>
    return round(  (((double)(f_cpu)/(factor*(double)(baud))) - 1) * (1<<-(scale))  );
 5dc:	99 d2       	rcall	.+1330   	; 0xb10 <__floatunsisf>
 5de:	2b 01       	movw	r4, r22
 5e0:	3c 01       	movw	r6, r24
 5e2:	b7 01       	movw	r22, r14
 5e4:	77 27       	eor	r23, r23
 5e6:	88 27       	eor	r24, r24
 5e8:	77 fd       	sbrc	r23, 7
 5ea:	80 95       	com	r24
 5ec:	98 2f       	mov	r25, r24
 5ee:	92 d2       	rcall	.+1316   	; 0xb14 <__floatsisf>
 5f0:	6b 01       	movw	r12, r22
 5f2:	7c 01       	movw	r14, r24
 5f4:	c5 01       	movw	r24, r10
 5f6:	b4 01       	movw	r22, r8
 5f8:	8b d2       	rcall	.+1302   	; 0xb10 <__floatunsisf>
 5fa:	9b 01       	movw	r18, r22
 5fc:	ac 01       	movw	r20, r24
 5fe:	c7 01       	movw	r24, r14
 600:	b6 01       	movw	r22, r12
 602:	14 d3       	rcall	.+1576   	; 0xc2c <__mulsf3>
 604:	9b 01       	movw	r18, r22
 606:	ac 01       	movw	r20, r24
 608:	c3 01       	movw	r24, r6
 60a:	b2 01       	movw	r22, r4
 60c:	ed d1       	rcall	.+986    	; 0x9e8 <__divsf3>
 60e:	20 e0       	ldi	r18, 0x00	; 0
 610:	30 e0       	ldi	r19, 0x00	; 0
 612:	40 e8       	ldi	r20, 0x80	; 128
 614:	5f e3       	ldi	r21, 0x3F	; 63
 616:	83 d1       	rcall	.+774    	; 0x91e <__subsf3>
 618:	6b 01       	movw	r12, r22
 61a:	7c 01       	movw	r14, r24
 61c:	11 27       	eor	r17, r17
 61e:	01 95       	neg	r16
 620:	0c f4       	brge	.+2      	; 0x624 <calc_bsel+0x82>
 622:	10 95       	com	r17
 624:	61 e0       	ldi	r22, 0x01	; 1
 626:	70 e0       	ldi	r23, 0x00	; 0
 628:	02 c0       	rjmp	.+4      	; 0x62e <calc_bsel+0x8c>
 62a:	66 0f       	add	r22, r22
 62c:	77 1f       	adc	r23, r23
 62e:	0a 95       	dec	r16
 630:	e2 f7       	brpl	.-8      	; 0x62a <calc_bsel+0x88>
 632:	88 27       	eor	r24, r24
 634:	77 fd       	sbrc	r23, 7
 636:	80 95       	com	r24
 638:	98 2f       	mov	r25, r24
 63a:	6c d2       	rcall	.+1240   	; 0xb14 <__floatsisf>
 63c:	9b 01       	movw	r18, r22
 63e:	ac 01       	movw	r20, r24
 640:	c7 01       	movw	r24, r14
 642:	b6 01       	movw	r22, r12
 644:	f3 d2       	rcall	.+1510   	; 0xc2c <__mulsf3>
 646:	55 d3       	rcall	.+1706   	; 0xcf2 <round>
 648:	37 d2       	rcall	.+1134   	; 0xab8 <__fixunssfsi>
 64a:	cb 01       	movw	r24, r22
 64c:	34 c0       	rjmp	.+104    	; 0x6b6 <calc_bsel+0x114>
  } else {
    return round(  ((double)(f_cpu)/(factor*(double)(baud))/(1<<(scale))) - 1);
 64e:	60 d2       	rcall	.+1216   	; 0xb10 <__floatunsisf>
 650:	2b 01       	movw	r4, r22
 652:	3c 01       	movw	r6, r24
 654:	b7 01       	movw	r22, r14
 656:	77 27       	eor	r23, r23
 658:	88 27       	eor	r24, r24
 65a:	77 fd       	sbrc	r23, 7
 65c:	80 95       	com	r24
 65e:	98 2f       	mov	r25, r24
 660:	59 d2       	rcall	.+1202   	; 0xb14 <__floatsisf>
 662:	6b 01       	movw	r12, r22
 664:	7c 01       	movw	r14, r24
 666:	c5 01       	movw	r24, r10
 668:	b4 01       	movw	r22, r8
 66a:	52 d2       	rcall	.+1188   	; 0xb10 <__floatunsisf>
 66c:	9b 01       	movw	r18, r22
 66e:	ac 01       	movw	r20, r24
 670:	c7 01       	movw	r24, r14
 672:	b6 01       	movw	r22, r12
 674:	db d2       	rcall	.+1462   	; 0xc2c <__mulsf3>
 676:	9b 01       	movw	r18, r22
 678:	ac 01       	movw	r20, r24
 67a:	c3 01       	movw	r24, r6
 67c:	b2 01       	movw	r22, r4
 67e:	b4 d1       	rcall	.+872    	; 0x9e8 <__divsf3>
 680:	4b 01       	movw	r8, r22
 682:	5c 01       	movw	r10, r24
 684:	61 e0       	ldi	r22, 0x01	; 1
 686:	70 e0       	ldi	r23, 0x00	; 0
 688:	02 c0       	rjmp	.+4      	; 0x68e <calc_bsel+0xec>
 68a:	66 0f       	add	r22, r22
 68c:	77 1f       	adc	r23, r23
 68e:	0a 95       	dec	r16
 690:	e2 f7       	brpl	.-8      	; 0x68a <calc_bsel+0xe8>
 692:	88 27       	eor	r24, r24
 694:	77 fd       	sbrc	r23, 7
 696:	80 95       	com	r24
 698:	98 2f       	mov	r25, r24
 69a:	3c d2       	rcall	.+1144   	; 0xb14 <__floatsisf>
 69c:	9b 01       	movw	r18, r22
 69e:	ac 01       	movw	r20, r24
 6a0:	c5 01       	movw	r24, r10
 6a2:	b4 01       	movw	r22, r8
 6a4:	a1 d1       	rcall	.+834    	; 0x9e8 <__divsf3>
 6a6:	20 e0       	ldi	r18, 0x00	; 0
 6a8:	30 e0       	ldi	r19, 0x00	; 0
 6aa:	40 e8       	ldi	r20, 0x80	; 128
 6ac:	5f e3       	ldi	r21, 0x3F	; 63
 6ae:	37 d1       	rcall	.+622    	; 0x91e <__subsf3>
 6b0:	20 d3       	rcall	.+1600   	; 0xcf2 <round>
 6b2:	02 d2       	rcall	.+1028   	; 0xab8 <__fixunssfsi>
 6b4:	cb 01       	movw	r24, r22
  }
}
 6b6:	1f 91       	pop	r17
 6b8:	0f 91       	pop	r16
 6ba:	ff 90       	pop	r15
 6bc:	ef 90       	pop	r14
 6be:	df 90       	pop	r13
 6c0:	cf 90       	pop	r12
 6c2:	bf 90       	pop	r11
 6c4:	af 90       	pop	r10
 6c6:	9f 90       	pop	r9
 6c8:	8f 90       	pop	r8
 6ca:	7f 90       	pop	r7
 6cc:	6f 90       	pop	r6
 6ce:	5f 90       	pop	r5
 6d0:	4f 90       	pop	r4
 6d2:	08 95       	ret

000006d4 <calc_bscale>:
 *  and a boolean for clock doubling.
 *
 *  \return the scale factor BSCALE
 */
int8_t calc_bscale(uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
 6d4:	4f 92       	push	r4
 6d6:	5f 92       	push	r5
 6d8:	6f 92       	push	r6
 6da:	7f 92       	push	r7
 6dc:	8f 92       	push	r8
 6de:	9f 92       	push	r9
 6e0:	af 92       	push	r10
 6e2:	bf 92       	push	r11
 6e4:	ef 92       	push	r14
 6e6:	0f 93       	push	r16
 6e8:	cf 93       	push	r28
 6ea:	df 93       	push	r29
 6ec:	2b 01       	movw	r4, r22
 6ee:	3c 01       	movw	r6, r24
 6f0:	49 01       	movw	r8, r18
 6f2:	5a 01       	movw	r10, r20
 6f4:	d0 2f       	mov	r29, r16
  int8_t   bscale;
  uint16_t bsel;

  for (bscale = -7; bscale<8; bscale++) {
 6f6:	c9 ef       	ldi	r28, 0xF9	; 249
    if ( (bsel = calc_bsel(f_cpu, baud, bscale, clk2x)) < 4096 ) return bscale;
 6f8:	ed 2e       	mov	r14, r29
 6fa:	0c 2f       	mov	r16, r28
 6fc:	a5 01       	movw	r20, r10
 6fe:	94 01       	movw	r18, r8
 700:	c3 01       	movw	r24, r6
 702:	b2 01       	movw	r22, r4
 704:	4e df       	rcall	.-356    	; 0x5a2 <calc_bsel>
 706:	81 15       	cp	r24, r1
 708:	90 41       	sbci	r25, 0x10	; 16
 70a:	18 f0       	brcs	.+6      	; 0x712 <calc_bscale+0x3e>
int8_t calc_bscale(uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
  int8_t   bscale;
  uint16_t bsel;

  for (bscale = -7; bscale<8; bscale++) {
 70c:	cf 5f       	subi	r28, 0xFF	; 255
 70e:	c8 30       	cpi	r28, 0x08	; 8
 710:	99 f7       	brne	.-26     	; 0x6f8 <calc_bscale+0x24>
    if ( (bsel = calc_bsel(f_cpu, baud, bscale, clk2x)) < 4096 ) return bscale;
  }

  return bscale;
}
 712:	8c 2f       	mov	r24, r28
 714:	df 91       	pop	r29
 716:	cf 91       	pop	r28
 718:	0f 91       	pop	r16
 71a:	ef 90       	pop	r14
 71c:	bf 90       	pop	r11
 71e:	af 90       	pop	r10
 720:	9f 90       	pop	r9
 722:	8f 90       	pop	r8
 724:	7f 90       	pop	r7
 726:	6f 90       	pop	r6
 728:	5f 90       	pop	r5
 72a:	4f 90       	pop	r4
 72c:	08 95       	ret

0000072e <init_uart>:
 *  are both set to a low level.
 *
 *  \return void
 */
void init_uart(USART_data_t *uart, USART_t *usart, uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
 72e:	2f 92       	push	r2
 730:	3f 92       	push	r3
 732:	4f 92       	push	r4
 734:	5f 92       	push	r5
 736:	6f 92       	push	r6
 738:	7f 92       	push	r7
 73a:	8f 92       	push	r8
 73c:	9f 92       	push	r9
 73e:	af 92       	push	r10
 740:	bf 92       	push	r11
 742:	cf 92       	push	r12
 744:	ef 92       	push	r14
 746:	ff 92       	push	r15
 748:	0f 93       	push	r16
 74a:	1f 93       	push	r17
 74c:	cf 93       	push	r28
 74e:	df 93       	push	r29
 750:	ec 01       	movw	r28, r24
 752:	3b 01       	movw	r6, r22
 754:	49 01       	movw	r8, r18
 756:	5a 01       	movw	r10, r20
 758:	17 01       	movw	r2, r14
 75a:	28 01       	movw	r4, r16
 75c:	ec 2c       	mov	r14, r12
  uint16_t bsel;
  int8_t bscale;

  bscale = calc_bscale(f_cpu, baud, clk2x);
 75e:	0c 2d       	mov	r16, r12
 760:	a2 01       	movw	r20, r4
 762:	91 01       	movw	r18, r2
 764:	c5 01       	movw	r24, r10
 766:	b4 01       	movw	r22, r8
 768:	b5 df       	rcall	.-150    	; 0x6d4 <calc_bscale>
 76a:	18 2f       	mov	r17, r24
  bsel   = calc_bsel(f_cpu, baud, bscale, clk2x);
 76c:	08 2f       	mov	r16, r24
 76e:	a2 01       	movw	r20, r4
 770:	91 01       	movw	r18, r2
 772:	c5 01       	movw	r24, r10
 774:	b4 01       	movw	r22, r8
 776:	15 df       	rcall	.-470    	; 0x5a2 <calc_bsel>
 778:	b8 2e       	mov	r11, r24
 77a:	e9 2e       	mov	r14, r25

  USART_InterruptDriver_Initialize(uart, usart, USART_DREINTLVL_LO_gc);
 77c:	41 e0       	ldi	r20, 0x01	; 1
 77e:	b3 01       	movw	r22, r6
 780:	ce 01       	movw	r24, r28
 782:	32 d0       	rcall	.+100    	; 0x7e8 <USART_InterruptDriver_Initialize>
  USART_Format_Set(uart->usart, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, !USART_SBMODE_bm);
 784:	e8 81       	ld	r30, Y
 786:	f9 81       	ldd	r31, Y+1	; 0x01
 788:	83 e0       	ldi	r24, 0x03	; 3
 78a:	85 83       	std	Z+5, r24	; 0x05
  USART_Rx_Enable(uart->usart);
 78c:	e8 81       	ld	r30, Y
 78e:	f9 81       	ldd	r31, Y+1	; 0x01
 790:	84 81       	ldd	r24, Z+4	; 0x04
 792:	80 61       	ori	r24, 0x10	; 16
 794:	84 83       	std	Z+4, r24	; 0x04
  USART_Tx_Enable(uart->usart);
 796:	e8 81       	ld	r30, Y
 798:	f9 81       	ldd	r31, Y+1	; 0x01
 79a:	84 81       	ldd	r24, Z+4	; 0x04
 79c:	88 60       	ori	r24, 0x08	; 8
 79e:	84 83       	std	Z+4, r24	; 0x04
  USART_RxdInterruptLevel_Set(uart->usart, USART_RXCINTLVL_LO_gc);
 7a0:	e8 81       	ld	r30, Y
 7a2:	f9 81       	ldd	r31, Y+1	; 0x01
 7a4:	83 81       	ldd	r24, Z+3	; 0x03
 7a6:	8f 7c       	andi	r24, 0xCF	; 207
 7a8:	80 61       	ori	r24, 0x10	; 16
 7aa:	83 83       	std	Z+3, r24	; 0x03
  USART_Baudrate_Set(uart->usart, bsel, bscale);
 7ac:	e8 81       	ld	r30, Y
 7ae:	f9 81       	ldd	r31, Y+1	; 0x01
 7b0:	b6 82       	std	Z+6, r11	; 0x06
 7b2:	e8 81       	ld	r30, Y
 7b4:	f9 81       	ldd	r31, Y+1	; 0x01
 7b6:	12 95       	swap	r17
 7b8:	10 7f       	andi	r17, 0xF0	; 240
 7ba:	e1 2a       	or	r14, r17
 7bc:	e7 82       	std	Z+7, r14	; 0x07

  set_usart_txrx_direction(uart->usart);
 7be:	88 81       	ld	r24, Y
 7c0:	99 81       	ldd	r25, Y+1	; 0x01
 7c2:	b9 de       	rcall	.-654    	; 0x536 <set_usart_txrx_direction>
}
 7c4:	df 91       	pop	r29
 7c6:	cf 91       	pop	r28
 7c8:	1f 91       	pop	r17
 7ca:	0f 91       	pop	r16
 7cc:	ff 90       	pop	r15
 7ce:	ef 90       	pop	r14
 7d0:	cf 90       	pop	r12
 7d2:	bf 90       	pop	r11
 7d4:	af 90       	pop	r10
 7d6:	9f 90       	pop	r9
 7d8:	8f 90       	pop	r8
 7da:	7f 90       	pop	r7
 7dc:	6f 90       	pop	r6
 7de:	5f 90       	pop	r5
 7e0:	4f 90       	pop	r4
 7e2:	3f 90       	pop	r3
 7e4:	2f 90       	pop	r2
 7e6:	08 95       	ret

000007e8 <USART_InterruptDriver_Initialize>:
 *  \param dreIntLevel        Interrupt level of the DRE interrupt.
 */
void USART_InterruptDriver_DreInterruptLevel_Set(USART_data_t * usart_data,
                                                 USART_DREINTLVL_t dreIntLevel)
{
	usart_data->dreIntLevel = dreIntLevel;
 7e8:	fc 01       	movw	r30, r24
 7ea:	60 83       	st	Z, r22
 7ec:	71 83       	std	Z+1, r23	; 0x01
 7ee:	42 83       	std	Z+2, r20	; 0x02
 7f0:	ec 5f       	subi	r30, 0xFC	; 252
 7f2:	fd 4f       	sbci	r31, 0xFD	; 253
 7f4:	10 82       	st	Z, r1
 7f6:	31 97       	sbiw	r30, 0x01	; 1
 7f8:	10 82       	st	Z, r1
 7fa:	33 96       	adiw	r30, 0x03	; 3
 7fc:	10 82       	st	Z, r1
 7fe:	31 97       	sbiw	r30, 0x01	; 1
 800:	10 82       	st	Z, r1
 802:	08 95       	ret

00000804 <USART_TXBuffer_FreeSpace>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
 804:	fc 01       	movw	r30, r24
 806:	eb 5f       	subi	r30, 0xFB	; 251
 808:	fd 4f       	sbci	r31, 0xFD	; 253
 80a:	20 81       	ld	r18, Z
	uint8_t tempTail = usart_data->buffer.TX_Tail;
 80c:	31 96       	adiw	r30, 0x01	; 1
 80e:	90 81       	ld	r25, Z
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
 810:	2f 5f       	subi	r18, 0xFF	; 255
	uint8_t tempTail = usart_data->buffer.TX_Tail;

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
 812:	81 e0       	ldi	r24, 0x01	; 1
 814:	29 13       	cpse	r18, r25
 816:	01 c0       	rjmp	.+2      	; 0x81a <USART_TXBuffer_FreeSpace+0x16>
 818:	80 e0       	ldi	r24, 0x00	; 0
}
 81a:	08 95       	ret

0000081c <USART_TXBuffer_PutByte>:
 *
 *  \param usart_data The USART_data_t struct instance.
 *  \param data       The data to send.
 */
bool USART_TXBuffer_PutByte(USART_data_t * usart_data, uint8_t data)
{
 81c:	cf 93       	push	r28
 81e:	df 93       	push	r29
 820:	fc 01       	movw	r30, r24
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
 822:	dc 01       	movw	r26, r24
 824:	ab 5f       	subi	r26, 0xFB	; 251
 826:	bd 4f       	sbci	r27, 0xFD	; 253
 828:	2c 91       	ld	r18, X
	uint8_t tempTail = usart_data->buffer.TX_Tail;
 82a:	11 96       	adiw	r26, 0x01	; 1
 82c:	9c 91       	ld	r25, X
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
 82e:	2f 5f       	subi	r18, 0xFF	; 255
	uint8_t tempTail = usart_data->buffer.TX_Tail;

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
 830:	81 e0       	ldi	r24, 0x01	; 1
 832:	29 13       	cpse	r18, r25
 834:	01 c0       	rjmp	.+2      	; 0x838 <USART_TXBuffer_PutByte+0x1c>
 836:	80 e0       	ldi	r24, 0x00	; 0

	TXbufPtr = &usart_data->buffer;
	TXBuffer_FreeSpace = USART_TXBuffer_FreeSpace(usart_data);


	if(TXBuffer_FreeSpace)
 838:	88 23       	and	r24, r24
 83a:	b1 f0       	breq	.+44     	; 0x868 <USART_TXBuffer_PutByte+0x4c>
	{
	  	tempTX_Head = TXbufPtr->TX_Head;
 83c:	df 01       	movw	r26, r30
 83e:	ab 5f       	subi	r26, 0xFB	; 251
 840:	bd 4f       	sbci	r27, 0xFD	; 253
 842:	9c 91       	ld	r25, X
	  	TXbufPtr->TX[tempTX_Head]= data;
 844:	ef 01       	movw	r28, r30
 846:	c9 0f       	add	r28, r25
 848:	d1 1d       	adc	r29, r1
 84a:	cd 5f       	subi	r28, 0xFD	; 253
 84c:	de 4f       	sbci	r29, 0xFE	; 254
 84e:	68 83       	st	Y, r22
		/* Advance buffer head. */
		TXbufPtr->TX_Head = (tempTX_Head + 1) & USART_TX_BUFFER_MASK;
 850:	9f 5f       	subi	r25, 0xFF	; 255
 852:	9c 93       	st	X, r25

		/* Enable DRE interrupt. */
		tempCTRLA = usart_data->usart->CTRLA;
 854:	a0 81       	ld	r26, Z
 856:	b1 81       	ldd	r27, Z+1	; 0x01
 858:	13 96       	adiw	r26, 0x03	; 3
 85a:	9c 91       	ld	r25, X
 85c:	13 97       	sbiw	r26, 0x03	; 3
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | usart_data->dreIntLevel;
 85e:	9c 7f       	andi	r25, 0xFC	; 252
 860:	22 81       	ldd	r18, Z+2	; 0x02
 862:	92 2b       	or	r25, r18
		usart_data->usart->CTRLA = tempCTRLA;
 864:	13 96       	adiw	r26, 0x03	; 3
 866:	9c 93       	st	X, r25
	}
	return TXBuffer_FreeSpace;
}
 868:	df 91       	pop	r29
 86a:	cf 91       	pop	r28
 86c:	08 95       	ret

0000086e <USART_RXBufferData_Available>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_RXBufferData_Available(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = usart_data->buffer.RX_Head;
 86e:	fc 01       	movw	r30, r24
 870:	ed 5f       	subi	r30, 0xFD	; 253
 872:	fd 4f       	sbci	r31, 0xFD	; 253
 874:	20 81       	ld	r18, Z
	uint8_t tempTail = usart_data->buffer.RX_Tail;
 876:	31 96       	adiw	r30, 0x01	; 1
 878:	90 81       	ld	r25, Z

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
 87a:	81 e0       	ldi	r24, 0x01	; 1
 87c:	29 13       	cpse	r18, r25
 87e:	01 c0       	rjmp	.+2      	; 0x882 <USART_RXBufferData_Available+0x14>
 880:	80 e0       	ldi	r24, 0x00	; 0
}
 882:	08 95       	ret

00000884 <USART_RXBuffer_GetByte>:
{
	USART_Buffer_t * bufPtr;
	uint8_t ans;

	bufPtr = &usart_data->buffer;
	ans = (bufPtr->RX[bufPtr->RX_Tail]);
 884:	fc 01       	movw	r30, r24
 886:	ec 5f       	subi	r30, 0xFC	; 252
 888:	fd 4f       	sbci	r31, 0xFD	; 253
 88a:	20 81       	ld	r18, Z
 88c:	dc 01       	movw	r26, r24
 88e:	a2 0f       	add	r26, r18
 890:	b1 1d       	adc	r27, r1
 892:	13 96       	adiw	r26, 0x03	; 3
 894:	8c 91       	ld	r24, X

	/* Advance buffer tail. */
	bufPtr->RX_Tail = (bufPtr->RX_Tail + 1) & USART_RX_BUFFER_MASK;
 896:	90 81       	ld	r25, Z
 898:	9f 5f       	subi	r25, 0xFF	; 255
 89a:	90 83       	st	Z, r25

	return ans;
}
 89c:	08 95       	ret

0000089e <USART_RXComplete>:
	USART_Buffer_t * bufPtr;
	bool ans;

	bufPtr = &usart_data->buffer;
	/* Advance buffer head. */
	uint8_t tempRX_Head = (bufPtr->RX_Head + 1) & USART_RX_BUFFER_MASK;
 89e:	fc 01       	movw	r30, r24
 8a0:	ed 5f       	subi	r30, 0xFD	; 253
 8a2:	fd 4f       	sbci	r31, 0xFD	; 253
 8a4:	20 81       	ld	r18, Z
 8a6:	2f 5f       	subi	r18, 0xFF	; 255

	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
 8a8:	31 96       	adiw	r30, 0x01	; 1
 8aa:	30 81       	ld	r19, Z
	uint8_t data = usart_data->usart->DATA;
 8ac:	dc 01       	movw	r26, r24
 8ae:	ed 91       	ld	r30, X+
 8b0:	fc 91       	ld	r31, X
 8b2:	11 97       	sbiw	r26, 0x01	; 1
 8b4:	40 81       	ld	r20, Z

	if (tempRX_Head == tempRX_Tail) {
 8b6:	23 17       	cp	r18, r19
 8b8:	59 f0       	breq	.+22     	; 0x8d0 <USART_RXComplete+0x32>
	  	ans = false;
	}else{
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
 8ba:	fc 01       	movw	r30, r24
 8bc:	ed 5f       	subi	r30, 0xFD	; 253
 8be:	fd 4f       	sbci	r31, 0xFD	; 253
 8c0:	30 81       	ld	r19, Z
 8c2:	a3 0f       	add	r26, r19
 8c4:	b1 1d       	adc	r27, r1
 8c6:	13 96       	adiw	r26, 0x03	; 3
 8c8:	4c 93       	st	X, r20
		usart_data->buffer.RX_Head = tempRX_Head;
 8ca:	20 83       	st	Z, r18
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
	}else{
		ans = true;
 8cc:	81 e0       	ldi	r24, 0x01	; 1
 8ce:	08 95       	ret
	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
 8d0:	80 e0       	ldi	r24, 0x00	; 0
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
		usart_data->buffer.RX_Head = tempRX_Head;
	}
	return ans;
}
 8d2:	08 95       	ret

000008d4 <USART_DataRegEmpty>:
 *  is empty. Argument is pointer to USART (USART_data_t).
 *
 *  \param usart_data      The USART_data_t struct instance.
 */
void USART_DataRegEmpty(USART_data_t * usart_data)
{
 8d4:	cf 93       	push	r28
 8d6:	df 93       	push	r29
	USART_Buffer_t * bufPtr;
	bufPtr = &usart_data->buffer;

	/* Check if all data is transmitted. */
	uint8_t tempTX_Tail = usart_data->buffer.TX_Tail;
 8d8:	fc 01       	movw	r30, r24
 8da:	ea 5f       	subi	r30, 0xFA	; 250
 8dc:	fd 4f       	sbci	r31, 0xFD	; 253
 8de:	20 81       	ld	r18, Z
	if (bufPtr->TX_Head == tempTX_Tail){
 8e0:	31 97       	sbiw	r30, 0x01	; 1
 8e2:	30 81       	ld	r19, Z
 8e4:	32 13       	cpse	r19, r18
 8e6:	07 c0       	rjmp	.+14     	; 0x8f6 <USART_DataRegEmpty+0x22>
	    /* Disable DRE interrupts. */
		uint8_t tempCTRLA = usart_data->usart->CTRLA;
 8e8:	dc 01       	movw	r26, r24
 8ea:	ed 91       	ld	r30, X+
 8ec:	fc 91       	ld	r31, X
 8ee:	83 81       	ldd	r24, Z+3	; 0x03
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | USART_DREINTLVL_OFF_gc;
 8f0:	8c 7f       	andi	r24, 0xFC	; 252
		usart_data->usart->CTRLA = tempCTRLA;
 8f2:	83 83       	std	Z+3, r24	; 0x03
 8f4:	11 c0       	rjmp	.+34     	; 0x918 <USART_DataRegEmpty+0x44>

	}else{
		/* Start transmitting. */
		uint8_t data = bufPtr->TX[usart_data->buffer.TX_Tail];
 8f6:	fc 01       	movw	r30, r24
 8f8:	ea 5f       	subi	r30, 0xFA	; 250
 8fa:	fd 4f       	sbci	r31, 0xFD	; 253
 8fc:	20 81       	ld	r18, Z
 8fe:	dc 01       	movw	r26, r24
 900:	a2 0f       	add	r26, r18
 902:	b1 1d       	adc	r27, r1
 904:	ad 5f       	subi	r26, 0xFD	; 253
 906:	be 4f       	sbci	r27, 0xFE	; 254
 908:	2c 91       	ld	r18, X
		usart_data->usart->DATA = data;
 90a:	ec 01       	movw	r28, r24
 90c:	a8 81       	ld	r26, Y
 90e:	b9 81       	ldd	r27, Y+1	; 0x01
 910:	2c 93       	st	X, r18

		/* Advance buffer tail. */
		bufPtr->TX_Tail = (bufPtr->TX_Tail + 1) & USART_TX_BUFFER_MASK;
 912:	80 81       	ld	r24, Z
 914:	8f 5f       	subi	r24, 0xFF	; 255
 916:	80 83       	st	Z, r24
	}
}
 918:	df 91       	pop	r29
 91a:	cf 91       	pop	r28
 91c:	08 95       	ret

0000091e <__subsf3>:
 91e:	50 58       	subi	r21, 0x80	; 128

00000920 <__addsf3>:
 920:	bb 27       	eor	r27, r27
 922:	aa 27       	eor	r26, r26
 924:	0e d0       	rcall	.+28     	; 0x942 <__addsf3x>
 926:	48 c1       	rjmp	.+656    	; 0xbb8 <__fp_round>
 928:	39 d1       	rcall	.+626    	; 0xb9c <__fp_pscA>
 92a:	30 f0       	brcs	.+12     	; 0x938 <__addsf3+0x18>
 92c:	3e d1       	rcall	.+636    	; 0xbaa <__fp_pscB>
 92e:	20 f0       	brcs	.+8      	; 0x938 <__addsf3+0x18>
 930:	31 f4       	brne	.+12     	; 0x93e <__addsf3+0x1e>
 932:	9f 3f       	cpi	r25, 0xFF	; 255
 934:	11 f4       	brne	.+4      	; 0x93a <__addsf3+0x1a>
 936:	1e f4       	brtc	.+6      	; 0x93e <__addsf3+0x1e>
 938:	2e c1       	rjmp	.+604    	; 0xb96 <__fp_nan>
 93a:	0e f4       	brtc	.+2      	; 0x93e <__addsf3+0x1e>
 93c:	e0 95       	com	r30
 93e:	e7 fb       	bst	r30, 7
 940:	24 c1       	rjmp	.+584    	; 0xb8a <__fp_inf>

00000942 <__addsf3x>:
 942:	e9 2f       	mov	r30, r25
 944:	4a d1       	rcall	.+660    	; 0xbda <__fp_split3>
 946:	80 f3       	brcs	.-32     	; 0x928 <__addsf3+0x8>
 948:	ba 17       	cp	r27, r26
 94a:	62 07       	cpc	r22, r18
 94c:	73 07       	cpc	r23, r19
 94e:	84 07       	cpc	r24, r20
 950:	95 07       	cpc	r25, r21
 952:	18 f0       	brcs	.+6      	; 0x95a <__addsf3x+0x18>
 954:	71 f4       	brne	.+28     	; 0x972 <__addsf3x+0x30>
 956:	9e f5       	brtc	.+102    	; 0x9be <__addsf3x+0x7c>
 958:	62 c1       	rjmp	.+708    	; 0xc1e <__fp_zero>
 95a:	0e f4       	brtc	.+2      	; 0x95e <__addsf3x+0x1c>
 95c:	e0 95       	com	r30
 95e:	0b 2e       	mov	r0, r27
 960:	ba 2f       	mov	r27, r26
 962:	a0 2d       	mov	r26, r0
 964:	0b 01       	movw	r0, r22
 966:	b9 01       	movw	r22, r18
 968:	90 01       	movw	r18, r0
 96a:	0c 01       	movw	r0, r24
 96c:	ca 01       	movw	r24, r20
 96e:	a0 01       	movw	r20, r0
 970:	11 24       	eor	r1, r1
 972:	ff 27       	eor	r31, r31
 974:	59 1b       	sub	r21, r25
 976:	99 f0       	breq	.+38     	; 0x99e <__addsf3x+0x5c>
 978:	59 3f       	cpi	r21, 0xF9	; 249
 97a:	50 f4       	brcc	.+20     	; 0x990 <__addsf3x+0x4e>
 97c:	50 3e       	cpi	r21, 0xE0	; 224
 97e:	68 f1       	brcs	.+90     	; 0x9da <__addsf3x+0x98>
 980:	1a 16       	cp	r1, r26
 982:	f0 40       	sbci	r31, 0x00	; 0
 984:	a2 2f       	mov	r26, r18
 986:	23 2f       	mov	r18, r19
 988:	34 2f       	mov	r19, r20
 98a:	44 27       	eor	r20, r20
 98c:	58 5f       	subi	r21, 0xF8	; 248
 98e:	f3 cf       	rjmp	.-26     	; 0x976 <__addsf3x+0x34>
 990:	46 95       	lsr	r20
 992:	37 95       	ror	r19
 994:	27 95       	ror	r18
 996:	a7 95       	ror	r26
 998:	f0 40       	sbci	r31, 0x00	; 0
 99a:	53 95       	inc	r21
 99c:	c9 f7       	brne	.-14     	; 0x990 <__addsf3x+0x4e>
 99e:	7e f4       	brtc	.+30     	; 0x9be <__addsf3x+0x7c>
 9a0:	1f 16       	cp	r1, r31
 9a2:	ba 0b       	sbc	r27, r26
 9a4:	62 0b       	sbc	r22, r18
 9a6:	73 0b       	sbc	r23, r19
 9a8:	84 0b       	sbc	r24, r20
 9aa:	ba f0       	brmi	.+46     	; 0x9da <__addsf3x+0x98>
 9ac:	91 50       	subi	r25, 0x01	; 1
 9ae:	a1 f0       	breq	.+40     	; 0x9d8 <__addsf3x+0x96>
 9b0:	ff 0f       	add	r31, r31
 9b2:	bb 1f       	adc	r27, r27
 9b4:	66 1f       	adc	r22, r22
 9b6:	77 1f       	adc	r23, r23
 9b8:	88 1f       	adc	r24, r24
 9ba:	c2 f7       	brpl	.-16     	; 0x9ac <__addsf3x+0x6a>
 9bc:	0e c0       	rjmp	.+28     	; 0x9da <__addsf3x+0x98>
 9be:	ba 0f       	add	r27, r26
 9c0:	62 1f       	adc	r22, r18
 9c2:	73 1f       	adc	r23, r19
 9c4:	84 1f       	adc	r24, r20
 9c6:	48 f4       	brcc	.+18     	; 0x9da <__addsf3x+0x98>
 9c8:	87 95       	ror	r24
 9ca:	77 95       	ror	r23
 9cc:	67 95       	ror	r22
 9ce:	b7 95       	ror	r27
 9d0:	f7 95       	ror	r31
 9d2:	9e 3f       	cpi	r25, 0xFE	; 254
 9d4:	08 f0       	brcs	.+2      	; 0x9d8 <__addsf3x+0x96>
 9d6:	b3 cf       	rjmp	.-154    	; 0x93e <__addsf3+0x1e>
 9d8:	93 95       	inc	r25
 9da:	88 0f       	add	r24, r24
 9dc:	08 f0       	brcs	.+2      	; 0x9e0 <__addsf3x+0x9e>
 9de:	99 27       	eor	r25, r25
 9e0:	ee 0f       	add	r30, r30
 9e2:	97 95       	ror	r25
 9e4:	87 95       	ror	r24
 9e6:	08 95       	ret

000009e8 <__divsf3>:
 9e8:	0c d0       	rcall	.+24     	; 0xa02 <__divsf3x>
 9ea:	e6 c0       	rjmp	.+460    	; 0xbb8 <__fp_round>
 9ec:	de d0       	rcall	.+444    	; 0xbaa <__fp_pscB>
 9ee:	40 f0       	brcs	.+16     	; 0xa00 <__divsf3+0x18>
 9f0:	d5 d0       	rcall	.+426    	; 0xb9c <__fp_pscA>
 9f2:	30 f0       	brcs	.+12     	; 0xa00 <__divsf3+0x18>
 9f4:	21 f4       	brne	.+8      	; 0x9fe <__divsf3+0x16>
 9f6:	5f 3f       	cpi	r21, 0xFF	; 255
 9f8:	19 f0       	breq	.+6      	; 0xa00 <__divsf3+0x18>
 9fa:	c7 c0       	rjmp	.+398    	; 0xb8a <__fp_inf>
 9fc:	51 11       	cpse	r21, r1
 9fe:	10 c1       	rjmp	.+544    	; 0xc20 <__fp_szero>
 a00:	ca c0       	rjmp	.+404    	; 0xb96 <__fp_nan>

00000a02 <__divsf3x>:
 a02:	eb d0       	rcall	.+470    	; 0xbda <__fp_split3>
 a04:	98 f3       	brcs	.-26     	; 0x9ec <__divsf3+0x4>

00000a06 <__divsf3_pse>:
 a06:	99 23       	and	r25, r25
 a08:	c9 f3       	breq	.-14     	; 0x9fc <__divsf3+0x14>
 a0a:	55 23       	and	r21, r21
 a0c:	b1 f3       	breq	.-20     	; 0x9fa <__divsf3+0x12>
 a0e:	95 1b       	sub	r25, r21
 a10:	55 0b       	sbc	r21, r21
 a12:	bb 27       	eor	r27, r27
 a14:	aa 27       	eor	r26, r26
 a16:	62 17       	cp	r22, r18
 a18:	73 07       	cpc	r23, r19
 a1a:	84 07       	cpc	r24, r20
 a1c:	38 f0       	brcs	.+14     	; 0xa2c <__divsf3_pse+0x26>
 a1e:	9f 5f       	subi	r25, 0xFF	; 255
 a20:	5f 4f       	sbci	r21, 0xFF	; 255
 a22:	22 0f       	add	r18, r18
 a24:	33 1f       	adc	r19, r19
 a26:	44 1f       	adc	r20, r20
 a28:	aa 1f       	adc	r26, r26
 a2a:	a9 f3       	breq	.-22     	; 0xa16 <__divsf3_pse+0x10>
 a2c:	33 d0       	rcall	.+102    	; 0xa94 <__divsf3_pse+0x8e>
 a2e:	0e 2e       	mov	r0, r30
 a30:	3a f0       	brmi	.+14     	; 0xa40 <__divsf3_pse+0x3a>
 a32:	e0 e8       	ldi	r30, 0x80	; 128
 a34:	30 d0       	rcall	.+96     	; 0xa96 <__divsf3_pse+0x90>
 a36:	91 50       	subi	r25, 0x01	; 1
 a38:	50 40       	sbci	r21, 0x00	; 0
 a3a:	e6 95       	lsr	r30
 a3c:	00 1c       	adc	r0, r0
 a3e:	ca f7       	brpl	.-14     	; 0xa32 <__divsf3_pse+0x2c>
 a40:	29 d0       	rcall	.+82     	; 0xa94 <__divsf3_pse+0x8e>
 a42:	fe 2f       	mov	r31, r30
 a44:	27 d0       	rcall	.+78     	; 0xa94 <__divsf3_pse+0x8e>
 a46:	66 0f       	add	r22, r22
 a48:	77 1f       	adc	r23, r23
 a4a:	88 1f       	adc	r24, r24
 a4c:	bb 1f       	adc	r27, r27
 a4e:	26 17       	cp	r18, r22
 a50:	37 07       	cpc	r19, r23
 a52:	48 07       	cpc	r20, r24
 a54:	ab 07       	cpc	r26, r27
 a56:	b0 e8       	ldi	r27, 0x80	; 128
 a58:	09 f0       	breq	.+2      	; 0xa5c <__divsf3_pse+0x56>
 a5a:	bb 0b       	sbc	r27, r27
 a5c:	80 2d       	mov	r24, r0
 a5e:	bf 01       	movw	r22, r30
 a60:	ff 27       	eor	r31, r31
 a62:	93 58       	subi	r25, 0x83	; 131
 a64:	5f 4f       	sbci	r21, 0xFF	; 255
 a66:	2a f0       	brmi	.+10     	; 0xa72 <__divsf3_pse+0x6c>
 a68:	9e 3f       	cpi	r25, 0xFE	; 254
 a6a:	51 05       	cpc	r21, r1
 a6c:	68 f0       	brcs	.+26     	; 0xa88 <__divsf3_pse+0x82>
 a6e:	8d c0       	rjmp	.+282    	; 0xb8a <__fp_inf>
 a70:	d7 c0       	rjmp	.+430    	; 0xc20 <__fp_szero>
 a72:	5f 3f       	cpi	r21, 0xFF	; 255
 a74:	ec f3       	brlt	.-6      	; 0xa70 <__divsf3_pse+0x6a>
 a76:	98 3e       	cpi	r25, 0xE8	; 232
 a78:	dc f3       	brlt	.-10     	; 0xa70 <__divsf3_pse+0x6a>
 a7a:	86 95       	lsr	r24
 a7c:	77 95       	ror	r23
 a7e:	67 95       	ror	r22
 a80:	b7 95       	ror	r27
 a82:	f7 95       	ror	r31
 a84:	9f 5f       	subi	r25, 0xFF	; 255
 a86:	c9 f7       	brne	.-14     	; 0xa7a <__divsf3_pse+0x74>
 a88:	88 0f       	add	r24, r24
 a8a:	91 1d       	adc	r25, r1
 a8c:	96 95       	lsr	r25
 a8e:	87 95       	ror	r24
 a90:	97 f9       	bld	r25, 7
 a92:	08 95       	ret
 a94:	e1 e0       	ldi	r30, 0x01	; 1
 a96:	66 0f       	add	r22, r22
 a98:	77 1f       	adc	r23, r23
 a9a:	88 1f       	adc	r24, r24
 a9c:	bb 1f       	adc	r27, r27
 a9e:	62 17       	cp	r22, r18
 aa0:	73 07       	cpc	r23, r19
 aa2:	84 07       	cpc	r24, r20
 aa4:	ba 07       	cpc	r27, r26
 aa6:	20 f0       	brcs	.+8      	; 0xab0 <__divsf3_pse+0xaa>
 aa8:	62 1b       	sub	r22, r18
 aaa:	73 0b       	sbc	r23, r19
 aac:	84 0b       	sbc	r24, r20
 aae:	ba 0b       	sbc	r27, r26
 ab0:	ee 1f       	adc	r30, r30
 ab2:	88 f7       	brcc	.-30     	; 0xa96 <__divsf3_pse+0x90>
 ab4:	e0 95       	com	r30
 ab6:	08 95       	ret

00000ab8 <__fixunssfsi>:
 ab8:	98 d0       	rcall	.+304    	; 0xbea <__fp_splitA>
 aba:	88 f0       	brcs	.+34     	; 0xade <__fixunssfsi+0x26>
 abc:	9f 57       	subi	r25, 0x7F	; 127
 abe:	90 f0       	brcs	.+36     	; 0xae4 <__fixunssfsi+0x2c>
 ac0:	b9 2f       	mov	r27, r25
 ac2:	99 27       	eor	r25, r25
 ac4:	b7 51       	subi	r27, 0x17	; 23
 ac6:	a0 f0       	brcs	.+40     	; 0xaf0 <__fixunssfsi+0x38>
 ac8:	d1 f0       	breq	.+52     	; 0xafe <__fixunssfsi+0x46>
 aca:	66 0f       	add	r22, r22
 acc:	77 1f       	adc	r23, r23
 ace:	88 1f       	adc	r24, r24
 ad0:	99 1f       	adc	r25, r25
 ad2:	1a f0       	brmi	.+6      	; 0xada <__fixunssfsi+0x22>
 ad4:	ba 95       	dec	r27
 ad6:	c9 f7       	brne	.-14     	; 0xaca <__fixunssfsi+0x12>
 ad8:	12 c0       	rjmp	.+36     	; 0xafe <__fixunssfsi+0x46>
 ada:	b1 30       	cpi	r27, 0x01	; 1
 adc:	81 f0       	breq	.+32     	; 0xafe <__fixunssfsi+0x46>
 ade:	9f d0       	rcall	.+318    	; 0xc1e <__fp_zero>
 ae0:	b1 e0       	ldi	r27, 0x01	; 1
 ae2:	08 95       	ret
 ae4:	9c c0       	rjmp	.+312    	; 0xc1e <__fp_zero>
 ae6:	67 2f       	mov	r22, r23
 ae8:	78 2f       	mov	r23, r24
 aea:	88 27       	eor	r24, r24
 aec:	b8 5f       	subi	r27, 0xF8	; 248
 aee:	39 f0       	breq	.+14     	; 0xafe <__fixunssfsi+0x46>
 af0:	b9 3f       	cpi	r27, 0xF9	; 249
 af2:	cc f3       	brlt	.-14     	; 0xae6 <__fixunssfsi+0x2e>
 af4:	86 95       	lsr	r24
 af6:	77 95       	ror	r23
 af8:	67 95       	ror	r22
 afa:	b3 95       	inc	r27
 afc:	d9 f7       	brne	.-10     	; 0xaf4 <__fixunssfsi+0x3c>
 afe:	3e f4       	brtc	.+14     	; 0xb0e <__fixunssfsi+0x56>
 b00:	90 95       	com	r25
 b02:	80 95       	com	r24
 b04:	70 95       	com	r23
 b06:	61 95       	neg	r22
 b08:	7f 4f       	sbci	r23, 0xFF	; 255
 b0a:	8f 4f       	sbci	r24, 0xFF	; 255
 b0c:	9f 4f       	sbci	r25, 0xFF	; 255
 b0e:	08 95       	ret

00000b10 <__floatunsisf>:
 b10:	e8 94       	clt
 b12:	09 c0       	rjmp	.+18     	; 0xb26 <__floatsisf+0x12>

00000b14 <__floatsisf>:
 b14:	97 fb       	bst	r25, 7
 b16:	3e f4       	brtc	.+14     	; 0xb26 <__floatsisf+0x12>
 b18:	90 95       	com	r25
 b1a:	80 95       	com	r24
 b1c:	70 95       	com	r23
 b1e:	61 95       	neg	r22
 b20:	7f 4f       	sbci	r23, 0xFF	; 255
 b22:	8f 4f       	sbci	r24, 0xFF	; 255
 b24:	9f 4f       	sbci	r25, 0xFF	; 255
 b26:	99 23       	and	r25, r25
 b28:	a9 f0       	breq	.+42     	; 0xb54 <__floatsisf+0x40>
 b2a:	f9 2f       	mov	r31, r25
 b2c:	96 e9       	ldi	r25, 0x96	; 150
 b2e:	bb 27       	eor	r27, r27
 b30:	93 95       	inc	r25
 b32:	f6 95       	lsr	r31
 b34:	87 95       	ror	r24
 b36:	77 95       	ror	r23
 b38:	67 95       	ror	r22
 b3a:	b7 95       	ror	r27
 b3c:	f1 11       	cpse	r31, r1
 b3e:	f8 cf       	rjmp	.-16     	; 0xb30 <__floatsisf+0x1c>
 b40:	fa f4       	brpl	.+62     	; 0xb80 <__floatsisf+0x6c>
 b42:	bb 0f       	add	r27, r27
 b44:	11 f4       	brne	.+4      	; 0xb4a <__floatsisf+0x36>
 b46:	60 ff       	sbrs	r22, 0
 b48:	1b c0       	rjmp	.+54     	; 0xb80 <__floatsisf+0x6c>
 b4a:	6f 5f       	subi	r22, 0xFF	; 255
 b4c:	7f 4f       	sbci	r23, 0xFF	; 255
 b4e:	8f 4f       	sbci	r24, 0xFF	; 255
 b50:	9f 4f       	sbci	r25, 0xFF	; 255
 b52:	16 c0       	rjmp	.+44     	; 0xb80 <__floatsisf+0x6c>
 b54:	88 23       	and	r24, r24
 b56:	11 f0       	breq	.+4      	; 0xb5c <__floatsisf+0x48>
 b58:	96 e9       	ldi	r25, 0x96	; 150
 b5a:	11 c0       	rjmp	.+34     	; 0xb7e <__floatsisf+0x6a>
 b5c:	77 23       	and	r23, r23
 b5e:	21 f0       	breq	.+8      	; 0xb68 <__floatsisf+0x54>
 b60:	9e e8       	ldi	r25, 0x8E	; 142
 b62:	87 2f       	mov	r24, r23
 b64:	76 2f       	mov	r23, r22
 b66:	05 c0       	rjmp	.+10     	; 0xb72 <__floatsisf+0x5e>
 b68:	66 23       	and	r22, r22
 b6a:	71 f0       	breq	.+28     	; 0xb88 <__floatsisf+0x74>
 b6c:	96 e8       	ldi	r25, 0x86	; 134
 b6e:	86 2f       	mov	r24, r22
 b70:	70 e0       	ldi	r23, 0x00	; 0
 b72:	60 e0       	ldi	r22, 0x00	; 0
 b74:	2a f0       	brmi	.+10     	; 0xb80 <__floatsisf+0x6c>
 b76:	9a 95       	dec	r25
 b78:	66 0f       	add	r22, r22
 b7a:	77 1f       	adc	r23, r23
 b7c:	88 1f       	adc	r24, r24
 b7e:	da f7       	brpl	.-10     	; 0xb76 <__floatsisf+0x62>
 b80:	88 0f       	add	r24, r24
 b82:	96 95       	lsr	r25
 b84:	87 95       	ror	r24
 b86:	97 f9       	bld	r25, 7
 b88:	08 95       	ret

00000b8a <__fp_inf>:
 b8a:	97 f9       	bld	r25, 7
 b8c:	9f 67       	ori	r25, 0x7F	; 127
 b8e:	80 e8       	ldi	r24, 0x80	; 128
 b90:	70 e0       	ldi	r23, 0x00	; 0
 b92:	60 e0       	ldi	r22, 0x00	; 0
 b94:	08 95       	ret

00000b96 <__fp_nan>:
 b96:	9f ef       	ldi	r25, 0xFF	; 255
 b98:	80 ec       	ldi	r24, 0xC0	; 192
 b9a:	08 95       	ret

00000b9c <__fp_pscA>:
 b9c:	00 24       	eor	r0, r0
 b9e:	0a 94       	dec	r0
 ba0:	16 16       	cp	r1, r22
 ba2:	17 06       	cpc	r1, r23
 ba4:	18 06       	cpc	r1, r24
 ba6:	09 06       	cpc	r0, r25
 ba8:	08 95       	ret

00000baa <__fp_pscB>:
 baa:	00 24       	eor	r0, r0
 bac:	0a 94       	dec	r0
 bae:	12 16       	cp	r1, r18
 bb0:	13 06       	cpc	r1, r19
 bb2:	14 06       	cpc	r1, r20
 bb4:	05 06       	cpc	r0, r21
 bb6:	08 95       	ret

00000bb8 <__fp_round>:
 bb8:	09 2e       	mov	r0, r25
 bba:	03 94       	inc	r0
 bbc:	00 0c       	add	r0, r0
 bbe:	11 f4       	brne	.+4      	; 0xbc4 <__fp_round+0xc>
 bc0:	88 23       	and	r24, r24
 bc2:	52 f0       	brmi	.+20     	; 0xbd8 <__fp_round+0x20>
 bc4:	bb 0f       	add	r27, r27
 bc6:	40 f4       	brcc	.+16     	; 0xbd8 <__fp_round+0x20>
 bc8:	bf 2b       	or	r27, r31
 bca:	11 f4       	brne	.+4      	; 0xbd0 <__fp_round+0x18>
 bcc:	60 ff       	sbrs	r22, 0
 bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__fp_round+0x20>
 bd0:	6f 5f       	subi	r22, 0xFF	; 255
 bd2:	7f 4f       	sbci	r23, 0xFF	; 255
 bd4:	8f 4f       	sbci	r24, 0xFF	; 255
 bd6:	9f 4f       	sbci	r25, 0xFF	; 255
 bd8:	08 95       	ret

00000bda <__fp_split3>:
 bda:	57 fd       	sbrc	r21, 7
 bdc:	90 58       	subi	r25, 0x80	; 128
 bde:	44 0f       	add	r20, r20
 be0:	55 1f       	adc	r21, r21
 be2:	59 f0       	breq	.+22     	; 0xbfa <__fp_splitA+0x10>
 be4:	5f 3f       	cpi	r21, 0xFF	; 255
 be6:	71 f0       	breq	.+28     	; 0xc04 <__fp_splitA+0x1a>
 be8:	47 95       	ror	r20

00000bea <__fp_splitA>:
 bea:	88 0f       	add	r24, r24
 bec:	97 fb       	bst	r25, 7
 bee:	99 1f       	adc	r25, r25
 bf0:	61 f0       	breq	.+24     	; 0xc0a <__fp_splitA+0x20>
 bf2:	9f 3f       	cpi	r25, 0xFF	; 255
 bf4:	79 f0       	breq	.+30     	; 0xc14 <__fp_splitA+0x2a>
 bf6:	87 95       	ror	r24
 bf8:	08 95       	ret
 bfa:	12 16       	cp	r1, r18
 bfc:	13 06       	cpc	r1, r19
 bfe:	14 06       	cpc	r1, r20
 c00:	55 1f       	adc	r21, r21
 c02:	f2 cf       	rjmp	.-28     	; 0xbe8 <__fp_split3+0xe>
 c04:	46 95       	lsr	r20
 c06:	f1 df       	rcall	.-30     	; 0xbea <__fp_splitA>
 c08:	08 c0       	rjmp	.+16     	; 0xc1a <__fp_splitA+0x30>
 c0a:	16 16       	cp	r1, r22
 c0c:	17 06       	cpc	r1, r23
 c0e:	18 06       	cpc	r1, r24
 c10:	99 1f       	adc	r25, r25
 c12:	f1 cf       	rjmp	.-30     	; 0xbf6 <__fp_splitA+0xc>
 c14:	86 95       	lsr	r24
 c16:	71 05       	cpc	r23, r1
 c18:	61 05       	cpc	r22, r1
 c1a:	08 94       	sec
 c1c:	08 95       	ret

00000c1e <__fp_zero>:
 c1e:	e8 94       	clt

00000c20 <__fp_szero>:
 c20:	bb 27       	eor	r27, r27
 c22:	66 27       	eor	r22, r22
 c24:	77 27       	eor	r23, r23
 c26:	cb 01       	movw	r24, r22
 c28:	97 f9       	bld	r25, 7
 c2a:	08 95       	ret

00000c2c <__mulsf3>:
 c2c:	0b d0       	rcall	.+22     	; 0xc44 <__mulsf3x>
 c2e:	c4 cf       	rjmp	.-120    	; 0xbb8 <__fp_round>
 c30:	b5 df       	rcall	.-150    	; 0xb9c <__fp_pscA>
 c32:	28 f0       	brcs	.+10     	; 0xc3e <__mulsf3+0x12>
 c34:	ba df       	rcall	.-140    	; 0xbaa <__fp_pscB>
 c36:	18 f0       	brcs	.+6      	; 0xc3e <__mulsf3+0x12>
 c38:	95 23       	and	r25, r21
 c3a:	09 f0       	breq	.+2      	; 0xc3e <__mulsf3+0x12>
 c3c:	a6 cf       	rjmp	.-180    	; 0xb8a <__fp_inf>
 c3e:	ab cf       	rjmp	.-170    	; 0xb96 <__fp_nan>
 c40:	11 24       	eor	r1, r1
 c42:	ee cf       	rjmp	.-36     	; 0xc20 <__fp_szero>

00000c44 <__mulsf3x>:
 c44:	ca df       	rcall	.-108    	; 0xbda <__fp_split3>
 c46:	a0 f3       	brcs	.-24     	; 0xc30 <__mulsf3+0x4>

00000c48 <__mulsf3_pse>:
 c48:	95 9f       	mul	r25, r21
 c4a:	d1 f3       	breq	.-12     	; 0xc40 <__mulsf3+0x14>
 c4c:	95 0f       	add	r25, r21
 c4e:	50 e0       	ldi	r21, 0x00	; 0
 c50:	55 1f       	adc	r21, r21
 c52:	62 9f       	mul	r22, r18
 c54:	f0 01       	movw	r30, r0
 c56:	72 9f       	mul	r23, r18
 c58:	bb 27       	eor	r27, r27
 c5a:	f0 0d       	add	r31, r0
 c5c:	b1 1d       	adc	r27, r1
 c5e:	63 9f       	mul	r22, r19
 c60:	aa 27       	eor	r26, r26
 c62:	f0 0d       	add	r31, r0
 c64:	b1 1d       	adc	r27, r1
 c66:	aa 1f       	adc	r26, r26
 c68:	64 9f       	mul	r22, r20
 c6a:	66 27       	eor	r22, r22
 c6c:	b0 0d       	add	r27, r0
 c6e:	a1 1d       	adc	r26, r1
 c70:	66 1f       	adc	r22, r22
 c72:	82 9f       	mul	r24, r18
 c74:	22 27       	eor	r18, r18
 c76:	b0 0d       	add	r27, r0
 c78:	a1 1d       	adc	r26, r1
 c7a:	62 1f       	adc	r22, r18
 c7c:	73 9f       	mul	r23, r19
 c7e:	b0 0d       	add	r27, r0
 c80:	a1 1d       	adc	r26, r1
 c82:	62 1f       	adc	r22, r18
 c84:	83 9f       	mul	r24, r19
 c86:	a0 0d       	add	r26, r0
 c88:	61 1d       	adc	r22, r1
 c8a:	22 1f       	adc	r18, r18
 c8c:	74 9f       	mul	r23, r20
 c8e:	33 27       	eor	r19, r19
 c90:	a0 0d       	add	r26, r0
 c92:	61 1d       	adc	r22, r1
 c94:	23 1f       	adc	r18, r19
 c96:	84 9f       	mul	r24, r20
 c98:	60 0d       	add	r22, r0
 c9a:	21 1d       	adc	r18, r1
 c9c:	82 2f       	mov	r24, r18
 c9e:	76 2f       	mov	r23, r22
 ca0:	6a 2f       	mov	r22, r26
 ca2:	11 24       	eor	r1, r1
 ca4:	9f 57       	subi	r25, 0x7F	; 127
 ca6:	50 40       	sbci	r21, 0x00	; 0
 ca8:	8a f0       	brmi	.+34     	; 0xccc <__mulsf3_pse+0x84>
 caa:	e1 f0       	breq	.+56     	; 0xce4 <__mulsf3_pse+0x9c>
 cac:	88 23       	and	r24, r24
 cae:	4a f0       	brmi	.+18     	; 0xcc2 <__mulsf3_pse+0x7a>
 cb0:	ee 0f       	add	r30, r30
 cb2:	ff 1f       	adc	r31, r31
 cb4:	bb 1f       	adc	r27, r27
 cb6:	66 1f       	adc	r22, r22
 cb8:	77 1f       	adc	r23, r23
 cba:	88 1f       	adc	r24, r24
 cbc:	91 50       	subi	r25, 0x01	; 1
 cbe:	50 40       	sbci	r21, 0x00	; 0
 cc0:	a9 f7       	brne	.-22     	; 0xcac <__mulsf3_pse+0x64>
 cc2:	9e 3f       	cpi	r25, 0xFE	; 254
 cc4:	51 05       	cpc	r21, r1
 cc6:	70 f0       	brcs	.+28     	; 0xce4 <__mulsf3_pse+0x9c>
 cc8:	60 cf       	rjmp	.-320    	; 0xb8a <__fp_inf>
 cca:	aa cf       	rjmp	.-172    	; 0xc20 <__fp_szero>
 ccc:	5f 3f       	cpi	r21, 0xFF	; 255
 cce:	ec f3       	brlt	.-6      	; 0xcca <__mulsf3_pse+0x82>
 cd0:	98 3e       	cpi	r25, 0xE8	; 232
 cd2:	dc f3       	brlt	.-10     	; 0xcca <__mulsf3_pse+0x82>
 cd4:	86 95       	lsr	r24
 cd6:	77 95       	ror	r23
 cd8:	67 95       	ror	r22
 cda:	b7 95       	ror	r27
 cdc:	f7 95       	ror	r31
 cde:	e7 95       	ror	r30
 ce0:	9f 5f       	subi	r25, 0xFF	; 255
 ce2:	c1 f7       	brne	.-16     	; 0xcd4 <__mulsf3_pse+0x8c>
 ce4:	fe 2b       	or	r31, r30
 ce6:	88 0f       	add	r24, r24
 ce8:	91 1d       	adc	r25, r1
 cea:	96 95       	lsr	r25
 cec:	87 95       	ror	r24
 cee:	97 f9       	bld	r25, 7
 cf0:	08 95       	ret

00000cf2 <round>:
 cf2:	7b df       	rcall	.-266    	; 0xbea <__fp_splitA>
 cf4:	e0 f0       	brcs	.+56     	; 0xd2e <round+0x3c>
 cf6:	9e 37       	cpi	r25, 0x7E	; 126
 cf8:	d8 f0       	brcs	.+54     	; 0xd30 <round+0x3e>
 cfa:	96 39       	cpi	r25, 0x96	; 150
 cfc:	b8 f4       	brcc	.+46     	; 0xd2c <round+0x3a>
 cfe:	9e 38       	cpi	r25, 0x8E	; 142
 d00:	48 f4       	brcc	.+18     	; 0xd14 <round+0x22>
 d02:	67 2f       	mov	r22, r23
 d04:	78 2f       	mov	r23, r24
 d06:	88 27       	eor	r24, r24
 d08:	98 5f       	subi	r25, 0xF8	; 248
 d0a:	f9 cf       	rjmp	.-14     	; 0xcfe <round+0xc>
 d0c:	86 95       	lsr	r24
 d0e:	77 95       	ror	r23
 d10:	67 95       	ror	r22
 d12:	93 95       	inc	r25
 d14:	95 39       	cpi	r25, 0x95	; 149
 d16:	d0 f3       	brcs	.-12     	; 0xd0c <round+0x1a>
 d18:	b6 2f       	mov	r27, r22
 d1a:	b1 70       	andi	r27, 0x01	; 1
 d1c:	6b 0f       	add	r22, r27
 d1e:	71 1d       	adc	r23, r1
 d20:	81 1d       	adc	r24, r1
 d22:	20 f4       	brcc	.+8      	; 0xd2c <round+0x3a>
 d24:	87 95       	ror	r24
 d26:	77 95       	ror	r23
 d28:	67 95       	ror	r22
 d2a:	93 95       	inc	r25
 d2c:	02 c0       	rjmp	.+4      	; 0xd32 <__fp_mintl>
 d2e:	1c c0       	rjmp	.+56     	; 0xd68 <__fp_mpack>
 d30:	77 cf       	rjmp	.-274    	; 0xc20 <__fp_szero>

00000d32 <__fp_mintl>:
 d32:	88 23       	and	r24, r24
 d34:	71 f4       	brne	.+28     	; 0xd52 <__fp_mintl+0x20>
 d36:	77 23       	and	r23, r23
 d38:	21 f0       	breq	.+8      	; 0xd42 <__fp_mintl+0x10>
 d3a:	98 50       	subi	r25, 0x08	; 8
 d3c:	87 2b       	or	r24, r23
 d3e:	76 2f       	mov	r23, r22
 d40:	07 c0       	rjmp	.+14     	; 0xd50 <__fp_mintl+0x1e>
 d42:	66 23       	and	r22, r22
 d44:	11 f4       	brne	.+4      	; 0xd4a <__fp_mintl+0x18>
 d46:	99 27       	eor	r25, r25
 d48:	0d c0       	rjmp	.+26     	; 0xd64 <__fp_mintl+0x32>
 d4a:	90 51       	subi	r25, 0x10	; 16
 d4c:	86 2b       	or	r24, r22
 d4e:	70 e0       	ldi	r23, 0x00	; 0
 d50:	60 e0       	ldi	r22, 0x00	; 0
 d52:	2a f0       	brmi	.+10     	; 0xd5e <__fp_mintl+0x2c>
 d54:	9a 95       	dec	r25
 d56:	66 0f       	add	r22, r22
 d58:	77 1f       	adc	r23, r23
 d5a:	88 1f       	adc	r24, r24
 d5c:	da f7       	brpl	.-10     	; 0xd54 <__fp_mintl+0x22>
 d5e:	88 0f       	add	r24, r24
 d60:	96 95       	lsr	r25
 d62:	87 95       	ror	r24
 d64:	97 f9       	bld	r25, 7
 d66:	08 95       	ret

00000d68 <__fp_mpack>:
 d68:	9f 3f       	cpi	r25, 0xFF	; 255
 d6a:	31 f0       	breq	.+12     	; 0xd78 <__fp_mpack_finite+0xc>

00000d6c <__fp_mpack_finite>:
 d6c:	91 50       	subi	r25, 0x01	; 1
 d6e:	20 f4       	brcc	.+8      	; 0xd78 <__fp_mpack_finite+0xc>
 d70:	87 95       	ror	r24
 d72:	77 95       	ror	r23
 d74:	67 95       	ror	r22
 d76:	b7 95       	ror	r27
 d78:	88 0f       	add	r24, r24
 d7a:	91 1d       	adc	r25, r1
 d7c:	96 95       	lsr	r25
 d7e:	87 95       	ror	r24
 d80:	97 f9       	bld	r25, 7
 d82:	08 95       	ret

00000d84 <memset>:
 d84:	dc 01       	movw	r26, r24
 d86:	01 c0       	rjmp	.+2      	; 0xd8a <memset+0x6>
 d88:	6d 93       	st	X+, r22
 d8a:	41 50       	subi	r20, 0x01	; 1
 d8c:	50 40       	sbci	r21, 0x00	; 0
 d8e:	e0 f7       	brcc	.-8      	; 0xd88 <memset+0x4>
 d90:	08 95       	ret

00000d92 <strcat>:
 d92:	fb 01       	movw	r30, r22
 d94:	dc 01       	movw	r26, r24
 d96:	0d 90       	ld	r0, X+
 d98:	00 20       	and	r0, r0
 d9a:	e9 f7       	brne	.-6      	; 0xd96 <strcat+0x4>
 d9c:	11 97       	sbiw	r26, 0x01	; 1
 d9e:	01 90       	ld	r0, Z+
 da0:	0d 92       	st	X+, r0
 da2:	00 20       	and	r0, r0
 da4:	e1 f7       	brne	.-8      	; 0xd9e <strcat+0xc>
 da6:	08 95       	ret

00000da8 <strcpy>:
 da8:	fb 01       	movw	r30, r22
 daa:	dc 01       	movw	r26, r24
 dac:	01 90       	ld	r0, Z+
 dae:	0d 92       	st	X+, r0
 db0:	00 20       	and	r0, r0
 db2:	e1 f7       	brne	.-8      	; 0xdac <strcpy+0x4>
 db4:	08 95       	ret

00000db6 <_exit>:
 db6:	f8 94       	cli

00000db8 <__stop_program>:
 db8:	ff cf       	rjmp	.-2      	; 0xdb8 <__stop_program>
