Analysis & Synthesis report for ad706_test
Thu May 05 14:51:11 2016
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ad706_test|uart:u3|uart_stat
 10. State Machine - |ad706_test|ad7606:u1|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4
 17. Parameter Settings for User Entity Instance: ad7606:u1
 18. Parameter Settings for User Entity Instance: uart:u3|uarttx:u1
 19. Parameter Settings for Inferred Entity Instance: volt_cal:u2|altshift_taps:ch8_vol_rtl_0
 20. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult7
 21. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult6
 22. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult5
 23. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult4
 24. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult3
 25. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult2
 26. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult0
 28. altshift_taps Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "uart:u3|uarttx:u1"
 31. Port Connectivity Checks: "volt_cal:u2|bcd:bcd8_ist"
 32. Port Connectivity Checks: "volt_cal:u2|bcd:bcd7_ist"
 33. Port Connectivity Checks: "volt_cal:u2|bcd:bcd6_ist"
 34. Port Connectivity Checks: "volt_cal:u2|bcd:bcd5_ist"
 35. Port Connectivity Checks: "volt_cal:u2|bcd:bcd4_ist"
 36. Port Connectivity Checks: "volt_cal:u2|bcd:bcd3_ist"
 37. Port Connectivity Checks: "volt_cal:u2|bcd:bcd2_ist"
 38. Port Connectivity Checks: "volt_cal:u2|bcd:bcd1_ist"
 39. Port Connectivity Checks: "ad7606:u1"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 05 14:51:11 2016          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; ad706_test                                     ;
; Top-level Entity Name              ; ad706_test                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,462                                          ;
;     Total combinational functions  ; 3,220                                          ;
;     Dedicated logic registers      ; 1,150                                          ;
; Total registers                    ; 1150                                           ;
; Total pins                         ; 28                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 96                                             ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; ad706_test         ; ad706_test         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; rtl/volt_cal.v                   ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/volt_cal.v         ;
; rtl/uarttx.v                     ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/uarttx.v           ;
; rtl/uart.v                       ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/uart.v             ;
; rtl/clkdiv.v                     ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/clkdiv.v           ;
; rtl/bcd.v                        ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/bcd.v              ;
; rtl/ad7606.v                     ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/ad7606.v           ;
; rtl/ad706_test.v                 ; yes             ; User Verilog HDL File        ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/rtl/ad706_test.v       ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift_taps.tdf             ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                  ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc               ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc               ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc              ;
; db/shift_taps_a6m.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/shift_taps_a6m.tdf  ;
; db/altsyncram_vk31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/altsyncram_vk31.tdf ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/add_sub_24e.tdf     ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/cntr_6pf.tdf        ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/cmpr_ogc.tdf        ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf                  ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc               ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc                  ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                  ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                  ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf                  ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/csa_add.inc                   ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.inc                  ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/muleabz.inc                   ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mul_lfrg.inc                  ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mul_boothc.inc                ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult.inc              ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc            ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                   ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf                  ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf               ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/addcore.inc                   ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/look_add.inc                  ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc       ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/add_sub_kgh.tdf     ;
; db/add_sub_ogh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/BaiduYunDownload/AN706/AN706/ad706_test/ad706_test/db/add_sub_ogh.tdf     ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.tdf                  ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,462     ;
;                                             ;           ;
; Total combinational functions               ; 3220      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1201      ;
;     -- 3 input functions                    ; 1048      ;
;     -- <=2 input functions                  ; 971       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2131      ;
;     -- arithmetic mode                      ; 1089      ;
;                                             ;           ;
; Total registers                             ; 1150      ;
;     -- Dedicated logic registers            ; 1150      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 28        ;
; Total memory bits                           ; 96        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1116      ;
; Total fan-out                               ; 12535     ;
; Average fan-out                             ; 2.81      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ad706_test                                       ; 3220 (0)          ; 1150 (0)     ; 96          ; 0            ; 0       ; 0         ; 28   ; 0            ; |ad706_test                                                                                                                                    ;              ;
;    |ad7606:u1|                                    ; 86 (86)           ; 167 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|ad7606:u1                                                                                                                          ;              ;
;    |uart:u3|                                      ; 583 (505)         ; 83 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|uart:u3                                                                                                                            ;              ;
;       |clkdiv:u0|                                 ; 29 (29)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|uart:u3|clkdiv:u0                                                                                                                  ;              ;
;       |uarttx:u1|                                 ; 49 (49)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|uart:u3|uarttx:u1                                                                                                                  ;              ;
;    |volt_cal:u2|                                  ; 2551 (384)        ; 900 (360)    ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2                                                                                                                        ;              ;
;       |altshift_taps:ch8_vol_rtl_0|               ; 7 (0)             ; 4 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|altshift_taps:ch8_vol_rtl_0                                                                                            ;              ;
;          |shift_taps_a6m:auto_generated|          ; 7 (2)             ; 4 (2)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated                                                              ;              ;
;             |altsyncram_vk31:altsyncram4|         ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4                                  ;              ;
;             |cntr_6pf:cntr1|                      ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated|cntr_6pf:cntr1                                               ;              ;
;       |bcd:bcd1_ist|                              ; 169 (169)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd1_ist                                                                                                           ;              ;
;       |bcd:bcd2_ist|                              ; 169 (169)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd2_ist                                                                                                           ;              ;
;       |bcd:bcd3_ist|                              ; 169 (169)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd3_ist                                                                                                           ;              ;
;       |bcd:bcd4_ist|                              ; 173 (173)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd4_ist                                                                                                           ;              ;
;       |bcd:bcd5_ist|                              ; 173 (173)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd5_ist                                                                                                           ;              ;
;       |bcd:bcd6_ist|                              ; 173 (173)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd6_ist                                                                                                           ;              ;
;       |bcd:bcd7_ist|                              ; 173 (173)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd7_ist                                                                                                           ;              ;
;       |bcd:bcd8_ist|                              ; 169 (169)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|bcd:bcd8_ist                                                                                                           ;              ;
;       |lpm_mult:Mult0|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult1|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult2|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult3|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult4|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult5|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult6|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult7|                            ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 99 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad706_test|volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 32           ; 3            ; 32           ; 96   ; None ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |ad706_test|uart:u3|uart_stat                 ;
+---------------+---------------+---------------+---------------+
; Name          ; uart_stat.000 ; uart_stat.010 ; uart_stat.001 ;
+---------------+---------------+---------------+---------------+
; uart_stat.000 ; 0             ; 0             ; 0             ;
; uart_stat.001 ; 1             ; 0             ; 1             ;
; uart_stat.010 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ad706_test|ad7606:u1|state                                                                                                                                                                                             ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+
; Name            ; state.READ_DONE ; state.READ_CH8 ; state.READ_CH7 ; state.READ_CH6 ; state.READ_CH5 ; state.READ_CH4 ; state.READ_CH3 ; state.READ_CH2 ; state.READ_CH1 ; state.Wait_busy ; state.Wait_1 ; state.AD_CONV ; state.IDLE ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+
; state.IDLE      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 0          ;
; state.AD_CONV   ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 1             ; 1          ;
; state.Wait_1    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1            ; 0             ; 1          ;
; state.Wait_busy ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1               ; 0            ; 0             ; 1          ;
; state.READ_CH1  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH2  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH3  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH4  ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH5  ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH6  ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH7  ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH8  ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_DONE ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+------------------------------------------------------+-----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal   ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------+------------------------+
; uart:u3|uart_ad[65][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[89][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[91][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[75][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[105][3]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[61][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[79][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[77][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[93][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[47][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[9][3]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[63][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[37][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[49][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[35][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[33][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[51][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[21][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[7][3]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[5][3]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[23][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[19][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[107][3]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[108][3]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[24][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[10][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[8][3]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[94][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[92][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[106][3]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[78][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[38][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[80][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[64][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[66][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[22][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[50][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[36][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[52][3]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[103][3]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[47][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[61][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[9][1]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[63][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[79][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[89][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[91][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[75][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[105][1]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[77][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[93][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[21][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[7][1]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[5][1]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[23][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[49][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[35][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[33][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[51][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[19][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[37][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[107][1]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[65][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[4][1]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[22][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[10][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[18][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[8][1]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[24][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[60][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[46][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[50][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[36][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[38][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[32][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[52][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[103][1]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[66][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[88][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[74][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[106][1]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[80][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[64][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[94][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[92][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[102][1]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[78][1]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[108][1]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[65][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[89][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[91][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[75][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[105][2]                              ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[79][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[77][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[93][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[61][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[47][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[9][2]                                ; uart:u3|uart_stat.000 ; yes                    ;
; uart:u3|uart_ad[63][2]                               ; uart:u3|uart_stat.000 ; yes                    ;
; Number of user-specified and inferred latches = 176  ;                       ;                        ;
+------------------------------------------------------+-----------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-----------------------------------------+------------------------------------------------+
; Register name                           ; Reason for Removal                             ;
+-----------------------------------------+------------------------------------------------+
; volt_cal:u2|ch1_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch1_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch1_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch1_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch2_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch2_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch2_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch2_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch8_sig[0]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch3_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch3_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch3_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch3_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch4_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch4_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch4_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch4_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch5_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch5_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch5_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch5_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch6_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch6_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch6_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch6_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch7_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch7_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch7_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch7_sig[0,3]                ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch8_sig[6,7]                ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch8_sig[5]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|ch8_sig[4]                  ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch8_sig[3]                  ; Stuck at VCC due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd8_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd8_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd8_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd7_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd7_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd7_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd6_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd6_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd6_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd5_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd5_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd5_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd4_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd4_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd4_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd3_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd3_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd3_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd2_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd2_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd2_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd1_ist|rhexd[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd1_ist|rhexc[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|bcd:bcd1_ist|rhexb[0]       ; Stuck at GND due to stuck port data_in         ;
; volt_cal:u2|ch1_sig[1]                  ; Merged with volt_cal:u2|ch1_sig[2]             ;
; volt_cal:u2|ch2_sig[1]                  ; Merged with volt_cal:u2|ch2_sig[2]             ;
; volt_cal:u2|ch3_sig[1]                  ; Merged with volt_cal:u2|ch3_sig[2]             ;
; volt_cal:u2|ch4_sig[1]                  ; Merged with volt_cal:u2|ch4_sig[2]             ;
; volt_cal:u2|ch5_sig[1]                  ; Merged with volt_cal:u2|ch5_sig[2]             ;
; volt_cal:u2|ch6_sig[1]                  ; Merged with volt_cal:u2|ch6_sig[2]             ;
; volt_cal:u2|ch7_sig[1]                  ; Merged with volt_cal:u2|ch7_sig[2]             ;
; volt_cal:u2|ch8_sig[1]                  ; Merged with volt_cal:u2|ch8_sig[2]             ;
; volt_cal:u2|bcd:bcd8_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd8_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd8_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd8_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd8_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd8_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd8_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd8_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd8_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd8_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd7_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd7_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd7_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd7_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd7_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd7_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd7_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd7_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd7_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd7_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd6_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd6_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd6_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd6_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd6_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd6_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd6_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd6_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd6_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd6_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd5_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd5_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd5_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd5_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd5_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd5_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd5_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd5_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd5_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd5_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd4_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd4_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd4_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd4_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd4_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd4_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd4_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd4_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd4_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd4_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd3_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd3_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd3_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd3_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd3_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd3_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd3_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd3_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd3_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd3_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd2_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd2_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd2_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd2_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd2_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd2_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd2_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd2_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd2_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd2_ist|rhexd[13] ;
; volt_cal:u2|bcd:bcd1_ist|rhexd[1]       ; Merged with volt_cal:u2|bcd:bcd1_ist|rhexd[4]  ;
; volt_cal:u2|bcd:bcd1_ist|rhexd[14]      ; Merged with volt_cal:u2|bcd:bcd1_ist|rhexd[2]  ;
; volt_cal:u2|bcd:bcd1_ist|rhexc[1]       ; Merged with volt_cal:u2|bcd:bcd1_ist|rhexc[4]  ;
; volt_cal:u2|bcd:bcd1_ist|rhexb[1]       ; Merged with volt_cal:u2|bcd:bcd1_ist|rhexb[4]  ;
; volt_cal:u2|bcd:bcd1_ist|rhexd[16]      ; Merged with volt_cal:u2|bcd:bcd1_ist|rhexd[13] ;
; uart:u3|txdata[7]                       ; Stuck at GND due to stuck port data_in         ;
; uart:u3|uart_stat~7                     ; Lost fanout                                    ;
; ad7606:u1|state~15                      ; Lost fanout                                    ;
; ad7606:u1|state~16                      ; Lost fanout                                    ;
; ad7606:u1|state~17                      ; Lost fanout                                    ;
; ad7606:u1|state~18                      ; Lost fanout                                    ;
; Total Number of Removed Registers = 126 ;                                                ;
+-----------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1150  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 213   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+----------------------------------------+---------------------------+------------+
; Register Name                          ; Megafunction              ; Type       ;
+----------------------------------------+---------------------------+------------+
; volt_cal:u2|bcd:bcd8_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd8_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch8_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd7_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd7_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch7_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd6_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd6_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch6_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd5_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd5_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch5_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd4_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd4_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch4_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd3_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd3_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch3_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd2_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd2_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch2_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd1_ist|rhexa[0..3]   ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|bcd:bcd1_ist|rhex[0][0..3] ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
; volt_cal:u2|ch1_vol[0..3]              ; volt_cal:u2|ch8_vol_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------+---------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                   ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|uart:u3|uart_cnt[1]              ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|uart:u3|clkdiv:u0|cnt[6]         ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |ad706_test|uart:u3|uarttx:u1|cnt[0]         ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; |ad706_test|uart:u3|k[7]                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch1[10]             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch2[15]             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch3[11]             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch4[12]             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch5[7]              ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch6[13]             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch7[1]              ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |ad706_test|ad7606:u1|ad_ch8[15]             ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|resa[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|resb[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|resc[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|resd[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|resa[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|resb[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|resc[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|resd[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|resa[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|resb[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|resc[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|resd[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|resa[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|resb[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|resc[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|resd[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|resa[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|resb[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|resc[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|resd[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|resa[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|resb[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|resc[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|resd[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|resa[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|resb[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|resc[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|resd[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|resa[2] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|resb[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|resc[3] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|resd[3] ;                            ;
; 117:1              ; 4 bits    ; 312 LEs       ; 184 LEs              ; 128 LEs                ; |ad706_test|uart:u3|txdata[4]                ;                            ;
; 117:1              ; 2 bits    ; 156 LEs       ; 124 LEs              ; 32 LEs                 ; |ad706_test|uart:u3|txdata[3]                ;                            ;
; 117:1              ; 2 bits    ; 156 LEs       ; 138 LEs              ; 18 LEs                 ; |ad706_test|uart:u3|txdata[1]                ;                            ;
; 257:1              ; 5 bits    ; 855 LEs       ; 45 LEs               ; 810 LEs                ; |ad706_test|uart:u3|uarttx:u1|cnt[7]         ;                            ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; |ad706_test|ad7606:u1|i[0]                   ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch8_reg[14]          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch7_reg[14]          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch6_reg[12]          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch5_reg[13]          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch4_reg[14]          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch3_reg[14]          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch2_reg[2]           ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |ad706_test|volt_cal:u2|ch1_reg[14]          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd8_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd7_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd6_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd5_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd4_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd3_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd2_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|addbcd4 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ad706_test|volt_cal:u2|bcd:bcd1_ist|addbcd4 ;                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; |ad706_test|ad7606:u1|state                  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad7606:u1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; IDLE           ; 0000  ; Unsigned Binary               ;
; AD_CONV        ; 0001  ; Unsigned Binary               ;
; Wait_1         ; 0010  ; Unsigned Binary               ;
; Wait_busy      ; 0011  ; Unsigned Binary               ;
; READ_CH1       ; 0100  ; Unsigned Binary               ;
; READ_CH2       ; 0101  ; Unsigned Binary               ;
; READ_CH3       ; 0110  ; Unsigned Binary               ;
; READ_CH4       ; 0111  ; Unsigned Binary               ;
; READ_CH5       ; 1000  ; Unsigned Binary               ;
; READ_CH6       ; 1001  ; Unsigned Binary               ;
; READ_CH7       ; 1010  ; Unsigned Binary               ;
; READ_CH8       ; 1011  ; Unsigned Binary               ;
; READ_DONE      ; 1100  ; Unsigned Binary               ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u3|uarttx:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; paritymode     ; 0     ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|altshift_taps:ch8_vol_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                ;
; WIDTH          ; 32             ; Untyped                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_a6m ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult7         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult6         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult5         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult4         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult3         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult2         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult1         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u2|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                  ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 1                                       ;
; Entity Instance            ; volt_cal:u2|altshift_taps:ch8_vol_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                       ;
;     -- TAP_DISTANCE        ; 3                                       ;
;     -- WIDTH               ; 32                                      ;
+----------------------------+-----------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 8                          ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:u3|uarttx:u1"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd8_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd7_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd6_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd5_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd4_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd3_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd2_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volt_cal:u2|bcd:bcd1_ist"                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "hex[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "ad7606:u1"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; rst_n ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 05 14:51:00 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad706_test -c ad706_test
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file rtl/volt_cal.v
    Info: Found entity 1: volt_cal
Info: Found 1 design units, including 1 entities, in source file rtl/uarttx.v
    Info: Found entity 1: uarttx
Info: Found 1 design units, including 1 entities, in source file rtl/uart.v
    Info: Found entity 1: uart
Info: Found 1 design units, including 1 entities, in source file rtl/clkdiv.v
    Info: Found entity 1: clkdiv
Info: Found 1 design units, including 1 entities, in source file rtl/bcd.v
    Info: Found entity 1: bcd
Info: Found 1 design units, including 1 entities, in source file rtl/ad7606.v
    Info: Found entity 1: ad7606
Info: Found 1 design units, including 1 entities, in source file rtl/ad706_test.v
    Info: Found entity 1: ad706_test
Warning (10236): Verilog HDL Implicit Net warning at uart.v(242): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at uart.v(250): created implicit net for "idle"
Info: Elaborating entity "ad706_test" for the top level hierarchy
Info: Elaborating entity "ad7606" for hierarchy "ad7606:u1"
Warning (10230): Verilog HDL assignment warning at ad7606.v(57): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "volt_cal" for hierarchy "volt_cal:u2"
Info: Elaborating entity "bcd" for hierarchy "volt_cal:u2|bcd:bcd1_ist"
Info: Elaborating entity "uart" for hierarchy "uart:u3"
Warning (10235): Verilog HDL Always Construct warning at uart.v(38): variable "uart_stat" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(43): variable "ch1_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(44): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(44): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(46): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(47): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(48): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(48): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(49): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(49): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(58): variable "ch2_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(59): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(61): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(61): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(62): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(63): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(64): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(73): variable "ch3_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(74): variable "ch3_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(74): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(76): variable "ch3_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(76): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(77): variable "ch3_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(77): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(78): variable "ch3_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(78): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(79): variable "ch3_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(79): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(88): variable "ch4_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(89): variable "ch4_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(89): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(91): variable "ch4_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(92): variable "ch4_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(93): variable "ch4_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(94): variable "ch4_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(103): variable "ch5_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(104): variable "ch5_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(104): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(106): variable "ch5_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(107): variable "ch5_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(108): variable "ch5_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(109): variable "ch5_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(118): variable "ch6_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(119): variable "ch6_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(119): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(121): variable "ch6_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(121): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(122): variable "ch6_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(122): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(123): variable "ch6_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(123): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(124): variable "ch6_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(124): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(133): variable "ch7_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(134): variable "ch7_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(134): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(136): variable "ch7_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(137): variable "ch7_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(137): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(138): variable "ch7_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(138): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(139): variable "ch7_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(148): variable "ch8_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart.v(149): variable "ch8_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(149): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(151): variable "ch8_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(151): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(152): variable "ch8_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(152): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(153): variable "ch8_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(153): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart.v(154): variable "ch8_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at uart.v(154): truncated value with size 32 to match size of target (8)
Info (10041): Inferred latch for "uart_ad[0][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[0][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[1][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[2][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[3][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[4][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[5][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[6][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[7][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[8][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[9][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[10][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[11][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[12][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[13][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[14][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[15][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[16][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[17][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[18][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[19][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[20][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[21][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[22][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[23][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[24][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[25][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[26][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[27][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[28][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[29][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[30][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[31][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[32][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[33][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[34][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[35][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[36][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[37][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[38][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[39][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[40][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[41][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[42][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[43][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[44][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[45][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[46][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[47][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[48][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[49][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[50][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[51][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[52][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[53][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[54][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[55][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[56][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[57][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[58][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[59][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[60][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[61][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[62][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[63][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[64][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[65][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[66][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[67][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[68][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[69][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[70][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[71][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[72][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[73][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[74][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[75][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[76][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[77][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[78][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[79][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[80][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[81][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[82][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[83][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[84][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[85][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[86][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[87][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[88][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[89][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[90][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[91][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[92][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[93][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[94][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[95][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[96][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[97][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[98][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[99][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[100][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[101][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[102][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[103][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[104][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[105][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[106][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[107][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[108][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[109][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[110][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[111][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[112][7]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][0]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][1]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][2]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][3]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][4]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][5]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][6]" at uart.v(36)
Info (10041): Inferred latch for "uart_ad[113][7]" at uart.v(36)
Info: Elaborating entity "clkdiv" for hierarchy "uart:u3|clkdiv:u0"
Info: Elaborating entity "uarttx" for hierarchy "uart:u3|uarttx:u1"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "volt_cal:u2|ch8_vol_rtl_0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 32
Info: Inferred 8 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult7"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u2|Mult0"
Info: Elaborated megafunction instantiation "volt_cal:u2|altshift_taps:ch8_vol_rtl_0"
Info: Instantiated megafunction "volt_cal:u2|altshift_taps:ch8_vol_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "32"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf
    Info: Found entity 1: shift_taps_a6m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf
    Info: Found entity 1: altsyncram_vk31
Info: Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info: Found entity 1: add_sub_24e
Info: Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info: Found entity 1: cntr_6pf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info: Found entity 1: cmpr_ogc
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Info: Instantiated megafunction "volt_cal:u2|lpm_mult:Mult7" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7|multcore:mult_core", which is child of megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info: Found entity 1: add_sub_kgh
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info: Found entity 1: add_sub_ogh
Info: Elaborated megafunction instantiation "volt_cal:u2|lpm_mult:Mult7|altshift:external_latency_ffs", which is child of megafunction instantiation "volt_cal:u2|lpm_mult:Mult7"
Warning: 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad_os[0]" is stuck at GND
    Warning (13410): Pin "ad_os[1]" is stuck at GND
    Warning (13410): Pin "ad_os[2]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "uart:u3|uart_stat~7" lost all its fanouts during netlist optimizations.
    Info: Register "ad7606:u1|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "ad7606:u1|state~16" lost all its fanouts during netlist optimizations.
    Info: Register "ad7606:u1|state~17" lost all its fanouts during netlist optimizations.
    Info: Register "ad7606:u1|state~18" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "first_data"
    Warning (15610): No output dependent on input pin "rx"
Info: Implemented 3540 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 8 output pins
    Info: Implemented 3480 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Thu May 05 14:51:11 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


