#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f0f86c330 .scope module, "ClkDiv_tb" "ClkDiv_tb" 2 3;
 .timescale -9 -12;
P_0000021f0f85cfd0 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000000001010>;
v0000021f0f8ccdb0_0 .var "i_clk_en_tb", 0 0;
v0000021f0f8cc9f0_0 .var "i_div_ratio_tb", 7 0;
v0000021f0f8cb190_0 .var "i_ref_clk_tb", 0 0;
v0000021f0f8cbd70_0 .var "i_rst_n_tb", 0 0;
v0000021f0f8cca90_0 .net "o_div_clk_tb", 0 0, v0000021f0f8cc770_0;  1 drivers
E_0000021f0f85ce90 .event negedge, v0000021f0f8cb550_0;
S_0000021f0f86c4c0 .scope module, "CD" "ClkDiv" 2 97, 3 1 0, S_0000021f0f86c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_0000021f0f873760 .functor BUFZ 1, v0000021f0f8cc770_0, C4<0>, C4<0>, C4<0>;
L_0000021f0f8731b0 .functor AND 1, v0000021f0f8ccdb0_0, L_0000021f0f8ccc70, C4<1>, C4<1>;
L_0000021f0f872b90 .functor AND 1, L_0000021f0f8731b0, L_0000021f0f8cc450, C4<1>, C4<1>;
v0000021f0f85e820_0 .net *"_ivl_10", 31 0, L_0000021f0f8cc4f0;  1 drivers
v0000021f0f85e640_0 .net *"_ivl_12", 30 0, L_0000021f0f8cc590;  1 drivers
L_0000021f0f8ce158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f0f85e780_0 .net *"_ivl_14", 0 0, L_0000021f0f8ce158;  1 drivers
L_0000021f0f8ce1a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f0f85ec80_0 .net/2u *"_ivl_16", 31 0, L_0000021f0f8ce1a0;  1 drivers
v0000021f0f85eb40_0 .net *"_ivl_18", 31 0, L_0000021f0f8ccef0;  1 drivers
v0000021f0f85e140_0 .net *"_ivl_2", 6 0, L_0000021f0f8ccbd0;  1 drivers
v0000021f0f85ed20_0 .net *"_ivl_26", 31 0, L_0000021f0f8cb0f0;  1 drivers
L_0000021f0f8ce1e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f0f85e6e0_0 .net *"_ivl_29", 23 0, L_0000021f0f8ce1e8;  1 drivers
L_0000021f0f8ce230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f0f85e8c0_0 .net/2u *"_ivl_30", 31 0, L_0000021f0f8ce230;  1 drivers
v0000021f0f85e960_0 .net *"_ivl_32", 0 0, L_0000021f0f8ccc70;  1 drivers
v0000021f0f85e0a0_0 .net *"_ivl_35", 0 0, L_0000021f0f8731b0;  1 drivers
v0000021f0f85ea00_0 .net *"_ivl_36", 31 0, L_0000021f0f8cbff0;  1 drivers
L_0000021f0f8ce278 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f0f85ee60_0 .net *"_ivl_39", 23 0, L_0000021f0f8ce278;  1 drivers
L_0000021f0f8ce0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f0f85edc0_0 .net *"_ivl_4", 0 0, L_0000021f0f8ce0c8;  1 drivers
L_0000021f0f8ce2c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f0f85e3c0_0 .net/2u *"_ivl_40", 31 0, L_0000021f0f8ce2c0;  1 drivers
v0000021f0f85eaa0_0 .net *"_ivl_42", 0 0, L_0000021f0f8cc450;  1 drivers
v0000021f0f85ef00_0 .net *"_ivl_6", 31 0, L_0000021f0f8cce50;  1 drivers
L_0000021f0f8ce110 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f0f85ebe0_0 .net *"_ivl_9", 23 0, L_0000021f0f8ce110;  1 drivers
v0000021f0f85efa0_0 .net "clk_divider_en", 0 0, L_0000021f0f872b90;  1 drivers
v0000021f0f85e1e0_0 .var "counter_even", 7 0;
v0000021f0f85e460_0 .var "counter_odd_down", 7 0;
v0000021f0f85e280_0 .var "counter_odd_up", 7 0;
v0000021f0f85e500_0 .net "flag", 0 0, L_0000021f0f873760;  1 drivers
v0000021f0f85e5a0_0 .net "half_period", 7 0, L_0000021f0f8cb230;  1 drivers
v0000021f0f8cc810_0 .net "half_period_plus_1", 7 0, L_0000021f0f8cb2d0;  1 drivers
v0000021f0f8cc950_0 .net "i_clk_en", 0 0, v0000021f0f8ccdb0_0;  1 drivers
v0000021f0f8ccd10_0 .net "i_div_ratio", 7 0, v0000021f0f8cc9f0_0;  1 drivers
v0000021f0f8cb550_0 .net "i_ref_clk", 0 0, v0000021f0f8cb190_0;  1 drivers
v0000021f0f8cbe10_0 .net "i_rst_n", 0 0, v0000021f0f8cbd70_0;  1 drivers
v0000021f0f8cc770_0 .var "o_div_clk", 0 0;
v0000021f0f8cc3b0_0 .net "odd", 0 0, L_0000021f0f8ccf90;  1 drivers
E_0000021f0f85d590 .event anyedge, v0000021f0f8cb550_0;
E_0000021f0f85d8d0/0 .event negedge, v0000021f0f8cbe10_0;
E_0000021f0f85d8d0/1 .event posedge, v0000021f0f8cb550_0;
E_0000021f0f85d8d0 .event/or E_0000021f0f85d8d0/0, E_0000021f0f85d8d0/1;
L_0000021f0f8ccbd0 .part v0000021f0f8cc9f0_0, 1, 7;
L_0000021f0f8cb230 .concat [ 7 1 0 0], L_0000021f0f8ccbd0, L_0000021f0f8ce0c8;
L_0000021f0f8cce50 .concat [ 8 24 0 0], v0000021f0f8cc9f0_0, L_0000021f0f8ce110;
L_0000021f0f8cc590 .part L_0000021f0f8cce50, 1, 31;
L_0000021f0f8cc4f0 .concat [ 31 1 0 0], L_0000021f0f8cc590, L_0000021f0f8ce158;
L_0000021f0f8ccef0 .arith/sum 32, L_0000021f0f8cc4f0, L_0000021f0f8ce1a0;
L_0000021f0f8cb2d0 .part L_0000021f0f8ccef0, 0, 8;
L_0000021f0f8ccf90 .part v0000021f0f8cc9f0_0, 0, 1;
L_0000021f0f8cb0f0 .concat [ 8 24 0 0], v0000021f0f8cc9f0_0, L_0000021f0f8ce1e8;
L_0000021f0f8ccc70 .cmp/ne 32, L_0000021f0f8cb0f0, L_0000021f0f8ce230;
L_0000021f0f8cbff0 .concat [ 8 24 0 0], v0000021f0f8cc9f0_0, L_0000021f0f8ce278;
L_0000021f0f8cc450 .cmp/ne 32, L_0000021f0f8cbff0, L_0000021f0f8ce2c0;
S_0000021f0f860e80 .scope task, "do_operation" "do_operation" 2 89, 2 89 0, S_0000021f0f86c330;
 .timescale -9 -12;
v0000021f0f8cc130_0 .var "clock_enable", 0 0;
v0000021f0f8cb690_0 .var "division_ratio", 7 0;
TD_ClkDiv_tb.do_operation ;
    %load/vec4 v0000021f0f8cc130_0;
    %store/vec4 v0000021f0f8ccdb0_0, 0, 1;
    %load/vec4 v0000021f0f8cb690_0;
    %store/vec4 v0000021f0f8cc9f0_0, 0, 8;
    %end;
S_0000021f0f861010 .scope task, "initialization" "initialization" 2 72, 2 72 0, S_0000021f0f86c330;
 .timescale -9 -12;
TD_ClkDiv_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f0f8cb190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8ccdb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021f0f8cc9f0_0, 0, 8;
    %end;
S_0000021f0f8611a0 .scope task, "reset" "reset" 2 80, 2 80 0, S_0000021f0f86c330;
 .timescale -9 -12;
TD_ClkDiv_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f0f8cbd70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cbd70_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0000021f0f86c4c0;
T_3 ;
    %wait E_0000021f0f85d8d0;
    %load/vec4 v0000021f0f8cbe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f0f85e1e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f0f85e460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f0f85e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f0f8cc770_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021f0f85efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000021f0f8cc3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021f0f85e1e0_0;
    %pad/u 32;
    %load/vec4 v0000021f0f85e5a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f0f85e1e0_0, 0;
    %load/vec4 v0000021f0f8cc770_0;
    %inv;
    %assign/vec4 v0000021f0f8cc770_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000021f0f85e1e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f0f85e1e0_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000021f0f8cc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0000021f0f85e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000021f0f85e280_0;
    %pad/u 32;
    %load/vec4 v0000021f0f85e5a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f0f85e280_0, 0;
    %load/vec4 v0000021f0f8cc770_0;
    %inv;
    %assign/vec4 v0000021f0f8cc770_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000021f0f85e280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f0f85e280_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000021f0f85e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0000021f0f85e460_0;
    %pad/u 32;
    %load/vec4 v0000021f0f8cc810_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f0f85e460_0, 0;
    %load/vec4 v0000021f0f8cc770_0;
    %inv;
    %assign/vec4 v0000021f0f8cc770_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000021f0f85e460_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f0f85e460_0, 0;
T_3.17 ;
T_3.14 ;
T_3.11 ;
T_3.8 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021f0f86c4c0;
T_4 ;
    %wait E_0000021f0f85d590;
    %load/vec4 v0000021f0f85efa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_4.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021f0f8cc950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_4.2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000021f0f8cb550_0;
    %store/vec4 v0000021f0f8cc770_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021f0f86c330;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f0f8cb190_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cb190_0, 0, 1;
    %delay 5000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021f0f86c330;
T_6 ;
    %vpi_call 2 24 "$dumpfile", "CLK_DIV.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %fork TD_ClkDiv_tb.initialization, S_0000021f0f861010;
    %join;
    %fork TD_ClkDiv_tb.reset, S_0000021f0f8611a0;
    %join;
    %vpi_call 2 30 "$display", "Test case 1: trying to divide by (0) " {0 0 0};
    %wait E_0000021f0f85ce90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cc130_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021f0f8cb690_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_0000021f0f860e80;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 38 "$display", "Test case 2: trying to divide by (1) " {0 0 0};
    %wait E_0000021f0f85ce90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cc130_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021f0f8cb690_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_0000021f0f860e80;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 44 "$display", "Test case 3: trying to divide by an even number (2) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cc130_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021f0f8cb690_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_0000021f0f860e80;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 51 "$display", "Test case 4: trying to divide by an even number (8) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cc130_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000021f0f8cb690_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_0000021f0f860e80;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 57 "$display", "Test case 5: trying to divide by an odd number number (7) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cc130_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000021f0f8cb690_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_0000021f0f860e80;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 62 "$display", "Test case 6: trying to divide by an odd number number (9) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f0f8cc130_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000021f0f8cb690_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_0000021f0f860e80;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ClkDiv_tb.v";
    "./ClkDiv.v";
