# Simulated_Digital_Machine_Verilog
The purpose of this project is to use a digital simulation tool Model-Sim to create a digital machine that supports the class' custom instruction set that implements both an Arithmetic and Logic Unit as well as a Register File at a gate level.
