INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/OneDrive/Escritorio/steel_spx/steel_spx.srcs/sources_1/new/riscv_steel_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_steel_core
INFO: [VRFC 10-311] analyzing module rv32i_alu
INFO: [VRFC 10-311] analyzing module branch_decision
INFO: [VRFC 10-311] analyzing module imm_generator
INFO: [VRFC 10-311] analyzing module data_fetch_store_unit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module load_unit
INFO: [VRFC 10-311] analyzing module csr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/OneDrive/Escritorio/steel_spx/steel_spx.srcs/sources_1/new/steel_spx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steel_spx
INFO: [VRFC 10-311] analyzing module memory_mapper
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/OneDrive/Escritorio/steel_spx/steel_spx.srcs/sources_1/new/test_spx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spx
