# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/gpio.vhd" \
"../../../../lab5.srcs/sources_1/new/sevenSeg.vhd" \
"../../../../lab5.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
