==27760== Cachegrind, a cache and branch-prediction profiler
==27760== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27760== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27760== Command: ./mser .
==27760== 
--27760-- warning: L3 cache found, using its data for the LL simulation.
--27760-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27760-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27760== 
==27760== Process terminating with default action of signal 15 (SIGTERM)
==27760==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27760==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27760== 
==27760== I   refs:      2,069,390,489
==27760== I1  misses:            1,229
==27760== LLi misses:            1,206
==27760== I1  miss rate:          0.00%
==27760== LLi miss rate:          0.00%
==27760== 
==27760== D   refs:        844,319,329  (571,297,944 rd   + 273,021,385 wr)
==27760== D1  misses:        4,270,044  (  2,994,165 rd   +   1,275,879 wr)
==27760== LLd misses:        1,864,086  (    657,637 rd   +   1,206,449 wr)
==27760== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27760== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27760== 
==27760== LL refs:           4,271,273  (  2,995,394 rd   +   1,275,879 wr)
==27760== LL misses:         1,865,292  (    658,843 rd   +   1,206,449 wr)
==27760== LL miss rate:            0.1% (        0.0%     +         0.4%  )
