

================================================================
== Vitis HLS Report for 'avgB'
================================================================
* Date:           Fri Jun 28 16:03:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.310 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2|  16.000 ns|  16.000 ns|    2|    2|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ps_2_load = load i3 %ps_2" [../mpd_data_processor.cpp:143]   --->   Operation 4 'load' 'ps_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.46ns)   --->   "%switch_ln143 = switch i3 %ps_2_load, void %avgB.exit, i3 1, void %sw.bb.i, i3 2, void %sw.bb51.i, i3 3, void %sw.bb63.i, i3 4, void %sw.bb81.i" [../mpd_data_processor.cpp:143]   --->   Operation 5 'switch' 'switch_ln143' <Predicate = true> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_32_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i13P0A, i13 %s_avgASamples, i32 1" [../mpd_data_processor.cpp:194]   --->   Operation 6 'nbreadreq' 'tmp_32_i' <Predicate = (ps_2_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %tmp_32_i, void %if.end80.i, void %if.then65.i" [../mpd_data_processor.cpp:194]   --->   Operation 7 'br' 'br_ln194' <Predicate = (ps_2_load == 3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%apv_id_2_load = load i4 %apv_id_2" [../mpd_data_processor.cpp:199]   --->   Operation 8 'load' 'apv_id_2_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %apv_id_2_load, i7 0" [../mpd_data_processor.cpp:199]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [../mpd_data_processor.cpp:199]   --->   Operation 10 'load' 'n_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i8 %n_load" [../mpd_data_processor.cpp:199]   --->   Operation 11 'zext' 'zext_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%add_ln199_1 = add i11 %tmp, i11 %zext_ln199" [../mpd_data_processor.cpp:199]   --->   Operation 12 'add' 'add_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i11 %add_ln199_1" [../mpd_data_processor.cpp:199]   --->   Operation 13 'zext' 'zext_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_apvThrB_addr = getelementptr i13 %m_apvThrB, i64 0, i64 %zext_ln199_1" [../mpd_data_processor.cpp:199]   --->   Operation 14 'getelementptr' 'm_apvThrB_addr' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.03ns)   --->   "%m_apvThrB_load = load i11 %m_apvThrB_addr" [../mpd_data_processor.cpp:199]   --->   Operation 15 'load' 'm_apvThrB_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i_41 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgAHeader, i32 1" [../mpd_data_processor.cpp:180]   --->   Operation 16 'nbreadreq' 'tmp_i_41' <Predicate = (ps_2_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %tmp_i_41, void %if.end62.i, void %if.then53.i" [../mpd_data_processor.cpp:180]   --->   Operation 17 'br' 'br_ln180' <Predicate = (ps_2_load == 2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgAHeader, i32 1" [../mpd_data_processor.cpp:146]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (ps_2_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp_i, void %if.end50.i, void %if.then.i" [../mpd_data_processor.cpp:146]   --->   Operation 19 'br' 'br_ln146' <Predicate = (ps_2_load == 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 20 [1/1] (0.81ns)   --->   "%store_ln213 = store i3 1, i3 %ps_2" [../mpd_data_processor.cpp:213]   --->   Operation 20 'store' 'store_ln213' <Predicate = (ps_2_load == 4)> <Delay = 0.81>
ST_2 : Operation 21 [1/1] (2.65ns)   --->   "%sample_data = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %s_avgASamples" [../mpd_data_processor.cpp:196]   --->   Operation 21 'read' 'sample_data' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_2 : Operation 22 [1/1] (2.65ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgBSamplesOut, i13 %sample_data" [../mpd_data_processor.cpp:197]   --->   Operation 22 'write' 'write_ln197' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/2] (2.03ns)   --->   "%m_apvThrB_load = load i11 %m_apvThrB_addr" [../mpd_data_processor.cpp:199]   --->   Operation 23 'load' 'm_apvThrB_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_2 : Operation 24 [1/1] (1.46ns)   --->   "%add_ln206 = add i8 %n_load, i8 1" [../mpd_data_processor.cpp:206]   --->   Operation 24 'add' 'add_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.62ns)   --->   "%store_ln206 = store i8 %add_ln206, i8 %n" [../mpd_data_processor.cpp:206]   --->   Operation 25 'store' 'store_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.62>
ST_2 : Operation 26 [1/1] (1.46ns)   --->   "%icmp_ln206 = icmp_eq  i8 %n_load, i8 127" [../mpd_data_processor.cpp:206]   --->   Operation 26 'icmp' 'icmp_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %if.end79.i, void %if.then78.i" [../mpd_data_processor.cpp:206]   --->   Operation 27 'br' 'br_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.81ns)   --->   "%store_ln207 = store i3 4, i3 %ps_2" [../mpd_data_processor.cpp:207]   --->   Operation 28 'store' 'store_ln207' <Predicate = (ps_2_load == 3 & tmp_32_i & icmp_ln206)> <Delay = 0.81>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln207 = br void %if.end79.i" [../mpd_data_processor.cpp:207]   --->   Operation 29 'br' 'br_ln207' <Predicate = (ps_2_load == 3 & tmp_32_i & icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.65ns)   --->   "%s_avgAHeader_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader" [../mpd_data_processor.cpp:182]   --->   Operation 30 'read' 's_avgAHeader_read_1' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%avg_header_avg = trunc i32 %s_avgAHeader_read_1" [../mpd_data_processor.cpp:182]   --->   Operation 31 'trunc' 'avg_header_avg' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%avg_header_tag_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgAHeader_read_1, i32 16" [../mpd_data_processor.cpp:182]   --->   Operation 32 'bitselect' 'avg_header_tag_1' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%br_ln183 = br i1 %avg_header_tag_1, void %if.else59.i, void %if.end61.i" [../mpd_data_processor.cpp:183]   --->   Operation 33 'br' 'br_ln183' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.62>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln187 = store i13 %avg_header_avg, i13 %avg" [../mpd_data_processor.cpp:187]   --->   Operation 34 'store' 'store_ln187' <Predicate = (ps_2_load == 2 & tmp_i_41 & !avg_header_tag_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%br_ln0 = br void %if.end61.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (ps_2_load == 2 & tmp_i_41 & !avg_header_tag_1)> <Delay = 0.62>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%storemerge_i = phi i3 3, void %if.else59.i, i3 5, void %if.then53.i"   --->   Operation 36 'phi' 'storemerge_i' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.81ns)   --->   "%store_ln184 = store i3 %storemerge_i, i3 %ps_2" [../mpd_data_processor.cpp:184]   --->   Operation 37 'store' 'store_ln184' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln190 = br void %if.end62.i" [../mpd_data_processor.cpp:190]   --->   Operation 38 'br' 'br_ln190' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.65ns)   --->   "%s_avgAHeader_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader" [../mpd_data_processor.cpp:148]   --->   Operation 39 'read' 's_avgAHeader_read' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%avg_header_tag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgAHeader_read, i32 16" [../mpd_data_processor.cpp:148]   --->   Operation 40 'bitselect' 'avg_header_tag' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %avg_header_tag, void %if.else48.i, void %land.rhs.i" [../mpd_data_processor.cpp:149]   --->   Operation 41 'br' 'br_ln149' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i32 %s_avgAHeader_read" [../mpd_data_processor.cpp:149]   --->   Operation 42 'trunc' 'trunc_ln149' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.46ns)   --->   "%switch_ln149 = switch i2 %trunc_ln149, void %if.else48.i, i2 1, void %if.then15.i, i2 2, void %if.then44.i" [../mpd_data_processor.cpp:149]   --->   Operation 43 'switch' 'switch_ln149' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag)> <Delay = 1.46>
ST_2 : Operation 44 [1/1] (0.62ns)   --->   "%store_ln171 = store i1 1, i1 %avg_pre_header_tag_1" [../mpd_data_processor.cpp:171]   --->   Operation 44 'store' 'store_ln171' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.62>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %s_avgAHeader_read, i32 2, i32 5" [../mpd_data_processor.cpp:151]   --->   Operation 45 'partselect' 'tmp_34_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln151 = store i4 %tmp_34_i, i4 %apv_id_2" [../mpd_data_processor.cpp:151]   --->   Operation 46 'store' 'store_ln151' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.62ns)   --->   "%store_ln162 = store i1 0, i1 %avg_pre_header_tag_1" [../mpd_data_processor.cpp:162]   --->   Operation 47 'store' 'store_ln162' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.62>
ST_2 : Operation 48 [1/1] (0.62ns)   --->   "%store_ln164 = store i8 0, i8 %n" [../mpd_data_processor.cpp:164]   --->   Operation 48 'store' 'store_ln164' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.62>
ST_2 : Operation 49 [1/1] (0.81ns)   --->   "%store_ln166 = store i3 2, i3 %ps_2" [../mpd_data_processor.cpp:166]   --->   Operation 49 'store' 'store_ln166' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.81>
ST_2 : Operation 50 [1/1] (0.81ns)   --->   "%store_ln175 = store i3 5, i3 %ps_2" [../mpd_data_processor.cpp:175]   --->   Operation 50 'store' 'store_ln175' <Predicate = (ps_2_load == 1 & tmp_i & trunc_ln149 != 1 & trunc_ln149 != 2) | (ps_2_load == 1 & tmp_i & !avg_header_tag)> <Delay = 0.81>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (ps_2_load == 1 & tmp_i & trunc_ln149 != 1 & trunc_ln149 != 2) | (ps_2_load == 1 & tmp_i & !avg_header_tag)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThrB, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:143]   --->   Operation 69 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_1_load = load i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:154]   --->   Operation 70 'load' 'avg_pre_header_sum_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_1_load = load i8 %avg_pre_header_cnt_1" [../mpd_data_processor.cpp:158]   --->   Operation 71 'load' 'avg_pre_header_cnt_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_1_load = load i1 %avg_pre_header_tag_1" [../mpd_data_processor.cpp:212]   --->   Operation 72 'load' 'avg_pre_header_tag_1_load' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 %avg_pre_header_tag_1_load, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %avg_pre_header_sum_1_load" [../mpd_data_processor.cpp:212]   --->   Operation 73 'bitconcatenate' 'tmp_18_i' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i41 %tmp_18_i" [../mpd_data_processor.cpp:212]   --->   Operation 74 'zext' 'zext_ln212' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.65ns)   --->   "%write_ln212 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln212" [../mpd_data_processor.cpp:212]   --->   Operation 75 'write' 'write_ln212' <Predicate = (ps_2_load == 4)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln214 = br void %avgB.exit" [../mpd_data_processor.cpp:214]   --->   Operation 76 'br' 'br_ln214' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %m_apvThrB_load" [../mpd_data_processor.cpp:199]   --->   Operation 77 'sext' 'sext_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%avg_load = load i13 %avg" [../mpd_data_processor.cpp:199]   --->   Operation 78 'load' 'avg_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %avg_load" [../mpd_data_processor.cpp:199]   --->   Operation 79 'sext' 'sext_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.62ns)   --->   "%add_ln199 = add i14 %sext_ln199_1, i14 %sext_ln199" [../mpd_data_processor.cpp:199]   --->   Operation 80 'add' 'add_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln199, i32 13" [../mpd_data_processor.cpp:199]   --->   Operation 81 'bitselect' 'tmp_22' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.62ns)   --->   "%thr = add i13 %avg_load, i13 %m_apvThrB_load" [../mpd_data_processor.cpp:199]   --->   Operation 82 'add' 'thr' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %thr, i32 12" [../mpd_data_processor.cpp:199]   --->   Operation 83 'bitselect' 'tmp_23' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%xor_ln199 = xor i1 %tmp_22, i1 1" [../mpd_data_processor.cpp:199]   --->   Operation 84 'xor' 'xor_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%and_ln199 = and i1 %tmp_23, i1 %xor_ln199" [../mpd_data_processor.cpp:199]   --->   Operation 85 'and' 'and_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%xor_ln199_1 = xor i1 %tmp_22, i1 %tmp_23" [../mpd_data_processor.cpp:199]   --->   Operation 86 'xor' 'xor_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%select_ln199 = select i1 %and_ln199, i13 4095, i13 4096" [../mpd_data_processor.cpp:199]   --->   Operation 87 'select' 'select_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%thr_1 = select i1 %xor_ln199_1, i13 %select_ln199, i13 %thr" [../mpd_data_processor.cpp:199]   --->   Operation 88 'select' 'thr_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.62ns) (out node of the LUT)   --->   "%icmp_ln200 = icmp_sgt  i13 %sample_data, i13 %thr_1" [../mpd_data_processor.cpp:200]   --->   Operation 89 'icmp' 'icmp_ln200' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %if.then71.i, void %if.end75.i" [../mpd_data_processor.cpp:200]   --->   Operation 90 'br' 'br_ln200' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i13 %sample_data" [../mpd_data_processor.cpp:202]   --->   Operation 91 'sext' 'sext_ln202' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.70ns)   --->   "%add_ln202 = add i20 %avg_pre_header_sum_1_load, i20 %sext_ln202" [../mpd_data_processor.cpp:202]   --->   Operation 92 'add' 'add_ln202' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln202 = store i20 %add_ln202, i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:202]   --->   Operation 93 'store' 'store_ln202' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.69>
ST_3 : Operation 94 [1/1] (1.46ns)   --->   "%add_ln203 = add i8 %avg_pre_header_cnt_1_load, i8 1" [../mpd_data_processor.cpp:203]   --->   Operation 94 'add' 'add_ln203' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.62ns)   --->   "%store_ln203 = store i8 %add_ln203, i8 %avg_pre_header_cnt_1" [../mpd_data_processor.cpp:203]   --->   Operation 95 'store' 'store_ln203' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.62>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln204 = br void %if.end75.i" [../mpd_data_processor.cpp:204]   --->   Operation 96 'br' 'br_ln204' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln208 = br void %if.end80.i" [../mpd_data_processor.cpp:208]   --->   Operation 97 'br' 'br_ln208' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln209 = br void %avgB.exit" [../mpd_data_processor.cpp:209]   --->   Operation 98 'br' 'br_ln209' <Predicate = (ps_2_load == 3)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln191 = br void %avgB.exit" [../mpd_data_processor.cpp:191]   --->   Operation 99 'br' 'br_ln191' <Predicate = (ps_2_load == 2)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_36_i = partset i20 @_ssdm_op_PartSet.i20.i20.i2.i32.i32, i20 %avg_pre_header_sum_1_load, i2 2, i32 0, i32 1" [../mpd_data_processor.cpp:170]   --->   Operation 100 'partset' 'tmp_36_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln170 = store i20 %tmp_36_i, i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:170]   --->   Operation 101 'store' 'store_ln170' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.69>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln172_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %tmp_36_i" [../mpd_data_processor.cpp:172]   --->   Operation 102 'bitconcatenate' 'zext_ln172_cast' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i41 %zext_ln172_cast" [../mpd_data_processor.cpp:172]   --->   Operation 103 'zext' 'zext_ln172' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.65ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln172" [../mpd_data_processor.cpp:172]   --->   Operation 104 'write' 'write_ln172' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln173 = br void %if.end.i" [../mpd_data_processor.cpp:173]   --->   Operation 105 'br' 'br_ln173' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19_i = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %s_avgAHeader_read, i32 2, i32 10" [../mpd_data_processor.cpp:156]   --->   Operation 106 'partselect' 'tmp_19_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_19_i, i2 1" [../mpd_data_processor.cpp:156]   --->   Operation 107 'bitconcatenate' 'tmp_20_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_35_i = partset i20 @_ssdm_op_PartSet.i20.i20.i11.i32.i32, i20 %avg_pre_header_sum_1_load, i11 %tmp_20_i, i32 0, i32 10" [../mpd_data_processor.cpp:156]   --->   Operation 108 'partset' 'tmp_35_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln158_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %tmp_35_i" [../mpd_data_processor.cpp:158]   --->   Operation 109 'bitconcatenate' 'zext_ln158_cast' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i41 %zext_ln158_cast" [../mpd_data_processor.cpp:158]   --->   Operation 110 'zext' 'zext_ln158' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.65ns)   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln158" [../mpd_data_processor.cpp:158]   --->   Operation 111 'write' 'write_ln158' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 112 [1/1] (0.69ns)   --->   "%store_ln160 = store i20 0, i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:160]   --->   Operation 112 'store' 'store_ln160' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.69>
ST_3 : Operation 113 [1/1] (0.62ns)   --->   "%store_ln161 = store i8 0, i8 %avg_pre_header_cnt_1" [../mpd_data_processor.cpp:161]   --->   Operation 113 'store' 'store_ln161' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.62>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln167 = br void %if.end49.i" [../mpd_data_processor.cpp:167]   --->   Operation 114 'br' 'br_ln167' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end49.i"   --->   Operation 115 'br' 'br_ln0' <Predicate = (ps_2_load == 1 & tmp_i & trunc_ln149 != 1) | (ps_2_load == 1 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln176 = br void %if.end50.i" [../mpd_data_processor.cpp:176]   --->   Operation 116 'br' 'br_ln176' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln177 = br void %avgB.exit" [../mpd_data_processor.cpp:177]   --->   Operation 117 'br' 'br_ln177' <Predicate = (ps_2_load == 1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 1.000ns.

 <State 1>: 3.594ns
The critical path consists of the following:
	'load' operation ('apv_id_2_load', ../mpd_data_processor.cpp:199) on static variable 'apv_id_2' [48]  (0.000 ns)
	'add' operation ('add_ln199_1', ../mpd_data_processor.cpp:199) [52]  (1.558 ns)
	'getelementptr' operation ('m_apvThrB_addr', ../mpd_data_processor.cpp:199) [54]  (0.000 ns)
	'load' operation ('m_apvThrB_load', ../mpd_data_processor.cpp:199) on array 'm_apvThrB' [55]  (2.036 ns)

 <State 2>: 5.310ns
The critical path consists of the following:
	fifo read operation ('sample_data', ../mpd_data_processor.cpp:196) on port 's_avgASamples' (../mpd_data_processor.cpp:196) [46]  (2.655 ns)
	fifo write operation ('write_ln197', ../mpd_data_processor.cpp:197) on port 's_avgBSamplesOut' (../mpd_data_processor.cpp:197) [47]  (2.655 ns)

 <State 3>: 3.936ns
The critical path consists of the following:
	'add' operation ('add_ln199', ../mpd_data_processor.cpp:199) [59]  (1.623 ns)
	'xor' operation ('xor_ln199_1', ../mpd_data_processor.cpp:199) [65]  (0.000 ns)
	'select' operation ('thr', ../mpd_data_processor.cpp:199) [67]  (0.000 ns)
	'icmp' operation ('icmp_ln200', ../mpd_data_processor.cpp:200) [68]  (1.623 ns)
	blocking operation 0.690429 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
