

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
3209451277f8e469ef35eea992e408b4  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_ZH7bFK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_1fuh1s"
Running: cat _ptx_1fuh1s | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_2MTpnb
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_2MTpnb --output-file  /dev/null 2> _ptx_1fuh1sinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_1fuh1s _ptx2_2MTpnb _ptx_1fuh1sinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 530218
gpu_sim_insn = 28848876
gpu_ipc =      54.4095
gpu_tot_sim_cycle = 752368
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      38.3441
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 2050
partiton_reqs_in_parallel = 11568603
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8186
partiton_level_parallism_total  =      15.3763
partiton_reqs_in_parallel_util = 11568603
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 529207
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8603
partiton_level_parallism_util_total  =      21.8603
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       8.4033 GB/Sec
L2_BW_total  =       5.9221 GB/Sec
gpu_total_sim_rate=27037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4645, 4648, 4818, 4827, 4641, 4648, 4817, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 190418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 188971
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31837	W0_Idle:6302626	W0_Scoreboard:22440110	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 27722 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 752367 
mrq_lat_table:15124 	1078 	709 	1188 	1778 	2626 	3943 	6487 	9648 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22079 	8475 	232 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22119 	136 	26 	0 	8981 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25389 	5891 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	8036 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	6 	0 	1 	1 	2 	5 	8 	14 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]: 18.866667 18.799999 18.133333 18.133333 22.727272 22.727272 20.833334 20.833334 18.923077 18.923077 16.133333 16.133333 20.571428 20.571428 19.266666 19.266666 
dram[1]: 18.799999 18.799999 17.733334 15.647058 23.272728 23.272728 20.833334 20.833334 22.363636 22.363636 16.200001 16.200001 22.153847 20.571428 18.062500 19.200001 
dram[2]: 19.200001 19.200001 17.733334 17.733334 23.272728 23.272728 20.833334 20.833334 22.363636 22.363636 16.200001 16.200001 20.571428 20.571428 21.692308 20.142857 
dram[3]: 19.200001 19.200001 15.647058 15.647058 23.272728 23.272728 20.833334 20.833334 18.923077 18.923077 16.200001 14.294118 20.571428 20.571428 20.142857 21.692308 
dram[4]: 19.200001 19.200001 15.647058 15.647058 22.909090 22.909090 21.333334 21.333334 22.363636 18.923077 16.200001 16.200001 20.571428 20.571428 20.214285 20.214285 
dram[5]: 18.799999 18.799999 18.000000 18.000000 22.909090 22.909090 21.333334 21.333334 18.923077 18.923077 16.200001 16.200001 20.571428 20.571428 18.866667 18.866667 
dram[6]: 18.799999 18.799999 15.882353 15.882353 22.909090 22.909090 21.333334 21.333334 22.363636 18.923077 16.200001 16.200001 20.142857 20.142857 19.266666 20.642857 
dram[7]: 18.799999 18.799999 18.000000 18.000000 22.909090 22.909090 21.333334 21.333334 18.615385 18.615385 16.600000 16.600000 20.142857 20.142857 18.062500 18.062500 
dram[8]: 18.799999 18.799999 18.000000 15.882353 22.727272 22.727272 21.333334 21.333334 22.000000 18.615385 16.600000 16.600000 20.142857 20.142857 18.062500 19.266666 
dram[9]: 19.200001 19.200001 18.000000 18.000000 22.727272 22.727272 21.333334 21.333334 18.538462 18.538462 16.600000 16.600000 20.142857 17.625000 16.647058 17.687500 
dram[10]: 19.200001 19.200001 18.000000 18.000000 22.727272 22.727272 21.333334 21.333334 21.909090 18.538462 16.333334 16.333334 22.153847 20.571428 17.687500 18.866667 
average row locality = 46642/2421 = 19.265593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      27912     26735     29808     25421     29337     21980     24652     23568     33988     30440     41237     30138     32061     25056     24585     23658
dram[1]:      28010     26646     29367     24886     29189     21941     24653     23564     34004     30441     40588     30012     32050     25028     24592     23726
dram[2]:      28251     26931     29347     24875     29188     21948     24744     23657     33999     30462     40570     30005     31643     25042     24522     23575
dram[3]:      28212     26924     29561     25080     29175     21935     24752     23664     34016     30447     40183     29828     31646     25022     24524     23573
dram[4]:      28207     26909     29544     25059     28984     22127     24831     23660     34010     30459     40191     29826     31645     25024     24464     23489
dram[5]:      28326     27013     29796     25193     28985     22118     24839     23677     34009     30450     40340     29973     31640     25031     24462     23495
dram[6]:      28308     26994     29804     25197     28787     21923     24828     23672     33999     30432     40313     29958     31301     25179     24641     23665
dram[7]:      28269     27037     29802     25194     28780     21923     25526     24139     33805     30201     40511     30047     31325     25193     24650     23656
dram[8]:      28262     27024     30255     25201     28978     21899     25532     24137     33795     30189     40515     30055     31119     24987     24639     23672
dram[9]:      28430     27193     30233     25194     28971     21891     25412     24136     33954     30328     40516     30027     31110     24994     24342     23366
dram[10]:      28437     27193     30005     25198     28953     21880     25403     24148     33955     30321     41277     29807     31268     24852     24351     23361
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967154 n_act=221 n_pre=205 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.03444
n_activity=49207 dram_eff=0.6892
bk0: 760a 969308i bk1: 756a 969349i bk2: 736a 969295i bk3: 736a 969465i bk4: 692a 972068i bk5: 692a 971703i bk6: 692a 971202i bk7: 692a 970787i bk8: 664a 969857i bk9: 664a 969501i bk10: 648a 969575i bk11: 648a 969949i bk12: 768a 968245i bk13: 768a 968270i bk14: 772a 968570i bk15: 772a 969001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967160 n_act=218 n_pre=202 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.03444
n_activity=49367 dram_eff=0.6869
bk0: 756a 968567i bk1: 756a 968933i bk2: 724a 970268i bk3: 724a 969732i bk4: 704a 972114i bk5: 704a 971633i bk6: 692a 970904i bk7: 692a 970652i bk8: 664a 969398i bk9: 664a 969196i bk10: 652a 969535i bk11: 652a 969815i bk12: 768a 968434i bk13: 768a 968262i bk14: 772a 968675i bk15: 768a 969076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc0391180, atomic=0 1 entries : 0x7f9a944c4be0 :  mf: uid=643442, sid06:w00, part=2, addr=0xc0391180, load , size=128, unknown  status = IN_PARTITION_DRAM (752365), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967174 n_act=213 n_pre=197 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03444
n_activity=49059 dram_eff=0.6911
bk0: 768a 969052i bk1: 768a 968917i bk2: 724a 970808i bk3: 724a 970366i bk4: 704a 971396i bk5: 704a 971307i bk6: 692a 971161i bk7: 692a 970914i bk8: 664a 969267i bk9: 664a 969182i bk10: 652a 970402i bk11: 652a 970366i bk12: 768a 968100i bk13: 768a 968428i bk14: 756a 969554i bk15: 756a 969959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39691
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967154 n_act=223 n_pre=207 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03444
n_activity=48974 dram_eff=0.6923
bk0: 768a 969375i bk1: 768a 969263i bk2: 724a 969943i bk3: 724a 969786i bk4: 704a 971624i bk5: 704a 971429i bk6: 692a 970902i bk7: 692a 971196i bk8: 664a 969319i bk9: 664a 969244i bk10: 652a 970289i bk11: 652a 970007i bk12: 768a 967910i bk13: 768a 968735i bk14: 756a 969507i bk15: 756a 969667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967136 n_act=220 n_pre=204 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.03449
n_activity=48975 dram_eff=0.6933
bk0: 768a 968951i bk1: 768a 969527i bk2: 724a 970505i bk3: 724a 970917i bk4: 696a 971950i bk5: 696a 971345i bk6: 704a 970800i bk7: 704a 970625i bk8: 664a 969277i bk9: 664a 969010i bk10: 652a 969934i bk11: 652a 969887i bk12: 768a 968018i bk13: 768a 968282i bk14: 760a 969281i bk15: 760a 969411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967152 n_act=220 n_pre=204 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03445
n_activity=49117 dram_eff=0.6906
bk0: 756a 969327i bk1: 756a 969304i bk2: 732a 969833i bk3: 732a 969613i bk4: 696a 971887i bk5: 696a 971655i bk6: 704a 970845i bk7: 704a 970472i bk8: 664a 969153i bk9: 664a 969034i bk10: 652a 969795i bk11: 652a 969758i bk12: 768a 968256i bk13: 768a 968471i bk14: 760a 969246i bk15: 760a 969658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967150 n_act=221 n_pre=205 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03445
n_activity=49075 dram_eff=0.6912
bk0: 756a 969562i bk1: 756a 968753i bk2: 732a 969460i bk3: 732a 969405i bk4: 696a 971597i bk5: 696a 971618i bk6: 704a 970491i bk7: 704a 969888i bk8: 664a 968880i bk9: 664a 968826i bk10: 652a 969349i bk11: 652a 969253i bk12: 756a 968464i bk13: 756a 968707i bk14: 772a 968931i bk15: 772a 968929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39621
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc038f580, atomic=0 1 entries : 0x7f9a8b193ac0 :  mf: uid=643325, sid06:w10, part=7, addr=0xc038f580, load , size=128, unknown  status = IN_PARTITION_DRAM (752367), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967133 n_act=222 n_pre=206 n_req=4244 n_rd=11471 n_write=5504 bw_util=0.03448
n_activity=49180 dram_eff=0.6903
bk0: 756a 969031i bk1: 755a 968980i bk2: 732a 969564i bk3: 732a 969721i bk4: 696a 972531i bk5: 696a 971709i bk6: 704a 970780i bk7: 704a 970192i bk8: 656a 970330i bk9: 656a 969373i bk10: 664a 969022i bk11: 664a 969149i bk12: 756a 968346i bk13: 756a 968553i bk14: 772a 968278i bk15: 772a 969352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3977
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc0391780, atomic=0 1 entries : 0x7f9a89b75c40 :  mf: uid=643379, sid06:w03, part=8, addr=0xc0391780, load , size=128, unknown  status = IN_PARTITION_DRAM (752361), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967150 n_act=221 n_pre=205 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03445
n_activity=49091 dram_eff=0.691
bk0: 756a 969099i bk1: 756a 968902i bk2: 732a 969517i bk3: 732a 969544i bk4: 692a 972276i bk5: 692a 971341i bk6: 704a 970145i bk7: 704a 970068i bk8: 656a 969964i bk9: 656a 969909i bk10: 664a 969415i bk11: 664a 968899i bk12: 756a 968266i bk13: 756a 968381i bk14: 772a 968735i bk15: 772a 969002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39726
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967150 n_act=225 n_pre=209 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03444
n_activity=49293 dram_eff=0.6878
bk0: 768a 968867i bk1: 768a 968986i bk2: 732a 969445i bk3: 732a 969526i bk4: 692a 971782i bk5: 692a 971764i bk6: 704a 970734i bk7: 704a 970416i bk8: 652a 970088i bk9: 652a 969753i bk10: 664a 969180i bk11: 664a 969643i bk12: 756a 968604i bk13: 756a 968899i bk14: 760a 969275i bk15: 760a 969142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39772
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984536 n_nop=967148 n_act=218 n_pre=202 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.03447
n_activity=49146 dram_eff=0.6905
bk0: 768a 968269i bk1: 768a 968402i bk2: 732a 969578i bk3: 732a 969750i bk4: 692a 971700i bk5: 692a 971564i bk6: 704a 970481i bk7: 704a 970043i bk8: 652a 969510i bk9: 652a 969826i bk10: 656a 969793i bk11: 656a 969808i bk12: 768a 968197i bk13: 768a 967808i bk14: 760a 969170i bk15: 760a 969579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39602

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1555
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4636
	minimum = 6
	maximum = 1481
Network latency average = 18.2148
	minimum = 6
	maximum = 1418
Slowest packet = 41257
Flit latency average = 21.1149
	minimum = 6
	maximum = 1414
Slowest flit = 224377
Fragmentation average = 1.1027
	minimum = 0
	maximum = 1393
Injected packet rate average = 0.00177316
	minimum = 0.00140509 (at node 0)
	maximum = 0.00209914 (at node 3)
Accepted packet rate average = 0.00177316
	minimum = 0.00140509 (at node 0)
	maximum = 0.00209914 (at node 3)
Injected flit rate average = 0.00489068
	minimum = 0.00321566 (at node 0)
	maximum = 0.00660956 (at node 28)
Accepted flit rate average= 0.00489068
	minimum = 0.00453399 (at node 0)
	maximum = 0.0067595 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4636 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1481 (1 samples)
Network latency average = 18.2148 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1418 (1 samples)
Flit latency average = 21.1149 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1414 (1 samples)
Fragmentation average = 1.1027 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1393 (1 samples)
Injected packet rate average = 0.00177316 (1 samples)
	minimum = 0.00140509 (1 samples)
	maximum = 0.00209914 (1 samples)
Accepted packet rate average = 0.00177316 (1 samples)
	minimum = 0.00140509 (1 samples)
	maximum = 0.00209914 (1 samples)
Injected flit rate average = 0.00489068 (1 samples)
	minimum = 0.00321566 (1 samples)
	maximum = 0.00660956 (1 samples)
Accepted flit rate average = 0.00489068 (1 samples)
	minimum = 0.00453399 (1 samples)
	maximum = 0.0067595 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 47 sec (1067 sec)
gpgpu_simulation_rate = 27037 (inst/sec)
gpgpu_simulation_rate = 705 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41580
gpu_sim_insn = 28848876
gpu_ipc =     693.8162
gpu_tot_sim_cycle = 1016098
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      56.7836
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 2565
partiton_reqs_in_parallel = 914760
partiton_reqs_in_parallel_total    = 11568603
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2856
partiton_reqs_in_parallel_util = 914760
partiton_reqs_in_parallel_util_total    = 11568603
gpu_sim_cycle_parition_util = 41580
gpu_tot_sim_cycle_parition_util    = 529207
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8704
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     106.0085 GB/Sec
L2_BW_total  =       8.7230 GB/Sec
gpu_total_sim_rate=47370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1155274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9658, 9291, 9298, 9631, 9655, 9280, 9296, 9640, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 190472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61369	W0_Idle:6317584	W0_Scoreboard:23725751	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 14156 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 1016097 
mrq_lat_table:35620 	4161 	2867 	7040 	8763 	7338 	5550 	7068 	9648 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45606 	31264 	420 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	50222 	1056 	30 	0 	26455 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52038 	10574 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	50 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.726027  8.159420  7.440000  7.063291  6.349398  7.219178  7.693548  7.950000  7.887097  7.887097  7.578125  7.348485  9.086206  8.500000  7.453333  6.987500 
dram[1]:  7.298701  8.646153  6.911392  6.578313  7.200000  7.397260  8.241380  9.192307  7.191176  7.409091  6.928571  6.554054  8.123077  8.000000  7.000000  7.453333 
dram[2]:  7.680000  8.347826  7.090909  6.911392  7.000000  6.822785  7.933333  7.212121  8.166667  7.903226  7.102941  6.708333  8.250000  9.103448  7.129870  7.116883 
dram[3]:  7.680000  7.680000  6.898734  6.898734  7.619718  7.213333  7.950000  7.950000  7.000000  7.205883  6.885714  6.885714  7.135135  7.135135  7.418919  7.625000 
dram[4]:  7.111111  7.680000  6.554217  6.716049  6.870130  6.683544  7.887097  8.732142  7.424242  7.903226  7.073529  7.758065  8.234375  8.500000  6.900000  7.985507 
dram[5]:  6.771084  7.712329  7.050633  7.233766  6.708861  7.273973  8.750000  8.750000  7.176471  6.957143  8.327586  6.527027  8.500000  7.750000  7.155844  7.445946 
dram[6]:  6.938272  8.144928  7.426667  7.413333  7.594203  6.986667  8.465517  8.465517  6.971428  6.777778  6.885714  7.774194  7.573529  7.803030  6.975308  7.635135 
dram[7]:  6.600000  7.113924  6.888889  6.722891  7.205480  7.013333  7.903226  9.074074  6.315790  6.857143  7.279412  6.875000  7.357143  7.923077  6.558139  7.324676 
dram[8]:  7.101266  8.130435  7.440000  7.063291  7.521739  7.109589  7.220588  8.465517  7.058824  6.857143  7.071429  7.071429  8.306452  7.573529  7.243590  7.434210 
dram[9]:  7.278481  8.333333  7.050633  6.552941  7.338028  7.136986  7.409091  8.431034  7.088235  7.303030  7.071429  6.875000  8.306452  7.803030  6.333333  6.802469 
dram[10]:  8.318841  8.830770  7.233766  7.630137  7.805970  6.973333  7.424242  7.656250  7.088235  7.088235  6.971428  6.421052  8.107693  7.984848  7.076923  7.263158 
average row locality = 92116/12455 = 7.395905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       378       377       374       374       358       358       323       323       329       329       327       327       351       351       372       372 
dram[1]:       376       376       368       368       365       365       324       324       329       329       327       327       352       352       373       372 
dram[2]:       384       384       368       368       364       364       322       322       330       330       325       325       352       352       367       366 
dram[3]:       384       384       367       367       366       366       323       323       330       330       325       325       352       352       367       367 
dram[4]:       384       384       366       366       359       358       329       329       330       330       324       324       351       351       370       369 
dram[5]:       376       377       374       374       360       361       330       330       328       327       326       326       351       351       369       369 
dram[6]:       376       376       374       373       354       354       331       331       328       328       325       325       345       345       377       377 
dram[7]:       375       376       375       375       356       356       330       330       324       324       332       332       345       345       376       376 
dram[8]:       375       375       375       375       351       351       331       331       324       324       332       332       345       345       377       377 
dram[9]:       383       383       374       374       353       353       329       329       326       326       332       332       345       345       369       369 
dram[10]:       382       382       374       374       355       355       330       330       326       326       329       329       351       351       370       370 
total reads: 61876
bank skew: 384/322 = 1.19
chip skew: 5634/5619 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:      14156     13504     14683     12506     14066     10542     13063     12459     17247     15427     20729     15154     17668     13803     12859     12342
dram[1]:      14203     13483     14458     12236     13988     10515     13035     12433     17256     15427     20489     15152     17629     13762     12839     12334
dram[2]:      14275     13579     14448     12233     14013     10539     13138     12534     17218     15406     20562     15212     17407     13770     12746     12243
dram[3]:      14255     13575     14580     12354     13955     10493     13113     12512     17226     15400     20411     15154     17408     13759     12745     12220
dram[4]:      14253     13567     14597     12367     13958     10675     13142     12495     17224     15404     20457     15185     17441     13786     12692     12176
dram[5]:      14363     13642     14596     12327     13930     10611     13119     12478     17292     15494     20448     15196     17437     13790     12711     12179
dram[6]:      14353     13658     14598     12349     13995     10657     13087     12451     17288     15454     20475     15221     17288     13898     12752     12216
dram[7]:      14360     13679     14573     12306     13937     10617     13478     12718     17192     15339     20530     15229     17300     13904     12780     12233
dram[8]:      14354     13697     14790     12306     14109     10662     13453     12692     17187     15334     20532     15234     17188     13793     12751     12220
dram[9]:      14390     13733     14806     12325     14050     10619     13445     12743     17126     15278     20534     15220     17181     13798     12652     12113
dram[10]:      14416     13755     14696     12327     13989     10572     13414     12725     17127     15275     20875     15080     17235     13693     12632     12089
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1026067 n_act=1104 n_pre=1088 n_req=8371 n_rd=22492 n_write=10992 bw_util=0.06307
n_activity=110419 dram_eff=0.6065
bk0: 1512a 1039431i bk1: 1508a 1040096i bk2: 1496a 1039524i bk3: 1496a 1039524i bk4: 1432a 1042316i bk5: 1432a 1042162i bk6: 1292a 1042434i bk7: 1292a 1042427i bk8: 1316a 1041323i bk9: 1316a 1040936i bk10: 1308a 1040855i bk11: 1308a 1041357i bk12: 1404a 1039877i bk13: 1404a 1039901i bk14: 1488a 1039049i bk15: 1488a 1039477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9a8b5db270 :  mf: uid=1286730, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1016092), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1026007 n_act=1126 n_pre=1110 n_req=8375 n_rd=22508 n_write=10992 bw_util=0.0631
n_activity=110685 dram_eff=0.6053
bk0: 1504a 1038826i bk1: 1504a 1039433i bk2: 1472a 1040524i bk3: 1472a 1039893i bk4: 1460a 1042634i bk5: 1460a 1042235i bk6: 1296a 1042478i bk7: 1296a 1042878i bk8: 1316a 1040570i bk9: 1316a 1040378i bk10: 1308a 1040535i bk11: 1308a 1040910i bk12: 1408a 1039501i bk13: 1408a 1039701i bk14: 1492a 1038766i bk15: 1488a 1039669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1026027 n_act=1120 n_pre=1104 n_req=8373 n_rd=22492 n_write=11000 bw_util=0.06309
n_activity=110175 dram_eff=0.608
bk0: 1536a 1039266i bk1: 1536a 1039000i bk2: 1472a 1040836i bk3: 1472a 1040146i bk4: 1456a 1041652i bk5: 1456a 1041424i bk6: 1288a 1042392i bk7: 1288a 1042392i bk8: 1320a 1040440i bk9: 1320a 1040786i bk10: 1300a 1042028i bk11: 1300a 1042025i bk12: 1408a 1039427i bk13: 1408a 1040170i bk14: 1468a 1039751i bk15: 1464a 1040338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1025963 n_act=1146 n_pre=1130 n_req=8376 n_rd=22512 n_write=10992 bw_util=0.06311
n_activity=109703 dram_eff=0.6108
bk0: 1536a 1039615i bk1: 1536a 1039152i bk2: 1468a 1040295i bk3: 1468a 1040204i bk4: 1464a 1042270i bk5: 1464a 1042082i bk6: 1292a 1042567i bk7: 1292a 1042613i bk8: 1320a 1040291i bk9: 1320a 1040261i bk10: 1300a 1041592i bk11: 1300a 1041363i bk12: 1408a 1038999i bk13: 1408a 1040032i bk14: 1468a 1039931i bk15: 1468a 1040150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a8b055510 :  mf: uid=1286732, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1016097), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1026010 n_act=1127 n_pre=1111 n_req=8374 n_rd=22495 n_write=11000 bw_util=0.06309
n_activity=110013 dram_eff=0.6089
bk0: 1536a 1039165i bk1: 1536a 1039999i bk2: 1464a 1040607i bk3: 1464a 1040876i bk4: 1436a 1042207i bk5: 1431a 1041546i bk6: 1316a 1042048i bk7: 1316a 1042140i bk8: 1320a 1040233i bk9: 1320a 1040732i bk10: 1296a 1041288i bk11: 1296a 1041585i bk12: 1404a 1039473i bk13: 1404a 1039769i bk14: 1480a 1039551i bk15: 1476a 1039875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1025997 n_act=1127 n_pre=1111 n_req=8377 n_rd=22516 n_write=10992 bw_util=0.06312
n_activity=110055 dram_eff=0.6089
bk0: 1504a 1039509i bk1: 1508a 1039486i bk2: 1496a 1039885i bk3: 1496a 1039655i bk4: 1440a 1042486i bk5: 1444a 1042136i bk6: 1320a 1042204i bk7: 1320a 1042056i bk8: 1312a 1040417i bk9: 1308a 1040338i bk10: 1304a 1041568i bk11: 1304a 1040981i bk12: 1404a 1039664i bk13: 1404a 1039746i bk14: 1476a 1039696i bk15: 1476a 1040104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1026045 n_act=1123 n_pre=1107 n_req=8367 n_rd=22476 n_write=10992 bw_util=0.06304
n_activity=109858 dram_eff=0.6093
bk0: 1504a 1039894i bk1: 1504a 1039041i bk2: 1496a 1039764i bk3: 1492a 1039792i bk4: 1416a 1042293i bk5: 1416a 1042271i bk6: 1324a 1042044i bk7: 1324a 1041571i bk8: 1312a 1040295i bk9: 1312a 1040102i bk10: 1300a 1040786i bk11: 1300a 1040948i bk12: 1380a 1039449i bk13: 1380a 1039990i bk14: 1508a 1038851i bk15: 1508a 1039367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40514
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1025891 n_act=1176 n_pre=1160 n_req=8379 n_rd=22508 n_write=11008 bw_util=0.06313
n_activity=110551 dram_eff=0.6063
bk0: 1500a 1039012i bk1: 1504a 1039053i bk2: 1500a 1039465i bk3: 1500a 1039491i bk4: 1424a 1043143i bk5: 1424a 1042087i bk6: 1320a 1041796i bk7: 1320a 1041862i bk8: 1296a 1041632i bk9: 1296a 1040807i bk10: 1328a 1040354i bk11: 1328a 1040564i bk12: 1380a 1039375i bk13: 1380a 1040301i bk14: 1504a 1038097i bk15: 1504a 1039995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40346
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a97653250 :  mf: uid=1286729, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1016097), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1026023 n_act=1132 n_pre=1116 n_req=8368 n_rd=22480 n_write=10992 bw_util=0.06305
n_activity=110660 dram_eff=0.605
bk0: 1500a 1039395i bk1: 1500a 1039411i bk2: 1500a 1039981i bk3: 1500a 1039980i bk4: 1404a 1043160i bk5: 1404a 1042280i bk6: 1324a 1041649i bk7: 1324a 1041953i bk8: 1296a 1041262i bk9: 1296a 1041386i bk10: 1328a 1040748i bk11: 1328a 1040238i bk12: 1380a 1039969i bk13: 1380a 1039874i bk14: 1508a 1038933i bk15: 1508a 1039529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39912
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1025975 n_act=1152 n_pre=1136 n_req=8370 n_rd=22488 n_write=10992 bw_util=0.06307
n_activity=110548 dram_eff=0.6057
bk0: 1532a 1038867i bk1: 1532a 1039036i bk2: 1496a 1039510i bk3: 1496a 1039948i bk4: 1412a 1042441i bk5: 1412a 1042354i bk6: 1316a 1041858i bk7: 1316a 1041951i bk8: 1304a 1041270i bk9: 1304a 1040964i bk10: 1328a 1040501i bk11: 1328a 1041164i bk12: 1380a 1040261i bk13: 1380a 1040519i bk14: 1476a 1039372i bk15: 1476a 1039333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40636
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a8b052c60 :  mf: uid=1286731, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1016093), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061743 n_nop=1025969 n_act=1123 n_pre=1107 n_req=8386 n_rd=22536 n_write=11008 bw_util=0.06319
n_activity=110370 dram_eff=0.6078
bk0: 1528a 1038764i bk1: 1528a 1038883i bk2: 1496a 1039758i bk3: 1496a 1040180i bk4: 1420a 1042943i bk5: 1420a 1042139i bk6: 1320a 1041871i bk7: 1320a 1041317i bk8: 1304a 1040769i bk9: 1304a 1041127i bk10: 1316a 1041160i bk11: 1316a 1041252i bk12: 1404a 1039389i bk13: 1404a 1039172i bk14: 1480a 1039745i bk15: 1480a 1040040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2812, Miss_rate = 0.657, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2811, Miss_rate = 0.661, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2814, Miss_rate = 0.661, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2813, Miss_rate = 0.665, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2812, Miss_rate = 0.665, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2811, Miss_rate = 0.665, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2814, Miss_rate = 0.666, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2814, Miss_rate = 0.666, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2813, Miss_rate = 0.661, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2811, Miss_rate = 0.660, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2814, Miss_rate = 0.661, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2815, Miss_rate = 0.662, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2810, Miss_rate = 0.661, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2809, Miss_rate = 0.660, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2813, Miss_rate = 0.660, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2814, Miss_rate = 0.661, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2810, Miss_rate = 0.660, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2810, Miss_rate = 0.661, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2811, Miss_rate = 0.661, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2811, Miss_rate = 0.661, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2817, Miss_rate = 0.661, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2817, Miss_rate = 0.661, Pending_hits = 285, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 61876
L2_total_cache_miss_rate = 0.6617
L2_total_cache_pending_hits = 3430
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57369
	minimum = 6
	maximum = 58
Network latency average = 8.43464
	minimum = 6
	maximum = 51
Slowest packet = 94786
Flit latency average = 6.86318
	minimum = 6
	maximum = 47
Slowest flit = 261114
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022369
	minimum = 0.0177012 (at node 0)
	maximum = 0.0265519 (at node 11)
Accepted packet rate average = 0.022369
	minimum = 0.0177012 (at node 0)
	maximum = 0.0265519 (at node 11)
Injected flit rate average = 0.0616523
	minimum = 0.0407898 (at node 0)
	maximum = 0.0817239 (at node 42)
Accepted flit rate average= 0.0616523
	minimum = 0.0567594 (at node 0)
	maximum = 0.0851391 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5187 (2 samples)
	minimum = 6 (2 samples)
	maximum = 769.5 (2 samples)
Network latency average = 13.3247 (2 samples)
	minimum = 6 (2 samples)
	maximum = 734.5 (2 samples)
Flit latency average = 13.9891 (2 samples)
	minimum = 6 (2 samples)
	maximum = 730.5 (2 samples)
Fragmentation average = 0.551348 (2 samples)
	minimum = 0 (2 samples)
	maximum = 696.5 (2 samples)
Injected packet rate average = 0.0120711 (2 samples)
	minimum = 0.00955316 (2 samples)
	maximum = 0.0143255 (2 samples)
Accepted packet rate average = 0.0120711 (2 samples)
	minimum = 0.00955316 (2 samples)
	maximum = 0.0143255 (2 samples)
Injected flit rate average = 0.0332715 (2 samples)
	minimum = 0.0220027 (2 samples)
	maximum = 0.0441668 (2 samples)
Accepted flit rate average = 0.0332715 (2 samples)
	minimum = 0.0306467 (2 samples)
	maximum = 0.0459493 (2 samples)
Injected packet size average = 2.7563 (2 samples)
Accepted packet size average = 2.7563 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 18 sec (1218 sec)
gpgpu_simulation_rate = 47370 (inst/sec)
gpgpu_simulation_rate = 834 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41363
gpu_sim_insn = 28848876
gpu_ipc =     697.4561
gpu_tot_sim_cycle = 1279611
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      67.6351
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 2883
partiton_reqs_in_parallel = 909986
partiton_reqs_in_parallel_total    = 12483363
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4667
partiton_reqs_in_parallel_util = 909986
partiton_reqs_in_parallel_util_total    = 12483363
gpu_sim_cycle_parition_util = 41363
gpu_tot_sim_cycle_parition_util    = 570787
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8792
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.5647 GB/Sec
L2_BW_total  =      10.3713 GB/Sec
gpu_total_sim_rate=64780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734502
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14485, 13934, 13945, 14445, 14482, 13929, 13943, 14444, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 190546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 51
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189051
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91248	W0_Idle:6331900	W0_Scoreboard:24997275	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 9525 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 1279610 
mrq_lat_table:59725 	8639 	5436 	11160 	13717 	11485 	7300 	7481 	9736 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70607 	52635 	552 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	78188 	1917 	35 	0 	44121 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78182 	15717 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	155 	104 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  9.952941 10.432098  9.540230  9.120879  8.265958  9.250000  9.958904 10.239436 10.068493 10.068493  9.565789  9.320513 11.642858 11.013514  9.516854  9.010638 
dram[1]:  9.483146 10.961039  8.923077  8.547368  9.255814  9.476191 10.550725 11.555555  9.074074  9.303798  8.878049  8.465117 10.597403 10.461538  9.021276  9.516854 
dram[2]:  9.931034 10.666667  9.123595  8.923077  9.034091  8.833333 10.225352  9.428572 10.366198 10.082191  9.075000  8.642858 10.736842 11.657143  9.131868  9.120879 
dram[3]:  9.931034  9.931034  8.912087  8.720430  9.719512  9.267442 10.239436 10.239436  8.867470  9.086420  8.841463  8.841463  9.488372  9.488372  9.233334  9.443182 
dram[4]:  9.290322  9.931034  8.526316  8.709678  8.875000  8.666667 10.205480 11.119403  9.558441 10.082191  9.050000  9.783784 10.723684 11.013514  8.872340 10.036144 
dram[5]:  8.884211  9.941176  9.087913  9.087913  8.688889  9.321428 11.134328 11.134328  9.061728  8.831326 10.371428  8.441860 11.013514 10.187500  8.956989  9.255555 
dram[6]:  9.075269 10.419753  9.505747  9.494253  9.700000  9.023255 10.826087 10.826087  8.843373  8.635294  8.841463  9.797297  9.962500 10.217949  8.978948  9.693182 
dram[7]:  8.690722  9.274725  8.903226  8.715790  9.261905  9.046512 10.219178 11.476923  8.112360  8.698795  9.300000  8.857142  9.719512 10.350649  8.352942  9.161290 
dram[8]:  9.263737 10.407408  9.517241  9.098901  9.612500  9.154762  9.455696 10.826087  8.913580  8.698795  9.073171  9.073171 10.770270  9.962500  9.271739  9.477777 
dram[9]:  9.483517 10.654321  9.087913  8.525773  9.402439  9.178572  9.675324 10.797101  8.925926  9.151898  9.073171  8.857142 10.770270 10.217949  8.247525  8.768421 
dram[10]: 10.641975 11.194805  9.292135  9.729412  9.910256  8.988372  9.688312  9.946667  8.925926  8.925926  8.939024  8.329545 10.584415 10.448718  9.065217  9.266666 
average row locality = 138740/14593 = 9.507298
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       567       566       558       558       531       531       496       496       495       495       489       489       543       543       564       564 
dram[1]:       565       565       549       549       541       541       497       497       495       495       490       490       544       544       565       564 
dram[2]:       576       576       549       549       540       540       495       495       496       496       488       488       544       544       556       555 
dram[3]:       576       576       548       548       542       542       496       496       496       496       488       488       544       544       556       556 
dram[4]:       576       576       547       547       533       532       505       505       496       496       487       487       543       543       559       558 
dram[5]:       565       566       557       557       534       535       506       506       494       493       489       489       543       543       558       558 
dram[6]:       565       565       557       556       528       528       507       507       494       494       488       488       534       534       569       569 
dram[7]:       564       565       558       558       530       530       506       506       488       488       498       498       534       534       568       568 
dram[8]:       564       564       558       558       524       524       507       507       488       488       498       498       534       534       569       569 
dram[9]:       575       575       557       557       526       526       505       505       489       489       498       498       534       534       558       558 
dram[10]:       574       574       557       557       528       528       506       506       489       489       493       493       543       543       559       559 
total reads: 93380
bank skew: 576/487 = 1.18
chip skew: 8498/8483 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:       9535      9072      9969      8482      9638      7226      8671      8252     11572     10340     13924     10183     11528      9002      8586      8221
dram[1]:       9556      9053      9820      8303      9587      7208      8660      8241     11578     10339     13747     10169     11511      8984      8578      8216
dram[2]:       9615      9127      9813      8302      9598      7220      8715      8295     11561     10333     13776     10195     11367      8987      8521      8160
dram[3]:       9602      9124      9897      8378      9570      7197      8705      8288     11566     10328     13667     10150     11368      8980      8519      8149
dram[4]:       9601      9119      9901      8382      9552      7301      8726      8279     11565     10331     13687     10163     11381      8993      8499      8131
dram[5]:       9662      9163      9928      8378      9539      7271      8718      8273     11594     10370     13700     10185     11379      8995      8507      8131
dram[6]:       9656      9169      9929      8387      9549      7272      8703      8262     11592     10350     13709     10194     11274      9058      8546      8168
dram[7]:       9655      9184      9919      8368      9521      7253      8954      8432     11527     10274     13756     10207     11282      9063      8559      8173
dram[8]:       9651      9190     10064      8368      9621      7271      8943      8420     11524     10270     13756     10209     11210      8992      8545      8170
dram[9]:       9686      9225     10070      8376      9592      7251      8926      8443     11515     10261     13758     10200     11205      8993      8468      8087
dram[10]:       9698      9234      9996      8377      9563      7230      8912      8435     11515     10259     13994     10114     11248      8932      8460      8078
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085547 n_act=1294 n_pre=1278 n_req=12607 n_rd=33940 n_write=16488 bw_util=0.08858
n_activity=167229 dram_eff=0.6031
bk0: 2268a 1109874i bk1: 2264a 1110786i bk2: 2232a 1110018i bk3: 2232a 1110526i bk4: 2124a 1113713i bk5: 2124a 1113476i bk6: 1984a 1114402i bk7: 1984a 1113746i bk8: 1980a 1112498i bk9: 1980a 1112283i bk10: 1956a 1112149i bk11: 1956a 1113115i bk12: 2172a 1110082i bk13: 2172a 1110449i bk14: 2256a 1108967i bk15: 2256a 1110038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40612
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a846ad590 :  mf: uid=1929376, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1279610), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085472 n_act=1320 n_pre=1304 n_req=12613 n_rd=33963 n_write=16488 bw_util=0.08862
n_activity=167167 dram_eff=0.6036
bk0: 2260a 1109335i bk1: 2260a 1110350i bk2: 2196a 1111578i bk3: 2195a 1110648i bk4: 2164a 1114102i bk5: 2164a 1113680i bk6: 1988a 1113487i bk7: 1988a 1114627i bk8: 1980a 1111919i bk9: 1980a 1111726i bk10: 1960a 1111678i bk11: 1960a 1112244i bk12: 2176a 1109854i bk13: 2176a 1109807i bk14: 2260a 1109035i bk15: 2256a 1110375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085499 n_act=1310 n_pre=1294 n_req=12611 n_rd=33948 n_write=16496 bw_util=0.08861
n_activity=167105 dram_eff=0.6037
bk0: 2304a 1109482i bk1: 2304a 1109763i bk2: 2196a 1111489i bk3: 2196a 1111386i bk4: 2160a 1112777i bk5: 2160a 1112625i bk6: 1980a 1113677i bk7: 1980a 1113411i bk8: 1984a 1111780i bk9: 1984a 1112386i bk10: 1952a 1113557i bk11: 1952a 1113618i bk12: 2176a 1109254i bk13: 2176a 1110118i bk14: 2224a 1110092i bk15: 2220a 1110881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085415 n_act=1346 n_pre=1330 n_req=12614 n_rd=33968 n_write=16488 bw_util=0.08863
n_activity=166472 dram_eff=0.6062
bk0: 2304a 1110046i bk1: 2304a 1109851i bk2: 2192a 1111145i bk3: 2192a 1110900i bk4: 2168a 1113362i bk5: 2168a 1113312i bk6: 1984a 1113584i bk7: 1984a 1113961i bk8: 1984a 1111469i bk9: 1984a 1111127i bk10: 1952a 1112668i bk11: 1952a 1112160i bk12: 2176a 1108834i bk13: 2176a 1110272i bk14: 2224a 1110279i bk15: 2224a 1110862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085465 n_act=1317 n_pre=1301 n_req=12616 n_rd=33960 n_write=16504 bw_util=0.08865
n_activity=166443 dram_eff=0.6064
bk0: 2304a 1108886i bk1: 2304a 1110834i bk2: 2188a 1111546i bk3: 2188a 1112162i bk4: 2132a 1113388i bk5: 2128a 1112938i bk6: 2020a 1113686i bk7: 2020a 1113281i bk8: 1984a 1111560i bk9: 1984a 1111995i bk10: 1948a 1112941i bk11: 1948a 1113159i bk12: 2172a 1109741i bk13: 2172a 1109721i bk14: 2236a 1110014i bk15: 2232a 1109766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f9a9438f870 :  mf: uid=1929375, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1279609), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085449 n_act=1327 n_pre=1311 n_req=12615 n_rd=33972 n_write=16488 bw_util=0.08864
n_activity=166740 dram_eff=0.6053
bk0: 2260a 1109954i bk1: 2264a 1110091i bk2: 2228a 1110870i bk3: 2228a 1110255i bk4: 2136a 1113666i bk5: 2140a 1113742i bk6: 2024a 1113347i bk7: 2024a 1113135i bk8: 1976a 1111896i bk9: 1972a 1111213i bk10: 1956a 1113242i bk11: 1956a 1112191i bk12: 2172a 1109883i bk13: 2172a 1110280i bk14: 2232a 1109861i bk15: 2232a 1110602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3971
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085509 n_act=1317 n_pre=1301 n_req=12605 n_rd=33932 n_write=16488 bw_util=0.08857
n_activity=166567 dram_eff=0.6054
bk0: 2260a 1110209i bk1: 2260a 1110349i bk2: 2228a 1110815i bk3: 2224a 1111075i bk4: 2112a 1113810i bk5: 2112a 1113860i bk6: 2028a 1113299i bk7: 2028a 1112610i bk8: 1976a 1111643i bk9: 1976a 1111495i bk10: 1952a 1112248i bk11: 1952a 1112176i bk12: 2136a 1110027i bk13: 2136a 1110230i bk14: 2276a 1109002i bk15: 2276a 1109256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f9a94b5c830 :  mf: uid=1929374, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1279606), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085331 n_act=1374 n_pre=1358 n_req=12621 n_rd=33972 n_write=16512 bw_util=0.08868
n_activity=166768 dram_eff=0.6054
bk0: 2256a 1109651i bk1: 2260a 1109656i bk2: 2232a 1110283i bk3: 2232a 1110412i bk4: 2120a 1114196i bk5: 2120a 1113869i bk6: 2024a 1112836i bk7: 2024a 1113182i bk8: 1952a 1112874i bk9: 1952a 1111700i bk10: 1992a 1111458i bk11: 1992a 1111667i bk12: 2136a 1109585i bk13: 2136a 1110656i bk14: 2272a 1108263i bk15: 2272a 1110007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39936
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085487 n_act=1326 n_pre=1310 n_req=12606 n_rd=33936 n_write=16488 bw_util=0.08858
n_activity=167424 dram_eff=0.6024
bk0: 2256a 1109961i bk1: 2256a 1110562i bk2: 2232a 1111169i bk3: 2232a 1110957i bk4: 2096a 1114534i bk5: 2096a 1113900i bk6: 2028a 1112769i bk7: 2028a 1113244i bk8: 1952a 1112646i bk9: 1952a 1113143i bk10: 1992a 1112240i bk11: 1992a 1111564i bk12: 2136a 1110539i bk13: 2136a 1110232i bk14: 2276a 1108990i bk15: 2276a 1109620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39461
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085447 n_act=1346 n_pre=1330 n_req=12606 n_rd=33936 n_write=16488 bw_util=0.08858
n_activity=167027 dram_eff=0.6038
bk0: 2300a 1109152i bk1: 2300a 1109580i bk2: 2228a 1110345i bk3: 2228a 1111128i bk4: 2104a 1113993i bk5: 2104a 1114142i bk6: 2020a 1113163i bk7: 2020a 1112984i bk8: 1956a 1112686i bk9: 1956a 1112194i bk10: 1992a 1111709i bk11: 1992a 1112262i bk12: 2136a 1110550i bk13: 2136a 1111023i bk14: 2232a 1109189i bk15: 2232a 1109840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39968
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138547 n_nop=1085425 n_act=1317 n_pre=1301 n_req=12626 n_rd=33992 n_write=16512 bw_util=0.08872
n_activity=166949 dram_eff=0.605
bk0: 2296a 1109142i bk1: 2296a 1109689i bk2: 2228a 1110656i bk3: 2228a 1111077i bk4: 2112a 1114471i bk5: 2112a 1113195i bk6: 2024a 1112881i bk7: 2024a 1112918i bk8: 1956a 1112180i bk9: 1956a 1112341i bk10: 1972a 1112334i bk11: 1972a 1112391i bk12: 2172a 1109497i bk13: 2172a 1109070i bk14: 2236a 1110016i bk15: 2236a 1110474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4243, Miss_rate = 0.663, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4242, Miss_rate = 0.667, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4246, Miss_rate = 0.667, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4245, Miss_rate = 0.669, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4244, Miss_rate = 0.669, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4243, Miss_rate = 0.669, Pending_hits = 516, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4246, Miss_rate = 0.670, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4246, Miss_rate = 0.670, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4246, Miss_rate = 0.666, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 4244, Miss_rate = 0.666, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4246, Miss_rate = 0.667, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4247, Miss_rate = 0.667, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4242, Miss_rate = 0.667, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 4241, Miss_rate = 0.666, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4246, Miss_rate = 0.666, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4247, Miss_rate = 0.666, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4242, Miss_rate = 0.666, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4242, Miss_rate = 0.666, Pending_hits = 531, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4242, Miss_rate = 0.666, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4242, Miss_rate = 0.666, Pending_hits = 515, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4249, Miss_rate = 0.666, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4249, Miss_rate = 0.666, Pending_hits = 520, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 93380
L2_total_cache_miss_rate = 0.6669
L2_total_cache_pending_hits = 6034
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65665
	minimum = 6
	maximum = 46
Network latency average = 8.49838
	minimum = 6
	maximum = 42
Slowest packet = 243014
Flit latency average = 6.9683
	minimum = 6
	maximum = 38
Slowest flit = 670069
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224863
	minimum = 0.0177941 (at node 0)
	maximum = 0.0266912 (at node 19)
Accepted packet rate average = 0.0224863
	minimum = 0.0177941 (at node 0)
	maximum = 0.0266912 (at node 19)
Injected flit rate average = 0.0619757
	minimum = 0.0410038 (at node 0)
	maximum = 0.0821527 (at node 42)
Accepted flit rate average= 0.0619757
	minimum = 0.0570572 (at node 0)
	maximum = 0.0855858 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2313 (3 samples)
	minimum = 6 (3 samples)
	maximum = 528.333 (3 samples)
Network latency average = 11.7159 (3 samples)
	minimum = 6 (3 samples)
	maximum = 503.667 (3 samples)
Flit latency average = 11.6488 (3 samples)
	minimum = 6 (3 samples)
	maximum = 499.667 (3 samples)
Fragmentation average = 0.367565 (3 samples)
	minimum = 0 (3 samples)
	maximum = 464.333 (3 samples)
Injected packet rate average = 0.0155428 (3 samples)
	minimum = 0.0123001 (3 samples)
	maximum = 0.0184474 (3 samples)
Accepted packet rate average = 0.0155428 (3 samples)
	minimum = 0.0123001 (3 samples)
	maximum = 0.0184474 (3 samples)
Injected flit rate average = 0.0428396 (3 samples)
	minimum = 0.0283364 (3 samples)
	maximum = 0.0568287 (3 samples)
Accepted flit rate average = 0.0428396 (3 samples)
	minimum = 0.0394502 (3 samples)
	maximum = 0.0591615 (3 samples)
Injected packet size average = 2.75623 (3 samples)
Accepted packet size average = 2.75623 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 16 sec (1336 sec)
gpgpu_simulation_rate = 64780 (inst/sec)
gpgpu_simulation_rate = 957 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41574
gpu_sim_insn = 28848876
gpu_ipc =     693.9163
gpu_tot_sim_cycle = 1543335
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      74.7702
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 3151
partiton_reqs_in_parallel = 914628
partiton_reqs_in_parallel_total    = 13393349
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.2708
partiton_reqs_in_parallel_util = 914628
partiton_reqs_in_parallel_util_total    = 13393349
gpu_sim_cycle_parition_util = 41574
gpu_tot_sim_cycle_parition_util    = 612150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8869
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     106.0238 GB/Sec
L2_BW_total  =      11.4551 GB/Sec
gpu_total_sim_rate=79200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19313, 18567, 18592, 19263, 19309, 18562, 18592, 19270, 4834, 4648, 4658, 4822, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 190604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 77
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120191	W0_Idle:6346655	W0_Scoreboard:26279451	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 7207 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 1543334 
mrq_lat_table:81216 	11641 	7615 	17340 	20836 	15994 	8887 	8037 	9737 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94512 	75121 	665 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	110270 	3132 	38 	0 	57325 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104933 	20285 	346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	205 	137 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.570470  7.881119  7.605442  7.503356  6.683544  7.333333  7.813008  8.356522  8.008130  8.140496  7.145986  7.360902  8.568000  8.433071  7.450331  7.211538 
dram[1]:  7.264516  7.874126  7.544827  6.711657  7.304054  7.206666  7.950413  8.825688  7.296296  7.519084  7.259259  7.153285  7.657143  7.602837  7.037500  7.450331 
dram[2]:  7.432258  8.055944  7.544827  7.650350  6.835443  6.835443  8.347826  7.680000  7.763780  7.888000  7.035971  7.035971  8.440945  8.576000  7.129032  7.031847 
dram[3]:  7.529412  7.731544  6.961783  7.238410  7.213333  6.848101  8.657658  8.075630  7.197080  7.093525  7.116788  7.116788  7.393104  7.292517  7.175324  7.568493 
dram[4]:  6.898203  7.629139  7.045161  7.137255  7.162162  7.155406  8.873874  9.380953  7.197080  7.888000  7.214815  7.669291  8.302325  8.175572  7.012658  7.141935 
dram[5]:  7.171975  7.881119  7.585034  7.287582  6.801282  7.273973  8.573913  8.573913  7.079137  6.779310  7.934959  7.124088  8.302325  7.705036  7.141935  7.795774 
dram[6]:  6.993789  7.874126  7.287582  7.476510  7.319445  7.422535  8.157024  7.896000  6.693878  6.978724  7.014389  7.222222  7.642336  7.992366  7.125786  7.655406 
dram[7]:  7.258065  7.765517  6.931677  7.294117  7.333333  6.857143  8.148761  9.045872  6.865248  6.964029  7.518797  6.993007  7.425532  7.586957  6.902439  7.398693 
dram[8]:  7.165605  7.867133  7.696552  7.591837  7.256945  7.157534  7.311111  8.294118  7.065693  7.065693  6.993007  6.802721  8.244095  7.872180  6.993827  6.993827 
dram[9]:  7.331210  8.401460  7.193548  7.101911  7.270833  6.980000  8.008130  8.565217  7.185185  7.293233  6.802721  6.802721  7.872180  7.755556  6.709091  7.141935 
dram[10]:  7.823129  8.156029  7.907802  8.138686  7.087838  6.319277  7.526718  8.016260  6.978417  7.519380  7.189781  6.985816  8.367188  8.433071  7.012658  7.194805 
average row locality = 185364/24855 = 7.457815
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       756       755       750       750       718       718       653       653       665       665       663       663       719       719       751       751 
dram[1]:       754       754       738       738       731       731       654       654       665       665       664       664       720       720       752       751 
dram[2]:       768       768       738       738       730       730       652       652       666       666       662       662       720       720       741       740 
dram[3]:       768       768       737       737       732       732       653       653       666       666       661       661       720       720       741       741 
dram[4]:       768       768       736       736       720       719       665       665       666       666       660       660       719       719       744       743 
dram[5]:       754       755       749       749       721       722       666       666       664       663       662       662       719       719       743       743 
dram[6]:       754       754       749       748       714       714       667       667       664       664       661       661       707       707       757       757 
dram[7]:       753       754       750       750       716       716       666       666       656       656       674       674       707       707       756       756 
dram[8]:       753       753       750       750       709       709       667       667       656       656       674       674       707       707       757       757 
dram[9]:       767       767       749       749       711       711       665       665       658       658       674       674       707       707       743       743 
dram[10]:       766       766       749       749       713       713       666       666       658       658       667       667       719       719       744       744 
total reads: 124884
bank skew: 768/652 = 1.18
chip skew: 11364/11345 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:       7221      6860      7472      6356      7161      5375      6626      6299      8705      7774     10412      7622      8842      6909      6534      6247
dram[1]:       7231      6843      7360      6221      7129      5366      6620      6293      8709      7774     10283      7613      8831      6897      6529      6242
dram[2]:       7281      6903      7353      6220      7134      5372      6657      6330      8699      7772     10298      7629      8722      6900      6478      6192
dram[3]:       7271      6900      7414      6274      7119      5359      6651      6327      8703      7769     10234      7608      8723      6894      6476      6186
dram[4]:       7271      6898      7414      6275      7108      5435      6666      6317      8702      7771     10246      7616      8730      6901      6467      6176
dram[5]:       7312      6927      7435      6271      7100      5418      6662      6315      8719      7792     10262      7636      8728      6903      6470      6176
dram[6]:       7307      6932      7435      6276      7100      5412      6653      6309      8717      7779     10265      7641      8652      6955      6503      6206
dram[7]:       7305      6941      7430      6267      7083      5402      6840      6435      8668      7722     10306      7653      8658      6958      6511      6208
dram[8]:       7301      6944      7537      6266      7151      5409      6835      6429      8666      7719     10306      7655      8603      6903      6503      6209
dram[9]:       7332      6974      7539      6271      7133      5398      6817      6441      8653      7707     10307      7649      8598      6904      6441      6143
dram[10]:       7339      6979      7484      6271      7117      5386      6809      6438      8653      7706     10486      7586      8629      6856      6437      6138
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143974 n_act=2202 n_pre=2186 n_req=16845 n_rd=45396 n_write=21984 bw_util=0.1108
n_activity=228963 dram_eff=0.5886
bk0: 3024a 1179916i bk1: 3020a 1180836i bk2: 3000a 1179880i bk3: 3000a 1180303i bk4: 2872a 1184021i bk5: 2872a 1183799i bk6: 2612a 1185814i bk7: 2612a 1184997i bk8: 2660a 1183673i bk9: 2660a 1183405i bk10: 2652a 1183125i bk11: 2652a 1184274i bk12: 2876a 1180909i bk13: 2876a 1181588i bk14: 3004a 1178958i bk15: 3004a 1180015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143826 n_act=2264 n_pre=2248 n_req=16851 n_rd=45420 n_write=21984 bw_util=0.1109
n_activity=228973 dram_eff=0.5888
bk0: 3016a 1179385i bk1: 3016a 1180308i bk2: 2952a 1181743i bk3: 2952a 1180263i bk4: 2924a 1184251i bk5: 2924a 1183236i bk6: 2616a 1184843i bk7: 2616a 1185852i bk8: 2660a 1183115i bk9: 2660a 1182780i bk10: 2656a 1182717i bk11: 2656a 1183641i bk12: 2880a 1180789i bk13: 2880a 1180220i bk14: 3008a 1179029i bk15: 3004a 1180459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143874 n_act=2236 n_pre=2220 n_req=16853 n_rd=45412 n_write=22000 bw_util=0.1109
n_activity=229085 dram_eff=0.5885
bk0: 3072a 1179187i bk1: 3072a 1179533i bk2: 2952a 1181846i bk3: 2952a 1181846i bk4: 2920a 1183355i bk5: 2920a 1183106i bk6: 2608a 1185249i bk7: 2608a 1185182i bk8: 2664a 1182973i bk9: 2664a 1183373i bk10: 2648a 1184804i bk11: 2648a 1184626i bk12: 2880a 1180268i bk13: 2880a 1180538i bk14: 2964a 1180214i bk15: 2960a 1180832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143770 n_act=2290 n_pre=2274 n_req=16852 n_rd=45424 n_write=21984 bw_util=0.1109
n_activity=228261 dram_eff=0.5906
bk0: 3072a 1180185i bk1: 3072a 1179637i bk2: 2948a 1181199i bk3: 2948a 1180676i bk4: 2928a 1183503i bk5: 2928a 1183556i bk6: 2612a 1185326i bk7: 2612a 1185327i bk8: 2664a 1182602i bk9: 2664a 1181913i bk10: 2644a 1184094i bk11: 2644a 1183371i bk12: 2880a 1179577i bk13: 2880a 1180701i bk14: 2964a 1180308i bk15: 2964a 1181177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a7cb541f0 :  mf: uid=2572020, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1543334), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143873 n_act=2235 n_pre=2219 n_req=16854 n_rd=45415 n_write=22000 bw_util=0.1109
n_activity=228106 dram_eff=0.5911
bk0: 3072a 1178580i bk1: 3072a 1180579i bk2: 2944a 1181707i bk3: 2944a 1182471i bk4: 2880a 1184017i bk5: 2875a 1183721i bk6: 2660a 1185633i bk7: 2660a 1184953i bk8: 2664a 1182906i bk9: 2664a 1183085i bk10: 2640a 1184262i bk11: 2640a 1184276i bk12: 2876a 1180611i bk13: 2876a 1180622i bk14: 2976a 1180089i bk15: 2972a 1179599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143864 n_act=2241 n_pre=2225 n_req=16853 n_rd=45428 n_write=21984 bw_util=0.1109
n_activity=229042 dram_eff=0.5886
bk0: 3016a 1179739i bk1: 3020a 1180272i bk2: 2996a 1180818i bk3: 2996a 1180211i bk4: 2884a 1184185i bk5: 2888a 1184404i bk6: 2664a 1184613i bk7: 2664a 1184544i bk8: 2656a 1183009i bk9: 2652a 1182327i bk10: 2648a 1184860i bk11: 2648a 1183656i bk12: 2876a 1180955i bk13: 2876a 1180750i bk14: 2972a 1180175i bk15: 2972a 1180705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143844 n_act=2275 n_pre=2259 n_req=16841 n_rd=45380 n_write=21984 bw_util=0.1108
n_activity=228670 dram_eff=0.5892
bk0: 3016a 1180521i bk1: 3016a 1180264i bk2: 2996a 1180905i bk3: 2992a 1181170i bk4: 2856a 1184557i bk5: 2856a 1184518i bk6: 2668a 1184543i bk7: 2668a 1183757i bk8: 2656a 1182867i bk9: 2656a 1182503i bk10: 2644a 1183588i bk11: 2644a 1183249i bk12: 2828a 1181302i bk13: 2828a 1180776i bk14: 3028a 1178932i bk15: 3028a 1179358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143726 n_act=2294 n_pre=2278 n_req=16861 n_rd=45428 n_write=22016 bw_util=0.111
n_activity=228058 dram_eff=0.5915
bk0: 3012a 1179555i bk1: 3016a 1179687i bk2: 3000a 1180136i bk3: 3000a 1180208i bk4: 2864a 1184716i bk5: 2864a 1183756i bk6: 2664a 1184418i bk7: 2664a 1184748i bk8: 2624a 1184144i bk9: 2624a 1182698i bk10: 2696a 1182587i bk11: 2696a 1182694i bk12: 2828a 1180549i bk13: 2828a 1181264i bk14: 3024a 1178337i bk15: 3024a 1180329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40032
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143822 n_act=2284 n_pre=2268 n_req=16842 n_rd=45384 n_write=21984 bw_util=0.1108
n_activity=229393 dram_eff=0.5874
bk0: 3012a 1179934i bk1: 3012a 1180273i bk2: 3000a 1181352i bk3: 3000a 1181560i bk4: 2836a 1184790i bk5: 2836a 1184265i bk6: 2668a 1183865i bk7: 2668a 1184322i bk8: 2624a 1183866i bk9: 2624a 1184357i bk10: 2696a 1183477i bk11: 2696a 1182572i bk12: 2828a 1181576i bk13: 2828a 1180991i bk14: 3028a 1178844i bk15: 3028a 1179368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40243
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143806 n_act=2288 n_pre=2272 n_req=16844 n_rd=45392 n_write=21984 bw_util=0.1108
n_activity=228964 dram_eff=0.5885
bk0: 3068a 1178977i bk1: 3068a 1179725i bk2: 2996a 1180670i bk3: 2996a 1181039i bk4: 2844a 1184376i bk5: 2844a 1184512i bk6: 2660a 1184526i bk7: 2660a 1184612i bk8: 2632a 1183717i bk9: 2632a 1183382i bk10: 2696a 1182898i bk11: 2696a 1182945i bk12: 2828a 1181643i bk13: 2828a 1181872i bk14: 2972a 1179550i bk15: 2972a 1179896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215742 n_nop=1143792 n_act=2247 n_pre=2231 n_req=16868 n_rd=45456 n_write=22016 bw_util=0.111
n_activity=228500 dram_eff=0.5906
bk0: 3064a 1179159i bk1: 3064a 1179490i bk2: 2996a 1180886i bk3: 2996a 1181183i bk4: 2852a 1184734i bk5: 2852a 1183041i bk6: 2664a 1184093i bk7: 2664a 1184254i bk8: 2632a 1183163i bk9: 2632a 1183580i bk10: 2668a 1183814i bk11: 2668a 1183709i bk12: 2876a 1180886i bk13: 2876a 1180127i bk14: 2976a 1180241i bk15: 2976a 1180643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5675, Miss_rate = 0.667, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5674, Miss_rate = 0.669, Pending_hits = 756, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5678, Miss_rate = 0.670, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5677, Miss_rate = 0.671, Pending_hits = 767, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5677, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5676, Miss_rate = 0.671, Pending_hits = 764, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5678, Miss_rate = 0.672, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5678, Miss_rate = 0.672, Pending_hits = 765, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5678, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5676, Miss_rate = 0.669, Pending_hits = 790, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5678, Miss_rate = 0.669, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5679, Miss_rate = 0.670, Pending_hits = 778, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5673, Miss_rate = 0.669, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5672, Miss_rate = 0.669, Pending_hits = 802, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5678, Miss_rate = 0.669, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5679, Miss_rate = 0.669, Pending_hits = 783, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5673, Miss_rate = 0.669, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5673, Miss_rate = 0.669, Pending_hits = 778, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5674, Miss_rate = 0.669, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5674, Miss_rate = 0.669, Pending_hits = 758, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5682, Miss_rate = 0.669, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5682, Miss_rate = 0.669, Pending_hits = 772, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 124884
L2_total_cache_miss_rate = 0.6695
L2_total_cache_pending_hits = 8799
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56284
	minimum = 6
	maximum = 51
Network latency average = 8.40838
	minimum = 6
	maximum = 49
Slowest packet = 345662
Flit latency average = 6.82772
	minimum = 6
	maximum = 48
Slowest flit = 952929
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223722
	minimum = 0.0177038 (at node 5)
	maximum = 0.0265557 (at node 0)
Accepted packet rate average = 0.0223722
	minimum = 0.0177038 (at node 5)
	maximum = 0.0265557 (at node 0)
Injected flit rate average = 0.0616612
	minimum = 0.0407957 (at node 5)
	maximum = 0.0817357 (at node 42)
Accepted flit rate average= 0.0616612
	minimum = 0.0567676 (at node 5)
	maximum = 0.0851514 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0642 (4 samples)
	minimum = 6 (4 samples)
	maximum = 409 (4 samples)
Network latency average = 10.889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 390 (4 samples)
Flit latency average = 10.4435 (4 samples)
	minimum = 6 (4 samples)
	maximum = 386.75 (4 samples)
Fragmentation average = 0.275674 (4 samples)
	minimum = 0 (4 samples)
	maximum = 348.25 (4 samples)
Injected packet rate average = 0.0172502 (4 samples)
	minimum = 0.0136511 (4 samples)
	maximum = 0.0204745 (4 samples)
Accepted packet rate average = 0.0172502 (4 samples)
	minimum = 0.0136511 (4 samples)
	maximum = 0.0204745 (4 samples)
Injected flit rate average = 0.047545 (4 samples)
	minimum = 0.0314513 (4 samples)
	maximum = 0.0630555 (4 samples)
Accepted flit rate average = 0.047545 (4 samples)
	minimum = 0.0437796 (4 samples)
	maximum = 0.065659 (4 samples)
Injected packet size average = 2.7562 (4 samples)
Accepted packet size average = 2.7562 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 17 sec (1457 sec)
gpgpu_simulation_rate = 79200 (inst/sec)
gpgpu_simulation_rate = 1059 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41483
gpu_sim_insn = 28848876
gpu_ipc =     695.4385
gpu_tot_sim_cycle = 1806968
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      79.8268
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 3853
partiton_reqs_in_parallel = 912626
partiton_reqs_in_parallel_total    = 14307977
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4233
partiton_reqs_in_parallel_util = 912626
partiton_reqs_in_parallel_util_total    = 14307977
gpu_sim_cycle_parition_util = 41483
gpu_tot_sim_cycle_parition_util    = 653724
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8936
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.2564 GB/Sec
L2_BW_total  =      12.2232 GB/Sec
gpu_total_sim_rate=91409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2892958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24140, 23204, 23239, 24076, 24136, 23204, 23239, 24088, 4834, 4648, 4658, 4822, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 190634
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149576	W0_Idle:6361505	W0_Scoreboard:27512464	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 5814 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 1806967 
mrq_lat_table:106938 	16127 	10112 	21721 	25655 	19128 	10108 	8360 	9778 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124311 	91773 	718 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	147239 	4323 	41 	0 	65664 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130659 	25876 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	285 	139 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.443113  8.751553  8.128655  8.128655  7.378531  8.111801  8.528169  8.904411  8.920290  9.051471  7.777070  7.777070  9.244898  9.120806  8.263158  8.028409 
dram[1]:  7.954802  8.745341  8.143713  7.351351  8.005988  7.911242  8.782609  9.044776  7.993506  8.206667  7.890323  7.789809  8.607594  8.447205  7.521276  7.893855 
dram[2]:  8.323699  8.834355  7.953217  8.047338  7.634286  7.548023  9.166667  8.521127  8.676056  8.800000  7.679245  7.490798  9.379311  9.510489  7.925714  7.743017 
dram[3]:  8.323699  8.520710  7.677966  7.947369  7.734104  7.392265  9.315385  8.528169  7.797468  7.604939  7.757962  7.757962  8.343558  8.242424  7.538043  7.971264 
dram[4]:  7.619048  8.421053  7.502762  7.586592  7.856287  7.850299  9.695312 10.172132  8.000000  8.676056  7.954248  8.278912  9.244898  9.120806  7.897727  7.937143 
dram[5]:  7.954802  8.539394  8.293413  8.005780  7.174863  7.595376  9.268657  9.268657  7.500000  7.229412  8.645391  7.764331  9.000000  8.440994  7.508108  8.267858 
dram[6]:  7.779006  8.331361  8.005780  8.189349  8.318471  8.213837  9.007246  8.631945  7.235294  7.500000  7.757962  7.858065  8.464968  8.574194  7.850829  8.358824 
dram[7]:  8.132948  8.638037  7.743017  8.105263  7.739645  7.307262  9.000000  9.857142  7.289156  7.378049  8.271523  7.662577  8.153375  8.306250  7.473684  7.845304 
dram[8]:  7.860335  8.631902  8.503067  8.400000  8.248407  7.848485  8.177631  9.139706  7.562500  7.562500  7.757764  7.569697  9.165517  8.686275  7.639785  7.722826 
dram[9]:  8.222857  9.283871  8.099415  8.005780  7.957055  7.584795  8.864285  9.401515  7.967105  8.073334  7.479042  7.479042  8.574194  8.464968  7.427807  7.759777 
dram[10]:  8.610779  9.159236  8.710691  8.821656  7.969325  7.098361  8.391891  8.746479  7.475308  7.967105  7.834395  7.735849  9.308219  9.244898  7.554348  7.808989 
average row locality = 231988/28435 = 8.158537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       944       934       934       891       891       826       826       831       831       825       825       911       911       943       943 
dram[1]:       943       943       919       919       907       907       827       827       831       831       827       827       912       912       944       943 
dram[2]:       960       960       919       919       906       906       825       825       832       832       825       825       912       912       930       929 
dram[3]:       960       960       918       918       908       908       826       826       832       832       824       824       912       912       930       930 
dram[4]:       960       960       917       917       894       893       841       841       832       832       823       823       911       911       933       932 
dram[5]:       943       944       932       932       895       896       842       842       830       829       825       825       911       911       932       932 
dram[6]:       943       943       932       931       888       888       843       843       830       830       824       824       896       896       949       949 
dram[7]:       942       943       933       933       890       890       842       842       820       820       840       840       896       896       948       948 
dram[8]:       942       942       933       933       882       882       843       843       820       820       840       840       896       896       949       949 
dram[9]:       959       959       932       932       884       884       841       841       821       821       840       840       896       896       932       932 
dram[10]:       958       958       932       932       886       886       842       842       821       821       831       831       911       911       933       933 
total reads: 156388
bank skew: 960/820 = 1.17
chip skew: 14228/14209 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:       5827      5531      6060      5156      5840      4390      5312      5044      7017      6265      8398      6155      7021      5490      5254      5018
dram[1]:       5833      5517      5971      5048      5815      4382      5307      5042      7019      6265      8290      6144      7015      5482      5251      5015
dram[2]:       5876      5567      5965      5048      5817      4387      5335      5068      7012      6265      8299      6154      6928      5484      5212      4976
dram[3]:       5867      5564      6013      5089      5807      4378      5331      5066      7016      6262      8243      6133      6930      5480      5210      4973
dram[4]:       5867      5563      6013      5090      5793      4434      5344      5060      7015      6264      8250      6139      6934      5484      5205      4966
dram[5]:       5899      5585      6036      5093      5788      4424      5342      5059      7026      6277      8266      6157      6932      5486      5207      4967
dram[6]:       5894      5588      6036      5096      5781      4412      5335      5056      7024      6268      8266      6160      6870      5525      5236      4993
dram[7]:       5892      5595      6032      5090      5769      4405      5483      5155      6985      6221      8301      6171      6875      5528      5241      4993
dram[8]:       5888      5596      6118      5089      5822      4409      5480      5151      6983      6220      8301      6172      6832      5484      5235      4995
dram[9]:       5915      5622      6120      5092      5809      4402      5464      5158      6981      6217      8302      6168      6828      5485      5185      4940
dram[10]:       5920      5626      6075      5093      5798      4393      5459      5157      6981      6217      8447      6118      6854      5449      5182      4938
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203424 n_act=2518 n_pre=2502 n_req=21081 n_rd=56844 n_write=27480 bw_util=0.1305
n_activity=286194 dram_eff=0.5893
bk0: 3780a 1250552i bk1: 3776a 1251052i bk2: 3736a 1250803i bk3: 3736a 1250795i bk4: 3564a 1255584i bk5: 3564a 1255309i bk6: 3304a 1256824i bk7: 3304a 1256273i bk8: 3324a 1254392i bk9: 3324a 1254723i bk10: 3300a 1254372i bk11: 3300a 1255310i bk12: 3644a 1250717i bk13: 3644a 1251342i bk14: 3772a 1248704i bk15: 3772a 1250674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203228 n_act=2600 n_pre=2584 n_req=21089 n_rd=56876 n_write=27480 bw_util=0.1305
n_activity=286481 dram_eff=0.5889
bk0: 3772a 1249600i bk1: 3772a 1251078i bk2: 3676a 1252776i bk3: 3676a 1251212i bk4: 3628a 1255330i bk5: 3628a 1254280i bk6: 3308a 1256128i bk7: 3308a 1257111i bk8: 3324a 1253912i bk9: 3324a 1253691i bk10: 3308a 1253784i bk11: 3308a 1254953i bk12: 3648a 1250791i bk13: 3648a 1250241i bk14: 3776a 1248876i bk15: 3772a 1250813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37457
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f9a7d299eb0 :  mf: uid=3214662, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (1806962), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203324 n_act=2548 n_pre=2532 n_req=21091 n_rd=56868 n_write=27496 bw_util=0.1305
n_activity=286176 dram_eff=0.5896
bk0: 3840a 1249442i bk1: 3840a 1250117i bk2: 3676a 1252672i bk3: 3676a 1252497i bk4: 3624a 1253917i bk5: 3624a 1254118i bk6: 3300a 1256212i bk7: 3300a 1256187i bk8: 3328a 1254323i bk9: 3328a 1254343i bk10: 3300a 1256240i bk11: 3300a 1255777i bk12: 3648a 1250389i bk13: 3648a 1250760i bk14: 3720a 1250673i bk15: 3716a 1251231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203152 n_act=2636 n_pre=2620 n_req=21090 n_rd=56880 n_write=27480 bw_util=0.1305
n_activity=285285 dram_eff=0.5914
bk0: 3840a 1250129i bk1: 3840a 1250181i bk2: 3672a 1252189i bk3: 3672a 1251931i bk4: 3632a 1254275i bk5: 3632a 1254220i bk6: 3304a 1256511i bk7: 3304a 1256883i bk8: 3328a 1253516i bk9: 3328a 1252591i bk10: 3296a 1254901i bk11: 3296a 1254430i bk12: 3648a 1249623i bk13: 3648a 1250751i bk14: 3720a 1250152i bk15: 3720a 1251390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f9a86874480 :  mf: uid=3214663, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1806966), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203306 n_act=2547 n_pre=2531 n_req=21096 n_rd=56880 n_write=27504 bw_util=0.1305
n_activity=285085 dram_eff=0.592
bk0: 3840a 1248635i bk1: 3840a 1251065i bk2: 3668a 1252136i bk3: 3668a 1253101i bk4: 3576a 1255001i bk5: 3572a 1255242i bk6: 3364a 1256882i bk7: 3364a 1255852i bk8: 3328a 1253738i bk9: 3328a 1254272i bk10: 3292a 1255087i bk11: 3292a 1255506i bk12: 3644a 1250603i bk13: 3644a 1251040i bk14: 3732a 1250591i bk15: 3728a 1249884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203214 n_act=2603 n_pre=2587 n_req=21091 n_rd=56884 n_write=27480 bw_util=0.1305
n_activity=285975 dram_eff=0.59
bk0: 3772a 1249543i bk1: 3776a 1250859i bk2: 3728a 1251775i bk3: 3728a 1251008i bk4: 3580a 1255003i bk5: 3584a 1254961i bk6: 3368a 1255460i bk7: 3368a 1255749i bk8: 3320a 1253861i bk9: 3316a 1253293i bk10: 3300a 1255553i bk11: 3300a 1254819i bk12: 3644a 1250977i bk13: 3644a 1250837i bk14: 3728a 1250173i bk15: 3728a 1251111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3792
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203270 n_act=2599 n_pre=2583 n_req=21079 n_rd=56836 n_write=27480 bw_util=0.1304
n_activity=285434 dram_eff=0.5908
bk0: 3772a 1250871i bk1: 3772a 1250605i bk2: 3728a 1251537i bk3: 3724a 1251742i bk4: 3552a 1255539i bk5: 3552a 1255555i bk6: 3372a 1255496i bk7: 3372a 1254710i bk8: 3320a 1253771i bk9: 3320a 1253284i bk10: 3296a 1254722i bk11: 3296a 1254695i bk12: 3584a 1251345i bk13: 3584a 1250937i bk14: 3796a 1249107i bk15: 3796a 1249979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3878
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203100 n_act=2636 n_pre=2620 n_req=21103 n_rd=56892 n_write=27520 bw_util=0.1306
n_activity=285496 dram_eff=0.5913
bk0: 3768a 1249751i bk1: 3772a 1250571i bk2: 3732a 1251036i bk3: 3732a 1251040i bk4: 3560a 1255773i bk5: 3560a 1255010i bk6: 3368a 1255321i bk7: 3368a 1255549i bk8: 3280a 1255215i bk9: 3280a 1253795i bk10: 3360a 1253864i bk11: 3360a 1253883i bk12: 3584a 1250366i bk13: 3584a 1251688i bk14: 3792a 1248447i bk15: 3792a 1250709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37793
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203276 n_act=2594 n_pre=2578 n_req=21080 n_rd=56840 n_write=27480 bw_util=0.1304
n_activity=287249 dram_eff=0.5871
bk0: 3768a 1250063i bk1: 3768a 1251129i bk2: 3732a 1252492i bk3: 3732a 1252769i bk4: 3528a 1256435i bk5: 3528a 1255708i bk6: 3372a 1254961i bk7: 3372a 1255665i bk8: 3280a 1254968i bk9: 3280a 1255606i bk10: 3360a 1254637i bk11: 3360a 1253543i bk12: 3584a 1251930i bk13: 3584a 1251252i bk14: 3796a 1248739i bk15: 3796a 1249867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a7d29a590 :  mf: uid=3214664, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1806967), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203278 n_act=2594 n_pre=2578 n_req=21080 n_rd=56838 n_write=27480 bw_util=0.1304
n_activity=285929 dram_eff=0.5898
bk0: 3836a 1249106i bk1: 3836a 1250464i bk2: 3728a 1251626i bk3: 3726a 1252008i bk4: 3536a 1255796i bk5: 3536a 1255489i bk6: 3364a 1255664i bk7: 3364a 1255017i bk8: 3284a 1254703i bk9: 3284a 1254295i bk10: 3360a 1253674i bk11: 3360a 1254070i bk12: 3584a 1251309i bk13: 3584a 1252201i bk14: 3728a 1249628i bk15: 3728a 1250880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292768 n_nop=1203230 n_act=2561 n_pre=2545 n_req=21108 n_rd=56912 n_write=27520 bw_util=0.1306
n_activity=285553 dram_eff=0.5914
bk0: 3832a 1249398i bk1: 3832a 1249988i bk2: 3728a 1251730i bk3: 3728a 1252274i bk4: 3544a 1255926i bk5: 3544a 1254447i bk6: 3368a 1254977i bk7: 3368a 1255590i bk8: 3284a 1254209i bk9: 3284a 1254650i bk10: 3324a 1254743i bk11: 3324a 1255362i bk12: 3644a 1250829i bk13: 3644a 1250332i bk14: 3732a 1249966i bk15: 3732a 1250911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38677

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7106, Miss_rate = 0.669, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 7105, Miss_rate = 0.671, Pending_hits = 937, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 7110, Miss_rate = 0.671, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 7109, Miss_rate = 0.673, Pending_hits = 955, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 7109, Miss_rate = 0.672, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 7108, Miss_rate = 0.672, Pending_hits = 947, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 7110, Miss_rate = 0.673, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7110, Miss_rate = 0.673, Pending_hits = 954, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 7111, Miss_rate = 0.671, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 7109, Miss_rate = 0.670, Pending_hits = 986, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7110, Miss_rate = 0.671, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 7111, Miss_rate = 0.671, Pending_hits = 962, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 7105, Miss_rate = 0.671, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 7104, Miss_rate = 0.671, Pending_hits = 992, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 7111, Miss_rate = 0.670, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7112, Miss_rate = 0.670, Pending_hits = 976, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7105, Miss_rate = 0.671, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 7105, Miss_rate = 0.671, Pending_hits = 962, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 7105, Miss_rate = 0.671, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7105, Miss_rate = 0.671, Pending_hits = 951, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 7114, Miss_rate = 0.671, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 7114, Miss_rate = 0.671, Pending_hits = 961, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 156388
L2_total_cache_miss_rate = 0.6711
L2_total_cache_pending_hits = 11420
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6139
	minimum = 6
	maximum = 60
Network latency average = 8.42444
	minimum = 6
	maximum = 60
Slowest packet = 374987
Flit latency average = 6.86135
	minimum = 6
	maximum = 56
Slowest flit = 1033919
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224213
	minimum = 0.0177426 (at node 0)
	maximum = 0.026614 (at node 7)
Accepted packet rate average = 0.0224213
	minimum = 0.0177426 (at node 0)
	maximum = 0.026614 (at node 7)
Injected flit rate average = 0.0617964
	minimum = 0.0408852 (at node 0)
	maximum = 0.081915 (at node 42)
Accepted flit rate average= 0.0617964
	minimum = 0.0568921 (at node 0)
	maximum = 0.0853382 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3741 (5 samples)
	minimum = 6 (5 samples)
	maximum = 339.2 (5 samples)
Network latency average = 10.3961 (5 samples)
	minimum = 6 (5 samples)
	maximum = 324 (5 samples)
Flit latency average = 9.7271 (5 samples)
	minimum = 6 (5 samples)
	maximum = 320.6 (5 samples)
Fragmentation average = 0.220539 (5 samples)
	minimum = 0 (5 samples)
	maximum = 278.6 (5 samples)
Injected packet rate average = 0.0182844 (5 samples)
	minimum = 0.0144694 (5 samples)
	maximum = 0.0217024 (5 samples)
Accepted packet rate average = 0.0182844 (5 samples)
	minimum = 0.0144694 (5 samples)
	maximum = 0.0217024 (5 samples)
Injected flit rate average = 0.0503953 (5 samples)
	minimum = 0.033338 (5 samples)
	maximum = 0.0668274 (5 samples)
Accepted flit rate average = 0.0503953 (5 samples)
	minimum = 0.0464021 (5 samples)
	maximum = 0.0695948 (5 samples)
Injected packet size average = 2.75619 (5 samples)
Accepted packet size average = 2.75619 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 18 sec (1578 sec)
gpgpu_simulation_rate = 91409 (inst/sec)
gpgpu_simulation_rate = 1145 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41583
gpu_sim_insn = 28848876
gpu_ipc =     693.7661
gpu_tot_sim_cycle = 2070701
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      83.5916
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 5086
partiton_reqs_in_parallel = 914826
partiton_reqs_in_parallel_total    = 15220603
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7923
partiton_reqs_in_parallel_util = 914826
partiton_reqs_in_parallel_util_total    = 15220603
gpu_sim_cycle_parition_util = 41583
gpu_tot_sim_cycle_parition_util    = 695207
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8996
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     106.0009 GB/Sec
L2_BW_total  =      12.7951 GB/Sec
gpu_total_sim_rate=102119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472186
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28967, 27849, 27886, 28896, 28963, 27844, 27886, 28906, 4834, 4648, 4658, 4822, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 190675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189122
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178613	W0_Idle:6377047	W0_Scoreboard:28761656	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 4885 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 2070700 
mrq_lat_table:130334 	18742 	12073 	27865 	32698 	23005 	11325 	8731 	9778 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150039 	112499 	768 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	184309 	5426 	42 	0 	73993 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156598 	31253 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	364 	143 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  6.962963  7.016598  6.632411  6.429119  6.167315  6.576764  7.083333  7.153465  7.479798  7.634021  6.294872  6.189075  7.021739  7.083333  6.902041  6.930328 
dram[1]:  6.679842  6.897959  6.647773  6.339768  6.674897  6.566802  6.951923  7.158416  6.611607  6.671171  6.526549  6.413043  6.935622  6.847457  6.558139  6.478927 
dram[2]:  7.170125  7.053061  6.439216  6.389105  6.163498  6.163498  7.148515  6.942307  7.264706  6.925234  6.756881  6.517699  7.279279  7.150443  6.463035  6.509804 
dram[3]:  6.776471  7.053061  6.385214  6.537848  6.466136  6.315175  7.297980  6.816038  6.333333  6.073771  6.220339  6.273504  6.789916  6.412698  6.339694  6.488281 
dram[4]:  6.620690  6.995952  6.332047  6.533864  6.389558  6.437247  7.556122  8.137362  6.861111  6.990566  6.855140  6.791667  7.408257  7.209821  6.551181  6.787755 
dram[5]:  6.733068  7.320346  6.941909  6.773279  6.099617  6.296443  7.264706  7.125000  6.218487  6.162500  6.864486  6.386957  7.340909  6.961207  6.323194  6.760163 
dram[6]:  6.377358  6.897959  6.718875  6.937759  6.917030  6.683544  6.995283  6.929906  6.434783  6.548673  6.672727  6.495575  6.986726  6.865217  6.618677  6.971312 
dram[7]:  6.838057  7.191489  6.463320  6.616601  6.473469  5.940075  7.410000  7.484848  5.918699  5.870968  6.600877  6.377119  6.524794  6.497942  6.204380  6.367041 
dram[8]:  6.571984  6.838057  6.832653  6.669322  6.742489  6.573222  6.447826  7.129807  6.385965  6.558558  6.487069  6.487069  6.986726  6.747863  6.644531  6.443182 
dram[9]:  6.719844  7.541485  6.560784  6.560784  6.751073  6.368421  7.189321  7.405000  6.688073  6.688073  6.117886  6.068548  6.634454  6.634454  6.371647  6.573123 
dram[10]:  7.161826  7.537118  7.000000  7.305677  6.589958  6.034483  7.057143  7.125000  6.394737  6.627273  6.333333  6.443478  7.242153  7.209821  6.255639  6.551181 
average row locality = 278612/41595 = 6.698209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1134      1133      1126      1126      1078      1078       983       983      1001      1001       999       999      1087      1087      1130      1130 
dram[1]:      1132      1132      1108      1108      1097      1097       984       984      1001      1001      1001      1001      1088      1088      1131      1130 
dram[2]:      1152      1152      1108      1108      1096      1096       982       982      1002      1002       999       999      1088      1088      1115      1114 
dram[3]:      1152      1152      1107      1107      1098      1098       983       983      1002      1002       997       997      1088      1088      1115      1115 
dram[4]:      1152      1152      1106      1106      1081      1080      1001      1001      1002      1002       996       996      1087      1087      1118      1117 
dram[5]:      1132      1133      1124      1124      1082      1083      1002      1002      1000       999       998       998      1087      1087      1117      1117 
dram[6]:      1132      1132      1124      1123      1074      1074      1003      1003      1000      1000       997       997      1069      1069      1137      1137 
dram[7]:      1131      1132      1125      1125      1076      1076      1002      1002       988       988      1016      1016      1069      1069      1136      1136 
dram[8]:      1131      1131      1125      1125      1067      1067      1003      1003       988       988      1016      1016      1069      1069      1137      1137 
dram[9]:      1151      1151      1124      1124      1069      1069      1001      1001       990       990      1016      1016      1069      1069      1117      1117 
dram[10]:      1150      1150      1124      1124      1071      1071      1002      1002       990       990      1005      1005      1087      1087      1118      1118 
total reads: 187892
bank skew: 1152/982 = 1.17
chip skew: 17094/17071 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       4899      4646      5064      4309      4855      3656      4493      4264      5876      5245      7007      5142      5951      4657      4433      4231
dram[1]:       4903      4634      4989      4219      4838      3650      4489      4263      5878      5245      6919      5133      5945      4652      4431      4228
dram[2]:       4940      4677      4985      4220      4838      3653      4512      4283      5872      5246      6924      5141      5873      4653      4395      4193
dram[3]:       4932      4675      5024      4252      4831      3647      4509      4282      5876      5244      6884      5128      5875      4650      4393      4190
dram[4]:       4932      4673      5023      4253      4821      3694      4519      4276      5875      5245      6889      5131      5877      4653      4391      4185
dram[5]:       4957      4691      5041      4254      4817      3687      4518      4276      5883      5255      6904      5148      5876      4653      4392      4186
dram[6]:       4953      4694      5040      4256      4811      3675      4512      4274      5881      5247      6903      5150      5825      4688      4418      4209
dram[7]:       4951      4699      5037      4252      4802      3671      4635      4357      5848      5208      6934      5161      5829      4690      4421      4208
dram[8]:       4948      4700      5109      4251      4843      3672      4635      4354      5847      5207      6934      5161      5793      4654      4416      4211
dram[9]:       4971      4723      5111      4254      4833      3668      4620      4359      5842      5201      6935      5157      5790      4654      4373      4163
dram[10]:       4974      4724      5072      4254      4826      3661      4616      4358      5842      5202      7056      5116      5810      4623      4372      4162
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261292 n_act=3714 n_pre=3698 n_req=25319 n_rd=68300 n_write=32976 bw_util=0.1479
n_activity=348392 dram_eff=0.5814
bk0: 4536a 1320046i bk1: 4532a 1320338i bk2: 4504a 1320011i bk3: 4504a 1320430i bk4: 4312a 1325144i bk5: 4312a 1325248i bk6: 3932a 1327618i bk7: 3932a 1327372i bk8: 4004a 1325211i bk9: 4004a 1325487i bk10: 3996a 1324993i bk11: 3996a 1325386i bk12: 4348a 1320653i bk13: 4348a 1321213i bk14: 4520a 1318340i bk15: 4520a 1320492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3909
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9a7db97810 :  mf: uid=3857308, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2070700), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261102 n_act=3794 n_pre=3778 n_req=25327 n_rd=68330 n_write=32976 bw_util=0.1479
n_activity=349084 dram_eff=0.5804
bk0: 4528a 1319420i bk1: 4528a 1320534i bk2: 4432a 1322299i bk3: 4432a 1321202i bk4: 4388a 1324775i bk5: 4386a 1324251i bk6: 3936a 1326826i bk7: 3936a 1328212i bk8: 4004a 1324496i bk9: 4004a 1324268i bk10: 4004a 1324082i bk11: 4004a 1325386i bk12: 4352a 1321132i bk13: 4352a 1320474i bk14: 4524a 1318500i bk15: 4520a 1320184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261152 n_act=3756 n_pre=3740 n_req=25333 n_rd=68332 n_write=33000 bw_util=0.1479
n_activity=348959 dram_eff=0.5808
bk0: 4608a 1319081i bk1: 4608a 1318709i bk2: 4432a 1321749i bk3: 4432a 1322006i bk4: 4384a 1323061i bk5: 4384a 1323380i bk6: 3928a 1326505i bk7: 3928a 1326767i bk8: 4008a 1324993i bk9: 4008a 1324659i bk10: 3996a 1327025i bk11: 3996a 1326642i bk12: 4352a 1320512i bk13: 4352a 1320807i bk14: 4460a 1320569i bk15: 4456a 1320906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1260920 n_act=3882 n_pre=3866 n_req=25328 n_rd=68336 n_write=32976 bw_util=0.1479
n_activity=347854 dram_eff=0.5825
bk0: 4608a 1319621i bk1: 4608a 1319778i bk2: 4428a 1321783i bk3: 4428a 1321937i bk4: 4392a 1323863i bk5: 4392a 1323711i bk6: 3932a 1327085i bk7: 3932a 1327523i bk8: 4008a 1323808i bk9: 4008a 1322977i bk10: 3988a 1325347i bk11: 3988a 1325177i bk12: 4352a 1319653i bk13: 4352a 1320343i bk14: 4460a 1319910i bk15: 4460a 1321107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261278 n_act=3691 n_pre=3675 n_req=25334 n_rd=68336 n_write=33000 bw_util=0.1479
n_activity=347264 dram_eff=0.5836
bk0: 4608a 1318506i bk1: 4608a 1320470i bk2: 4424a 1321781i bk3: 4424a 1322717i bk4: 4324a 1324710i bk5: 4320a 1325150i bk6: 4004a 1327454i bk7: 4004a 1326876i bk8: 4008a 1324497i bk9: 4008a 1324802i bk10: 3984a 1325895i bk11: 3984a 1326580i bk12: 4348a 1320937i bk13: 4348a 1321104i bk14: 4472a 1320415i bk15: 4468a 1319774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7f9a7da0ae40 :  mf: uid=3857307, sid17:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2070696), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261122 n_act=3779 n_pre=3763 n_req=25329 n_rd=68340 n_write=32976 bw_util=0.1479
n_activity=348102 dram_eff=0.5821
bk0: 4528a 1319205i bk1: 4532a 1320601i bk2: 4496a 1321160i bk3: 4496a 1320460i bk4: 4328a 1324687i bk5: 4332a 1324709i bk6: 4008a 1326003i bk7: 4008a 1326174i bk8: 4000a 1324081i bk9: 3996a 1323493i bk10: 3992a 1325792i bk11: 3992a 1325399i bk12: 4348a 1321337i bk13: 4348a 1321063i bk14: 4468a 1319864i bk15: 4468a 1320378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37222
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261234 n_act=3751 n_pre=3735 n_req=25315 n_rd=68284 n_write=32976 bw_util=0.1478
n_activity=347530 dram_eff=0.5827
bk0: 4528a 1320530i bk1: 4528a 1320108i bk2: 4496a 1320996i bk3: 4492a 1321318i bk4: 4296a 1324968i bk5: 4296a 1325339i bk6: 4012a 1325824i bk7: 4012a 1325261i bk8: 4000a 1324035i bk9: 4000a 1324389i bk10: 3988a 1325746i bk11: 3988a 1325462i bk12: 4276a 1321725i bk13: 4276a 1321356i bk14: 4548a 1318507i bk15: 4548a 1319527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1260848 n_act=3888 n_pre=3872 n_req=25343 n_rd=68348 n_write=33024 bw_util=0.148
n_activity=348436 dram_eff=0.5819
bk0: 4524a 1319096i bk1: 4528a 1320342i bk2: 4500a 1320629i bk3: 4500a 1320760i bk4: 4304a 1325688i bk5: 4304a 1325126i bk6: 4008a 1326128i bk7: 4008a 1326395i bk8: 3952a 1325638i bk9: 3952a 1324204i bk10: 4064a 1324054i bk11: 4064a 1324570i bk12: 4276a 1320790i bk13: 4276a 1321707i bk14: 4544a 1317945i bk15: 4544a 1320188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36715
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261124 n_act=3804 n_pre=3788 n_req=25316 n_rd=68288 n_write=32976 bw_util=0.1478
n_activity=350257 dram_eff=0.5782
bk0: 4524a 1319702i bk1: 4524a 1320491i bk2: 4500a 1322028i bk3: 4500a 1322174i bk4: 4268a 1326274i bk5: 4268a 1325805i bk6: 4012a 1325351i bk7: 4012a 1326063i bk8: 3952a 1325965i bk9: 3952a 1327009i bk10: 4064a 1325182i bk11: 4064a 1324253i bk12: 4276a 1321797i bk13: 4276a 1321452i bk14: 4548a 1318407i bk15: 4548a 1319496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38185
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261120 n_act=3802 n_pre=3786 n_req=25318 n_rd=68296 n_write=32976 bw_util=0.1478
n_activity=348705 dram_eff=0.5808
bk0: 4604a 1318345i bk1: 4604a 1319787i bk2: 4496a 1321138i bk3: 4496a 1321275i bk4: 4276a 1325573i bk5: 4276a 1325146i bk6: 4004a 1326403i bk7: 4004a 1325664i bk8: 3960a 1325411i bk9: 3960a 1325088i bk10: 4064a 1324160i bk11: 4064a 1324398i bk12: 4276a 1321436i bk13: 4276a 1322613i bk14: 4468a 1319187i bk15: 4468a 1321157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37346
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1369980 n_nop=1261126 n_act=3735 n_pre=3719 n_req=25350 n_rd=68376 n_write=33024 bw_util=0.148
n_activity=348106 dram_eff=0.5826
bk0: 4600a 1318881i bk1: 4600a 1319769i bk2: 4496a 1321562i bk3: 4496a 1322001i bk4: 4284a 1325260i bk5: 4284a 1324537i bk6: 4008a 1325625i bk7: 4008a 1326296i bk8: 3960a 1324989i bk9: 3960a 1325477i bk10: 4020a 1325328i bk11: 4020a 1326205i bk12: 4348a 1320737i bk13: 4348a 1320218i bk14: 4472a 1319790i bk15: 4472a 1320899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8538, Miss_rate = 0.670, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8537, Miss_rate = 0.672, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8542, Miss_rate = 0.672, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8541, Miss_rate = 0.673, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8542, Miss_rate = 0.673, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8541, Miss_rate = 0.673, Pending_hits = 1147, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8542, Miss_rate = 0.674, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8542, Miss_rate = 0.674, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8543, Miss_rate = 0.672, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8541, Miss_rate = 0.672, Pending_hits = 1178, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8542, Miss_rate = 0.672, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8543, Miss_rate = 0.672, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8536, Miss_rate = 0.672, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8535, Miss_rate = 0.672, Pending_hits = 1194, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8543, Miss_rate = 0.671, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8544, Miss_rate = 0.671, Pending_hits = 1178, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8536, Miss_rate = 0.672, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8536, Miss_rate = 0.672, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8537, Miss_rate = 0.672, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8537, Miss_rate = 0.672, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8547, Miss_rate = 0.672, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8547, Miss_rate = 0.672, Pending_hits = 1151, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 187892
L2_total_cache_miss_rate = 0.6722
L2_total_cache_pending_hits = 14279
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56759
	minimum = 6
	maximum = 58
Network latency average = 8.3598
	minimum = 6
	maximum = 57
Slowest packet = 466940
Flit latency average = 6.75647
	minimum = 6
	maximum = 53
Slowest flit = 1286972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223674
	minimum = 0.0177 (at node 0)
	maximum = 0.0265499 (at node 15)
Accepted packet rate average = 0.0223674
	minimum = 0.0177 (at node 0)
	maximum = 0.0265499 (at node 15)
Injected flit rate average = 0.0616478
	minimum = 0.0407869 (at node 0)
	maximum = 0.0817181 (at node 42)
Accepted flit rate average= 0.0616478
	minimum = 0.0567553 (at node 0)
	maximum = 0.085133 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9064 (6 samples)
	minimum = 6 (6 samples)
	maximum = 292.333 (6 samples)
Network latency average = 10.0567 (6 samples)
	minimum = 6 (6 samples)
	maximum = 279.5 (6 samples)
Flit latency average = 9.23199 (6 samples)
	minimum = 6 (6 samples)
	maximum = 276 (6 samples)
Fragmentation average = 0.183783 (6 samples)
	minimum = 0 (6 samples)
	maximum = 232.167 (6 samples)
Injected packet rate average = 0.0189649 (6 samples)
	minimum = 0.0150078 (6 samples)
	maximum = 0.0225103 (6 samples)
Accepted packet rate average = 0.0189649 (6 samples)
	minimum = 0.0150078 (6 samples)
	maximum = 0.0225103 (6 samples)
Injected flit rate average = 0.0522707 (6 samples)
	minimum = 0.0345795 (6 samples)
	maximum = 0.0693092 (6 samples)
Accepted flit rate average = 0.0522707 (6 samples)
	minimum = 0.0481276 (6 samples)
	maximum = 0.0721845 (6 samples)
Injected packet size average = 2.75618 (6 samples)
Accepted packet size average = 2.75618 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 15 sec (1695 sec)
gpgpu_simulation_rate = 102119 (inst/sec)
gpgpu_simulation_rate = 1221 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41637
gpu_sim_insn = 28848876
gpu_ipc =     692.8663
gpu_tot_sim_cycle = 2334488
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      86.5038
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 5692
partiton_reqs_in_parallel = 916014
partiton_reqs_in_parallel_total    = 16135429
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3041
partiton_reqs_in_parallel_util = 916014
partiton_reqs_in_parallel_util_total    = 16135429
gpu_sim_cycle_parition_util = 41637
gpu_tot_sim_cycle_parition_util    = 736790
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9050
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     105.8634 GB/Sec
L2_BW_total  =      13.2374 GB/Sec
gpu_total_sim_rate=111693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33794, 32479, 32533, 33710, 33795, 32483, 32536, 33731, 9668, 9289, 9313, 6021, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 190721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:207867	W0_Idle:6392299	W0_Scoreboard:29998370	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 4222 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 2334487 
mrq_lat_table:156080 	23186 	14601 	32224 	37499 	26134 	12567 	9084 	9800 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	179766 	129222 	822 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	221320 	6575 	47 	0 	82331 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182343 	36829 	544 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	444 	146 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.563219  7.617761  7.090909  6.890460  6.648551  7.057693  7.533333  7.600897  8.107982  8.263158  6.699219  6.496212  7.612000  7.612000  7.467925  7.496212 
dram[1]:  7.119133  7.385768  7.092937  6.838710  7.113636  7.060150  7.471365  7.537778  7.225942  7.286920  6.983740  6.872000  7.525692  7.496063  6.923077  6.847751 
dram[2]:  7.724138  7.607547  6.790036  6.790036  6.656028  6.609155  7.665158  7.528889  7.890411  7.545852  7.150000  6.864000  7.933333  7.867769  7.014441  7.010830 
dram[3]:  7.277978  7.550562  6.934546  6.985348  6.807971  6.663121  7.739726  7.274678  6.776471  6.423792  6.683594  6.736220  7.437500  7.051852  6.700000  6.890071 
dram[4]:  7.174377  7.494424  6.687719  6.880867  6.825926  6.772059  8.079070  8.728643  7.416309  7.480519  7.370690  7.245763  8.063560  7.929167  7.102190  7.339622 
dram[5]:  7.276753  7.860558  7.444445  7.223048  6.402778  6.589286  7.724444  7.724444  6.613027  6.509434  7.379310  6.848000  7.929167  7.551587  6.730104  7.098540 
dram[6]:  6.919298  7.330855  7.223048  7.440613  7.463415  7.171875  7.593886  7.528139  6.822134  6.931727  7.189075  6.899194  7.565041  7.444000  7.078292  7.477444 
dram[7]:  7.437736  7.794466  6.967742  7.120879  6.807407  6.294520  7.936073  8.009216  6.265683  6.219780  7.130081  6.851562  7.103054  7.022642  6.626667  6.648829 
dram[8]:  7.064516  7.382022  7.391635  7.226766  7.226191  7.003846  7.040486  7.728889  6.764940  6.930612  7.016000  7.016000  7.627049  7.326772  7.103571  6.954545 
dram[9]:  7.327273  8.157895  7.169742  7.169742  7.234127  6.905303  7.720000  7.931507  7.229787  7.168777  6.593985  6.496296  7.157692  7.157692  6.872791  7.072727 
dram[10]:  7.716475  8.088353  7.501931  7.866397  7.073643  6.517857  7.589520  7.589520  6.768924  6.991769  6.746094  6.908000  7.896266  7.863636  6.710345  7.000000 
average row locality = 325236/45229 = 7.190873
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1323      1322      1310      1310      1251      1251      1156      1156      1167      1167      1161      1161      1279      1279      1322      1322 
dram[1]:      1321      1321      1289      1289      1273      1273      1157      1157      1167      1167      1164      1164      1280      1280      1323      1322 
dram[2]:      1344      1344      1289      1289      1272      1272      1155      1155      1168      1168      1162      1162      1280      1280      1304      1303 
dram[3]:      1344      1344      1288      1288      1274      1274      1156      1156      1168      1168      1160      1160      1280      1280      1304      1304 
dram[4]:      1344      1344      1287      1287      1255      1254      1177      1177      1168      1168      1159      1159      1279      1279      1307      1306 
dram[5]:      1321      1322      1307      1307      1256      1257      1178      1178      1166      1165      1161      1161      1279      1279      1306      1306 
dram[6]:      1321      1321      1307      1306      1248      1248      1179      1179      1166      1166      1160      1160      1258      1258      1329      1329 
dram[7]:      1320      1321      1308      1308      1250      1250      1178      1178      1152      1152      1182      1182      1258      1258      1328      1328 
dram[8]:      1320      1320      1308      1308      1240      1240      1179      1179      1152      1152      1182      1182      1258      1258      1329      1329 
dram[9]:      1343      1343      1307      1307      1242      1242      1177      1177      1153      1153      1182      1182      1258      1258      1306      1306 
dram[10]:      1342      1342      1307      1307      1244      1244      1178      1178      1153      1153      1169      1169      1279      1279      1307      1307 
total reads: 219396
bank skew: 1344/1152 = 1.17
chip skew: 19958/19935 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       4235      4014      4393      3739      4229      3190      3869      3668      5075      4530      6054      4447      5088      3985      3825      3647
dram[1]:       4237      4003      4329      3662      4214      3184      3865      3667      5076      4530      5977      4438      5084      3981      3824      3644
dram[2]:       4270      4041      4326      3664      4214      3186      3885      3684      5072      4531      5979      4444      5023      3982      3794      3616
dram[3]:       4264      4039      4359      3691      4208      3182      3882      3684      5075      4529      5942      4431      5025      3979      3792      3614
dram[4]:       4263      4037      4358      3691      4197      3220      3891      3679      5075      4530      5946      4433      5026      3981      3791      3610
dram[5]:       4285      4052      4376      3695      4195      3215      3890      3679      5080      4537      5960      4448      5025      3982      3792      3612
dram[6]:       4281      4054      4375      3695      4187      3202      3885      3678      5079      4531      5958      4450      4981      4010      3815      3631
dram[7]:       4279      4058      4373      3693      4179      3199      3990      3748      5051      4498      5986      4459      4984      4012      3817      3630
dram[8]:       4277      4059      4435      3692      4214      3200      3990      3746      5049      4497      5985      4460      4954      3981      3813      3633
dram[9]:       4297      4079      4436      3694      4206      3196      3977      3750      5049      4495      5986      4457      4951      3982      3776      3591
dram[10]:       4299      4081      4403      3694      4200      3191      3974      3749      5049      4496      6090      4421      4969      3956      3775      3591
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1321020 n_act=4034 n_pre=4018 n_req=29555 n_rd=79748 n_write=38472 bw_util=0.1634
n_activity=405481 dram_eff=0.5831
bk0: 5292a 1390546i bk1: 5288a 1391251i bk2: 5240a 1391105i bk3: 5240a 1391425i bk4: 5004a 1396692i bk5: 5004a 1396744i bk6: 4624a 1398860i bk7: 4624a 1398999i bk8: 4668a 1396571i bk9: 4668a 1396508i bk10: 4644a 1396039i bk11: 4644a 1396943i bk12: 5116a 1390604i bk13: 5116a 1391508i bk14: 5288a 1388534i bk15: 5288a 1391291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a971945c0 :  mf: uid=4499951, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2334486), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320792 n_act=4128 n_pre=4112 n_req=29565 n_rd=79788 n_write=38472 bw_util=0.1634
n_activity=405911 dram_eff=0.5827
bk0: 5284a 1389949i bk1: 5284a 1391265i bk2: 5156a 1393300i bk3: 5156a 1392430i bk4: 5092a 1396266i bk5: 5092a 1395566i bk6: 4628a 1397915i bk7: 4628a 1399842i bk8: 4668a 1395592i bk9: 4668a 1395958i bk10: 4656a 1395188i bk11: 4656a 1397235i bk12: 5120a 1391558i bk13: 5120a 1390967i bk14: 5292a 1388343i bk15: 5288a 1390826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320876 n_act=4074 n_pre=4058 n_req=29571 n_rd=79788 n_write=38496 bw_util=0.1635
n_activity=406015 dram_eff=0.5827
bk0: 5376a 1389271i bk1: 5376a 1389283i bk2: 5156a 1392906i bk3: 5156a 1392442i bk4: 5088a 1393904i bk5: 5088a 1394966i bk6: 4620a 1397848i bk7: 4620a 1398468i bk8: 4672a 1396247i bk9: 4672a 1396262i bk10: 4648a 1398340i bk11: 4648a 1398306i bk12: 5120a 1390744i bk13: 5120a 1391635i bk14: 5216a 1391020i bk15: 5212a 1391474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320576 n_act=4234 n_pre=4218 n_req=29566 n_rd=79792 n_write=38472 bw_util=0.1634
n_activity=404835 dram_eff=0.5843
bk0: 5376a 1389012i bk1: 5376a 1390076i bk2: 5152a 1393068i bk3: 5152a 1392911i bk4: 5096a 1395460i bk5: 5096a 1394819i bk6: 4624a 1398004i bk7: 4624a 1399141i bk8: 4672a 1394706i bk9: 4672a 1394313i bk10: 4640a 1396855i bk11: 4640a 1396889i bk12: 5120a 1389597i bk13: 5120a 1390862i bk14: 5216a 1390177i bk15: 5216a 1391880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320974 n_act=4015 n_pre=3999 n_req=29576 n_rd=79800 n_write=38504 bw_util=0.1635
n_activity=404561 dram_eff=0.5849
bk0: 5376a 1389230i bk1: 5376a 1391217i bk2: 5148a 1392939i bk3: 5148a 1393511i bk4: 5020a 1395856i bk5: 5016a 1396286i bk6: 4708a 1398930i bk7: 4708a 1398323i bk8: 4672a 1395766i bk9: 4672a 1395930i bk10: 4636a 1397561i bk11: 4636a 1398640i bk12: 5116a 1391542i bk13: 5116a 1391878i bk14: 5228a 1390896i bk15: 5224a 1390367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f9a8a6a7c60 :  mf: uid=4499952, sid23:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2334487), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320776 n_act=4133 n_pre=4117 n_req=29567 n_rd=79794 n_write=38472 bw_util=0.1634
n_activity=404867 dram_eff=0.5842
bk0: 5284a 1389444i bk1: 5288a 1391252i bk2: 5228a 1392159i bk3: 5226a 1390838i bk4: 5024a 1396286i bk5: 5028a 1396085i bk6: 4712a 1396796i bk7: 4712a 1397668i bk8: 4664a 1395361i bk9: 4660a 1394491i bk10: 4644a 1396785i bk11: 4644a 1396826i bk12: 5116a 1391349i bk13: 5116a 1390999i bk14: 5224a 1390222i bk15: 5224a 1390958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320942 n_act=4077 n_pre=4061 n_req=29553 n_rd=79740 n_write=38472 bw_util=0.1634
n_activity=404424 dram_eff=0.5846
bk0: 5284a 1391041i bk1: 5284a 1390837i bk2: 5228a 1391577i bk3: 5224a 1392444i bk4: 4992a 1396302i bk5: 4992a 1396898i bk6: 4716a 1397073i bk7: 4716a 1395781i bk8: 4664a 1394744i bk9: 4664a 1395732i bk10: 4640a 1396990i bk11: 4640a 1397196i bk12: 5032a 1391967i bk13: 5032a 1392280i bk14: 5316a 1389108i bk15: 5316a 1390202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f9a86f10fc0 :  mf: uid=4499950, sid23:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2334483), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320488 n_act=4240 n_pre=4224 n_req=29585 n_rd=79812 n_write=38528 bw_util=0.1635
n_activity=405654 dram_eff=0.5835
bk0: 5280a 1389809i bk1: 5284a 1391005i bk2: 5232a 1391392i bk3: 5232a 1392187i bk4: 5000a 1397256i bk5: 5000a 1396768i bk6: 4712a 1397101i bk7: 4712a 1397802i bk8: 4608a 1396793i bk9: 4608a 1395186i bk10: 4728a 1394934i bk11: 4728a 1395884i bk12: 5032a 1391133i bk13: 5032a 1392188i bk14: 5312a 1388541i bk15: 5312a 1391123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34953
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320848 n_act=4122 n_pre=4106 n_req=29554 n_rd=79744 n_write=38472 bw_util=0.1634
n_activity=407372 dram_eff=0.5804
bk0: 5280a 1390024i bk1: 5280a 1391599i bk2: 5232a 1392916i bk3: 5232a 1393524i bk4: 4960a 1398034i bk5: 4960a 1397167i bk6: 4716a 1396872i bk7: 4716a 1396896i bk8: 4608a 1397335i bk9: 4608a 1398591i bk10: 4728a 1396536i bk11: 4728a 1395634i bk12: 5032a 1392668i bk13: 5032a 1392129i bk14: 5316a 1388438i bk15: 5316a 1390051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36518
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320872 n_act=4110 n_pre=4094 n_req=29554 n_rd=79744 n_write=38472 bw_util=0.1634
n_activity=406004 dram_eff=0.5823
bk0: 5372a 1388879i bk1: 5372a 1390649i bk2: 5228a 1392443i bk3: 5228a 1392326i bk4: 4968a 1397146i bk5: 4968a 1396827i bk6: 4708a 1397480i bk7: 4708a 1396964i bk8: 4612a 1396906i bk9: 4612a 1396522i bk10: 4728a 1395432i bk11: 4728a 1395507i bk12: 5032a 1391459i bk13: 5032a 1393334i bk14: 5224a 1389472i bk15: 5224a 1392134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447292 n_nop=1320822 n_act=4063 n_pre=4047 n_req=29590 n_rd=79832 n_write=38528 bw_util=0.1636
n_activity=405298 dram_eff=0.5841
bk0: 5368a 1389394i bk1: 5368a 1390345i bk2: 5228a 1392554i bk3: 5228a 1393133i bk4: 4976a 1396767i bk5: 4976a 1396444i bk6: 4712a 1396875i bk7: 4712a 1397422i bk8: 4612a 1396594i bk9: 4612a 1397233i bk10: 4676a 1396128i bk11: 4676a 1397845i bk12: 5116a 1391252i bk13: 5116a 1390983i bk14: 5228a 1390072i bk15: 5228a 1391714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9969, Miss_rate = 0.671, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9968, Miss_rate = 0.673, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9974, Miss_rate = 0.673, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9973, Miss_rate = 0.674, Pending_hits = 1341, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9974, Miss_rate = 0.674, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9973, Miss_rate = 0.674, Pending_hits = 1339, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9974, Miss_rate = 0.674, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9974, Miss_rate = 0.675, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9976, Miss_rate = 0.673, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9974, Miss_rate = 0.672, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9974, Miss_rate = 0.673, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9975, Miss_rate = 0.673, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9968, Miss_rate = 0.673, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9967, Miss_rate = 0.673, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9976, Miss_rate = 0.672, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9977, Miss_rate = 0.672, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9968, Miss_rate = 0.672, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9968, Miss_rate = 0.673, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9968, Miss_rate = 0.673, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9968, Miss_rate = 0.673, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9979, Miss_rate = 0.672, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9979, Miss_rate = 0.672, Pending_hits = 1344, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 219396
L2_total_cache_miss_rate = 0.6729
L2_total_cache_pending_hits = 16952
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 113538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60827
	minimum = 6
	maximum = 46
Network latency average = 8.42087
	minimum = 6
	maximum = 46
Slowest packet = 560997
Flit latency average = 6.85123
	minimum = 6
	maximum = 42
Slowest flit = 1546613
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223384
	minimum = 0.017677 (at node 1)
	maximum = 0.0265155 (at node 23)
Accepted packet rate average = 0.0223384
	minimum = 0.017677 (at node 1)
	maximum = 0.0265155 (at node 23)
Injected flit rate average = 0.0615679
	minimum = 0.040734 (at node 1)
	maximum = 0.0816121 (at node 42)
Accepted flit rate average= 0.0615679
	minimum = 0.0566817 (at node 1)
	maximum = 0.0850226 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5781 (7 samples)
	minimum = 6 (7 samples)
	maximum = 257.143 (7 samples)
Network latency average = 9.82304 (7 samples)
	minimum = 6 (7 samples)
	maximum = 246.143 (7 samples)
Flit latency average = 8.89188 (7 samples)
	minimum = 6 (7 samples)
	maximum = 242.571 (7 samples)
Fragmentation average = 0.157528 (7 samples)
	minimum = 0 (7 samples)
	maximum = 199 (7 samples)
Injected packet rate average = 0.0194468 (7 samples)
	minimum = 0.0153891 (7 samples)
	maximum = 0.0230825 (7 samples)
Accepted packet rate average = 0.0194468 (7 samples)
	minimum = 0.0153891 (7 samples)
	maximum = 0.0230825 (7 samples)
Injected flit rate average = 0.0535989 (7 samples)
	minimum = 0.0354587 (7 samples)
	maximum = 0.0710667 (7 samples)
Accepted flit rate average = 0.0535989 (7 samples)
	minimum = 0.0493496 (7 samples)
	maximum = 0.0740185 (7 samples)
Injected packet size average = 2.75618 (7 samples)
Accepted packet size average = 2.75618 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 8 sec (1808 sec)
gpgpu_simulation_rate = 111693 (inst/sec)
gpgpu_simulation_rate = 1291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39447
gpu_sim_insn = 28848876
gpu_ipc =     731.3326
gpu_tot_sim_cycle = 2596085
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      88.8996
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 5945
partiton_reqs_in_parallel = 867834
partiton_reqs_in_parallel_total    = 17051443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9024
partiton_reqs_in_parallel_util = 867834
partiton_reqs_in_parallel_util_total    = 17051443
gpu_sim_cycle_parition_util = 39447
gpu_tot_sim_cycle_parition_util    = 778427
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9096
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.7407 GB/Sec
L2_BW_total  =      13.6014 GB/Sec
gpu_total_sim_rate=120203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630642
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38620, 37113, 37179, 38523, 38621, 37128, 37182, 38537, 9668, 9289, 9313, 6021, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 190766
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238092	W0_Idle:6407362	W0_Scoreboard:31139736	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 3722 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 2596084 
mrq_lat_table:175648 	25831 	16746 	37885 	44702 	31297 	15560 	10308 	9822 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	208495 	146984 	835 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	265237 	8634 	58 	0 	82847 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209071 	41407 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	521 	147 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.161905  7.204473  6.886154  6.720721  6.367470  6.689873  7.224719  7.279245  7.633204  7.692607  6.622896  6.324759  7.470588  7.368601  7.165080  7.187898 
dram[1]:  6.978328  7.155556  6.865204  6.537313  6.634969  6.675926  7.394636  7.228465  7.295203  7.189091  6.544850  6.459016  7.200000  7.081967  6.641177  6.504323 
dram[2]:  7.456311  7.314286  6.738461  6.656535  6.551515  6.473054  7.275472  7.062271  7.464151  7.089606  6.857143  6.626263  7.578948  7.578948  6.578635  6.498534 
dram[3]:  7.222570  7.361022  6.735384  6.613293  6.364706  6.254335  7.685259  7.014545  6.750853  6.319489  6.305466  6.558528  7.128713  6.771160  6.520588  6.637724 
dram[4]:  6.960725  7.177570  6.691132  6.732308  6.549383  6.466464  7.752941  8.203320  7.245421  7.140794  7.232472  6.877193  7.683274  7.683274  6.529412  6.545722 
dram[5]:  6.935385  7.442244  7.220065  6.907121  6.171512  6.210526  7.578544  7.520913  6.608696  6.433225  6.932862  6.518272  7.470588  7.172758  6.469388  6.765244 
dram[6]:  6.768769  7.021807  7.082540  7.359736  6.908497  6.689873  7.196363  7.249084  6.744027  6.790378  6.978648  6.647458  7.107744  7.107744  6.501433  6.752976 
dram[7]:  7.244373  7.488372  6.743202  6.784194  6.490798  6.011364  7.637065  7.696498  6.018576  5.981538  6.907217  6.722408  7.013289  6.944079  6.593023  6.536023 
dram[8]:  6.806646  7.018692  7.270358  7.041009  6.636076  6.553125  6.895471  7.467925  6.680412  6.726644  6.813560  6.767677  7.304498  6.876222  6.752976  6.595930 
dram[9]:  7.000000  7.702341  6.950156  6.822630  6.859477  6.559375  7.517110  7.814229  6.641638  6.552188  6.547231  6.340694  7.013289  6.921311  6.623880  6.744681 
dram[10]:  7.354632  7.647840  7.411960  7.666667  6.606918  6.107558  7.353160  7.298893  6.687285  6.687285  6.363344  6.446254  7.444828  7.368601  6.568048  6.768293 
average row locality = 371860/53855 = 6.904837
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1511      1502      1502      1438      1438      1313      1313      1337      1337      1335      1335      1455      1455      1509      1509 
dram[1]:      1510      1510      1478      1478      1463      1463      1314      1314      1337      1337      1338      1338      1456      1456      1510      1509 
dram[2]:      1536      1536      1478      1478      1462      1462      1312      1312      1338      1338      1336      1336      1456      1456      1489      1488 
dram[3]:      1536      1536      1477      1477      1464      1464      1313      1313      1338      1338      1333      1333      1456      1456      1489      1489 
dram[4]:      1536      1536      1476      1476      1442      1441      1337      1337      1338      1338      1332      1332      1455      1455      1492      1491 
dram[5]:      1510      1511      1499      1499      1443      1444      1338      1338      1336      1335      1334      1334      1455      1455      1491      1491 
dram[6]:      1510      1510      1499      1498      1434      1434      1339      1339      1336      1336      1333      1333      1431      1431      1517      1517 
dram[7]:      1509      1510      1500      1500      1436      1436      1338      1338      1320      1320      1358      1358      1431      1431      1516      1516 
dram[8]:      1509      1509      1500      1500      1425      1425      1339      1339      1320      1320      1358      1358      1431      1431      1517      1517 
dram[9]:      1535      1535      1499      1499      1427      1427      1337      1337      1322      1322      1358      1358      1431      1431      1491      1491 
dram[10]:      1534      1534      1499      1499      1429      1429      1338      1338      1322      1322      1343      1343      1455      1455      1492      1492 
total reads: 250900
bank skew: 1536/1312 = 1.17
chip skew: 22824/22797 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       3734      3539      3857      3286      3700      2796      3426      3249      4462      3986      5308      3906      4513      3540      3382      3225
dram[1]:       3736      3530      3801      3218      3688      2792      3423      3249      4463      3985      5241      3899      4509      3536      3381      3223
dram[2]:       3765      3564      3798      3220      3687      2794      3440      3263      4460      3986      5243      3903      4455      3537      3354      3196
dram[3]:       3759      3561      3827      3243      3683      2791      3438      3264      4463      3985      5214      3894      4458      3535      3351      3195
dram[4]:       3759      3561      3825      3244      3674      2824      3445      3259      4462      3986      5218      3896      4458      3536      3351      3192
dram[5]:       3776      3573      3840      3246      3673      2821      3445      3259      4467      3991      5230      3909      4457      3537      3351      3193
dram[6]:       3774      3575      3840      3246      3665      2809      3441      3258      4465      3986      5229      3911      4419      3562      3372      3211
dram[7]:       3771      3578      3838      3244      3659      2807      3533      3320      4441      3957      5253      3920      4422      3565      3374      3209
dram[8]:       3769      3579      3891      3244      3688      2806      3533      3318      4439      3956      5252      3920      4395      3537      3371      3212
dram[9]:       3787      3597      3893      3245      3682      2804      3521      3321      4437      3953      5253      3917      4393      3538      3338      3175
dram[10]:       3790      3598      3863      3245      3677      2799      3518      3320      4437      3953      5344      3886      4408      3514      3337      3176
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375778 n_act=4802 n_pre=4786 n_req=33793 n_rd=91204 n_write=43968 bw_util=0.1778
n_activity=465074 dram_eff=0.5813
bk0: 6048a 1456674i bk1: 6044a 1457725i bk2: 6008a 1456865i bk3: 6008a 1457880i bk4: 5752a 1462860i bk5: 5752a 1463070i bk6: 5252a 1466383i bk7: 5252a 1466565i bk8: 5348a 1463364i bk9: 5348a 1463404i bk10: 5340a 1463001i bk11: 5340a 1463868i bk12: 5820a 1457215i bk13: 5820a 1458366i bk14: 6036a 1454432i bk15: 6036a 1457246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41432
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375514 n_act=4914 n_pre=4898 n_req=33803 n_rd=91244 n_write=43968 bw_util=0.1778
n_activity=465187 dram_eff=0.5813
bk0: 6040a 1455975i bk1: 6040a 1457919i bk2: 5912a 1459243i bk3: 5912a 1458512i bk4: 5852a 1462154i bk5: 5852a 1461787i bk6: 5256a 1465425i bk7: 5256a 1467081i bk8: 5348a 1462765i bk9: 5348a 1462962i bk10: 5352a 1462173i bk11: 5352a 1463887i bk12: 5824a 1457844i bk13: 5824a 1457640i bk14: 6040a 1454300i bk15: 6036a 1456649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3967
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375590 n_act=4856 n_pre=4840 n_req=33813 n_rd=91252 n_write=44000 bw_util=0.1779
n_activity=465398 dram_eff=0.5812
bk0: 6144a 1455558i bk1: 6144a 1455445i bk2: 5912a 1458711i bk3: 5912a 1458813i bk4: 5848a 1460227i bk5: 5848a 1461284i bk6: 5248a 1465115i bk7: 5248a 1465604i bk8: 5352a 1463081i bk9: 5352a 1463400i bk10: 5344a 1465194i bk11: 5344a 1465748i bk12: 5824a 1457246i bk13: 5824a 1458596i bk14: 5956a 1456620i bk15: 5952a 1457472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375314 n_act=5012 n_pre=4996 n_req=33804 n_rd=91248 n_write=43968 bw_util=0.1779
n_activity=464184 dram_eff=0.5826
bk0: 6144a 1455243i bk1: 6144a 1456238i bk2: 5908a 1459162i bk3: 5908a 1458944i bk4: 5856a 1461199i bk5: 5856a 1460873i bk6: 5252a 1465195i bk7: 5252a 1465966i bk8: 5352a 1461769i bk9: 5352a 1461257i bk10: 5332a 1463942i bk11: 5332a 1463865i bk12: 5824a 1455551i bk13: 5824a 1457205i bk14: 5956a 1456049i bk15: 5956a 1457903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a95513dc0 :  mf: uid=5142596, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2596084), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375702 n_act=4799 n_pre=4783 n_req=33814 n_rd=91254 n_write=44000 bw_util=0.1779
n_activity=463656 dram_eff=0.5834
bk0: 6144a 1454939i bk1: 6144a 1457227i bk2: 5904a 1458560i bk3: 5904a 1459931i bk4: 5768a 1462152i bk5: 5762a 1462492i bk6: 5348a 1466163i bk7: 5348a 1465408i bk8: 5352a 1462764i bk9: 5352a 1462946i bk10: 5328a 1464371i bk11: 5328a 1465642i bk12: 5820a 1458348i bk13: 5820a 1458757i bk14: 5968a 1456655i bk15: 5964a 1456452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375492 n_act=4921 n_pre=4905 n_req=33805 n_rd=91252 n_write=43968 bw_util=0.1779
n_activity=464557 dram_eff=0.5821
bk0: 6040a 1455767i bk1: 6044a 1457597i bk2: 5996a 1457964i bk3: 5996a 1456619i bk4: 5772a 1462365i bk5: 5776a 1462197i bk6: 5352a 1463882i bk7: 5352a 1465077i bk8: 5344a 1462374i bk9: 5340a 1461334i bk10: 5336a 1463703i bk11: 5336a 1463900i bk12: 5820a 1457807i bk13: 5820a 1457875i bk14: 5964a 1456510i bk15: 5964a 1457548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39424
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375636 n_act=4881 n_pre=4865 n_req=33789 n_rd=91188 n_write=43968 bw_util=0.1778
n_activity=463738 dram_eff=0.5829
bk0: 6040a 1456729i bk1: 6040a 1456460i bk2: 5996a 1457296i bk3: 5992a 1458743i bk4: 5736a 1462208i bk5: 5736a 1463667i bk6: 5356a 1463829i bk7: 5356a 1463179i bk8: 5344a 1461931i bk9: 5344a 1462739i bk10: 5332a 1463763i bk11: 5332a 1464469i bk12: 5724a 1458431i bk13: 5724a 1459183i bk14: 6068a 1454335i bk15: 6068a 1456014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40483
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375254 n_act=5000 n_pre=4984 n_req=33825 n_rd=91268 n_write=44032 bw_util=0.178
n_activity=464789 dram_eff=0.5822
bk0: 6036a 1456366i bk1: 6040a 1457350i bk2: 6000a 1457183i bk3: 6000a 1458165i bk4: 5744a 1463234i bk5: 5744a 1463160i bk6: 5352a 1464344i bk7: 5352a 1464902i bk8: 5280a 1463616i bk9: 5280a 1462288i bk10: 5432a 1461822i bk11: 5432a 1462805i bk12: 5724a 1457608i bk13: 5724a 1459214i bk14: 6064a 1454380i bk15: 6064a 1457385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38979
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375570 n_act=4912 n_pre=4896 n_req=33790 n_rd=91192 n_write=43968 bw_util=0.1778
n_activity=466814 dram_eff=0.5791
bk0: 6036a 1455997i bk1: 6036a 1457909i bk2: 6000a 1458931i bk3: 6000a 1459573i bk4: 5700a 1464234i bk5: 5700a 1463788i bk6: 5356a 1464070i bk7: 5356a 1464489i bk8: 5280a 1464363i bk9: 5280a 1465785i bk10: 5432a 1463292i bk11: 5432a 1462578i bk12: 5724a 1459453i bk13: 5724a 1459071i bk14: 6068a 1453975i bk15: 6068a 1456170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40234
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375582 n_act=4902 n_pre=4886 n_req=33792 n_rd=91200 n_write=43968 bw_util=0.1778
n_activity=465074 dram_eff=0.5813
bk0: 6140a 1455017i bk1: 6140a 1456769i bk2: 5996a 1458313i bk3: 5996a 1458545i bk4: 5708a 1463367i bk5: 5708a 1463376i bk6: 5348a 1464748i bk7: 5348a 1464364i bk8: 5288a 1463425i bk9: 5288a 1463334i bk10: 5432a 1462187i bk11: 5432a 1462458i bk12: 5724a 1457974i bk13: 5724a 1460471i bk14: 5964a 1455403i bk15: 5964a 1458126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3973
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1520538 n_nop=1375512 n_act=4857 n_pre=4841 n_req=33832 n_rd=91296 n_write=44032 bw_util=0.178
n_activity=464734 dram_eff=0.5824
bk0: 6136a 1454889i bk1: 6136a 1456286i bk2: 5996a 1458619i bk3: 5996a 1459206i bk4: 5716a 1463059i bk5: 5716a 1462890i bk6: 5352a 1464171i bk7: 5352a 1464652i bk8: 5288a 1463642i bk9: 5288a 1464131i bk10: 5372a 1463056i bk11: 5372a 1464951i bk12: 5820a 1457708i bk13: 5820a 1457628i bk14: 5968a 1456316i bk15: 5968a 1458176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11401, Miss_rate = 0.672, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11400, Miss_rate = 0.674, Pending_hits = 1343, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11406, Miss_rate = 0.674, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11405, Miss_rate = 0.674, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11407, Miss_rate = 0.674, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11406, Miss_rate = 0.674, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11406, Miss_rate = 0.675, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11406, Miss_rate = 0.675, Pending_hits = 1355, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11408, Miss_rate = 0.673, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11406, Miss_rate = 0.673, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11406, Miss_rate = 0.673, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11407, Miss_rate = 0.674, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11399, Miss_rate = 0.674, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11398, Miss_rate = 0.673, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11408, Miss_rate = 0.673, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11409, Miss_rate = 0.673, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11399, Miss_rate = 0.673, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11399, Miss_rate = 0.673, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11400, Miss_rate = 0.673, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11400, Miss_rate = 0.673, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11412, Miss_rate = 0.673, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11412, Miss_rate = 0.673, Pending_hits = 1352, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 250900
L2_total_cache_miss_rate = 0.6735
L2_total_cache_pending_hits = 17123
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51148
	minimum = 6
	maximum = 44
Network latency average = 8.39419
	minimum = 6
	maximum = 42
Slowest packet = 653207
Flit latency average = 6.85179
	minimum = 6
	maximum = 38
Slowest flit = 1846954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235786
	minimum = 0.0186584 (at node 0)
	maximum = 0.0279876 (at node 3)
Accepted packet rate average = 0.0235786
	minimum = 0.0186584 (at node 0)
	maximum = 0.0279876 (at node 3)
Injected flit rate average = 0.0649861
	minimum = 0.0429955 (at node 0)
	maximum = 0.0861431 (at node 42)
Accepted flit rate average= 0.0649861
	minimum = 0.0598286 (at node 0)
	maximum = 0.0897429 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3198 (8 samples)
	minimum = 6 (8 samples)
	maximum = 230.5 (8 samples)
Network latency average = 9.64443 (8 samples)
	minimum = 6 (8 samples)
	maximum = 220.625 (8 samples)
Flit latency average = 8.63687 (8 samples)
	minimum = 6 (8 samples)
	maximum = 217 (8 samples)
Fragmentation average = 0.137837 (8 samples)
	minimum = 0 (8 samples)
	maximum = 174.125 (8 samples)
Injected packet rate average = 0.0199633 (8 samples)
	minimum = 0.0157978 (8 samples)
	maximum = 0.0236956 (8 samples)
Accepted packet rate average = 0.0199633 (8 samples)
	minimum = 0.0157978 (8 samples)
	maximum = 0.0236956 (8 samples)
Injected flit rate average = 0.0550223 (8 samples)
	minimum = 0.0364008 (8 samples)
	maximum = 0.0729513 (8 samples)
Accepted flit rate average = 0.0550223 (8 samples)
	minimum = 0.0506595 (8 samples)
	maximum = 0.0759841 (8 samples)
Injected packet size average = 2.75617 (8 samples)
Accepted packet size average = 2.75617 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 1 sec (1921 sec)
gpgpu_simulation_rate = 120141 (inst/sec)
gpgpu_simulation_rate = 1351 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38929
gpu_sim_insn = 28848876
gpu_ipc =     741.0639
gpu_tot_sim_cycle = 2857164
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      90.8733
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 6375
partiton_reqs_in_parallel = 856438
partiton_reqs_in_parallel_total    = 17919277
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5715
partiton_reqs_in_parallel_util = 856438
partiton_reqs_in_parallel_util_total    = 17919277
gpu_sim_cycle_parition_util = 38929
gpu_tot_sim_cycle_parition_util    = 817874
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9137
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.2275 GB/Sec
L2_BW_total  =      13.9013 GB/Sec
gpu_total_sim_rate=127587

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43446, 41750, 41825, 43335, 43447, 41769, 41829, 43346, 9668, 9289, 9313, 6021, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 190805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 218
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:268225	W0_Idle:6422565	W0_Scoreboard:32268937	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 3333 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 2857163 
mrq_lat_table:197130 	29908 	19267 	42407 	50064 	35854 	18481 	11401 	9911 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	241206 	160743 	869 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	308954 	10889 	74 	0 	83363 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235374 	46387 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	596 	149 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.761468  7.806154  7.404130  7.233429  6.892128  7.229358  7.838130  7.894928  8.233334  8.294776  7.148867  6.839009  8.129568  8.022951  7.688822  7.712121 
dram[1]:  7.570149  7.755352  7.375375  7.037249  7.178041  7.220895  8.014706  7.841727  7.827465  7.718750  7.070288  6.981072  7.796178  7.673981  7.151685  7.011019 
dram[2]:  8.074766  7.926606  7.244838  7.160350  7.090909  7.008696  7.891304  7.669014  8.057971  7.668965  7.394649  7.155340  8.242424  8.242424  7.079320  6.997199 
dram[3]:  7.830816  7.975385  7.241888  7.115942  6.894587  6.778711  8.316793  7.618881  7.267974  6.780488  6.823529  7.086817  7.722397  7.351351  7.059322  7.099432 
dram[4]:  7.556851  7.783784  7.196481  7.238938  7.086567  7.000000  8.394737  8.861111  7.776224  7.668965  7.784452  7.417509  8.351536  8.351536  7.067797  7.045071 
dram[5]:  7.525223  8.053968  7.743034  7.421365  6.690141  6.730878  8.213235  8.153285  7.121795  6.897515  7.474576  7.044728  8.075908  7.768254  6.966574  7.270349 
dram[6]:  7.350725  7.615616  7.648318  7.886436  7.463722  7.235474  7.814685  7.869718  7.214286  7.261438  7.522184  7.179153  7.694534  7.694534  7.044077  7.264205 
dram[7]:  7.848297  8.102237  7.252174  7.294461  7.026706  6.523416  8.274074  8.335821  6.505952  6.429412  7.455446  7.263666  7.596826  7.525157  7.100000  7.002740 
dram[8]:  7.390671  7.612613  7.843260  7.558912  7.177370  7.090634  7.500000  8.097826  7.143791  7.190790  7.358306  7.310679  7.897690  7.454829  7.305714  7.102778 
dram[9]:  7.598240  8.331190  7.465672  7.334311  7.410095  7.096677  8.149635  8.458333  7.147059  7.054839  7.081505  6.866261  7.596826  7.501567  7.084986  7.249275 
dram[10]:  7.969231  8.274760  7.990416  8.254126  7.145896  6.622535  7.978571  7.921986  7.194079  7.147059  6.885449  6.971787  8.049342  7.970684  7.067797  7.273256 
average row locality = 418484/56107 = 7.458677
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1701      1700      1686      1686      1611      1611      1486      1486      1503      1503      1497      1497      1647      1647      1701      1701 
dram[1]:      1699      1699      1659      1659      1639      1639      1487      1487      1503      1503      1501      1501      1648      1648      1702      1701 
dram[2]:      1728      1728      1659      1659      1638      1638      1485      1485      1504      1504      1499      1499      1648      1648      1678      1677 
dram[3]:      1728      1728      1658      1658      1640      1640      1486      1486      1504      1504      1496      1496      1648      1648      1678      1678 
dram[4]:      1728      1728      1657      1657      1616      1615      1513      1513      1504      1504      1495      1495      1647      1647      1681      1680 
dram[5]:      1699      1700      1682      1682      1617      1618      1514      1514      1502      1501      1497      1497      1647      1647      1680      1680 
dram[6]:      1699      1699      1682      1681      1608      1608      1515      1515      1502      1502      1496      1496      1620      1620      1709      1709 
dram[7]:      1698      1699      1683      1683      1610      1610      1514      1514      1484      1484      1524      1524      1620      1620      1708      1708 
dram[8]:      1698      1698      1683      1683      1598      1598      1515      1515      1484      1484      1524      1524      1620      1620      1709      1709 
dram[9]:      1727      1727      1682      1682      1600      1600      1513      1513      1485      1485      1524      1524      1620      1620      1680      1680 
dram[10]:      1726      1726      1682      1682      1602      1602      1514      1514      1485      1485      1507      1507      1647      1647      1681      1681 
total reads: 282404
bank skew: 1728/1484 = 1.16
chip skew: 25688/25661 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       3344      3170      3464      2954      3333      2525      3060      2901      3993      3568      4750      3502      4008      3149      3024      2885
dram[1]:       3345      3162      3413      2894      3322      2521      3057      2902      3994      3568      4690      3494      4005      3146      3023      2883
dram[2]:       3371      3192      3411      2896      3321      2522      3071      2914      3991      3569      4691      3498      3958      3146      3000      2859
dram[3]:       3366      3190      3436      2916      3317      2519      3069      2915      3994      3568      4663      3488      3960      3145      2997      2859
dram[4]:       3365      3189      3435      2916      3308      2548      3076      2911      3993      3569      4666      3490      3959      3145      2998      2856
dram[5]:       3381      3200      3450      2919      3308      2545      3076      2911      3997      3573      4678      3502      3959      3146      2998      2857
dram[6]:       3379      3202      3450      2920      3299      2534      3073      2910      3996      3568      4676      3503      3925      3167      3017      2874
dram[7]:       3376      3205      3448      2918      3294      2532      3154      2964      3974      3543      4698      3512      3927      3170      3018      2872
dram[8]:       3375      3205      3496      2918      3320      2531      3155      2963      3972      3542      4697      3511      3903      3145      3016      2875
dram[9]:       3391      3221      3497      2919      3314      2529      3143      2965      3973      3541      4698      3509      3902      3146      2986      2841
dram[10]:       3393      3222      3471      2919      3311      2525      3141      2965      3973      3541      4780      3481      3915      3126      2986      2842
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7f9a7f136080 :  mf: uid=5785239, sid13:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (2857162), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430722 n_act=5000 n_pre=4984 n_req=38029 n_rd=102652 n_write=49464 bw_util=0.191
n_activity=520635 dram_eff=0.5843
bk0: 6804a 1522039i bk1: 6800a 1524137i bk2: 6744a 1522781i bk3: 6744a 1524176i bk4: 6444a 1529625i bk5: 6444a 1529629i bk6: 5944a 1532789i bk7: 5944a 1533350i bk8: 6012a 1529736i bk9: 6012a 1530146i bk10: 5988a 1529676i bk11: 5988a 1530475i bk12: 6588a 1522542i bk13: 6588a 1524152i bk14: 6804a 1520071i bk15: 6804a 1522877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430434 n_act=5120 n_pre=5104 n_req=38041 n_rd=102700 n_write=49464 bw_util=0.1911
n_activity=520740 dram_eff=0.5844
bk0: 6796a 1521580i bk1: 6796a 1524241i bk2: 6636a 1525204i bk3: 6636a 1524761i bk4: 6556a 1528725i bk5: 6556a 1528149i bk6: 5948a 1532085i bk7: 5948a 1533727i bk8: 6012a 1529301i bk9: 6012a 1529070i bk10: 6004a 1528846i bk11: 6004a 1530861i bk12: 6592a 1523285i bk13: 6592a 1523264i bk14: 6808a 1519454i bk15: 6804a 1521964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f9a7f1febd0 :  mf: uid=5785240, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2857163), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430528 n_act=5054 n_pre=5038 n_req=38051 n_rd=102706 n_write=49496 bw_util=0.1911
n_activity=521256 dram_eff=0.584
bk0: 6912a 1520985i bk1: 6912a 1521400i bk2: 6636a 1524597i bk3: 6634a 1525057i bk4: 6552a 1526752i bk5: 6552a 1527750i bk6: 5940a 1531262i bk7: 5940a 1532389i bk8: 6016a 1529775i bk9: 6016a 1530140i bk10: 5996a 1531716i bk11: 5996a 1532884i bk12: 6592a 1522783i bk13: 6592a 1524108i bk14: 6712a 1521955i bk15: 6708a 1522985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43897
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430230 n_act=5220 n_pre=5204 n_req=38042 n_rd=102704 n_write=49464 bw_util=0.1911
n_activity=519681 dram_eff=0.5856
bk0: 6912a 1520396i bk1: 6912a 1522402i bk2: 6632a 1524954i bk3: 6632a 1525209i bk4: 6560a 1527973i bk5: 6560a 1527275i bk6: 5944a 1531610i bk7: 5944a 1532262i bk8: 6016a 1528213i bk9: 6016a 1527757i bk10: 5984a 1530898i bk11: 5984a 1530802i bk12: 6592a 1521160i bk13: 6592a 1523137i bk14: 6712a 1521444i bk15: 6712a 1523386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430616 n_act=4999 n_pre=4983 n_req=38056 n_rd=102720 n_write=49504 bw_util=0.1911
n_activity=519349 dram_eff=0.5862
bk0: 6912a 1520586i bk1: 6912a 1522759i bk2: 6628a 1524451i bk3: 6628a 1526198i bk4: 6464a 1528580i bk5: 6460a 1528830i bk6: 6052a 1532441i bk7: 6052a 1531884i bk8: 6016a 1529128i bk9: 6016a 1529598i bk10: 5980a 1530600i bk11: 5980a 1532533i bk12: 6588a 1523993i bk13: 6588a 1524588i bk14: 6724a 1521774i bk15: 6720a 1522306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430408 n_act=5129 n_pre=5113 n_req=38043 n_rd=102708 n_write=49464 bw_util=0.1911
n_activity=520170 dram_eff=0.5851
bk0: 6796a 1521368i bk1: 6800a 1523813i bk2: 6728a 1524286i bk3: 6728a 1523019i bk4: 6468a 1529250i bk5: 6472a 1528867i bk6: 6056a 1530320i bk7: 6056a 1531653i bk8: 6008a 1528815i bk9: 6004a 1528032i bk10: 5988a 1530705i bk11: 5988a 1530836i bk12: 6588a 1523365i bk13: 6588a 1523143i bk14: 6720a 1522191i bk15: 6720a 1523543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430556 n_act=5087 n_pre=5071 n_req=38027 n_rd=102644 n_write=49464 bw_util=0.191
n_activity=519182 dram_eff=0.586
bk0: 6796a 1522232i bk1: 6796a 1522523i bk2: 6728a 1523215i bk3: 6724a 1524909i bk4: 6432a 1528900i bk5: 6432a 1530472i bk6: 6060a 1530104i bk7: 6060a 1529727i bk8: 6008a 1528401i bk9: 6008a 1529111i bk10: 5984a 1530248i bk11: 5984a 1531386i bk12: 6480a 1524161i bk13: 6480a 1524733i bk14: 6836a 1520004i bk15: 6836a 1521649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430150 n_act=5210 n_pre=5194 n_req=38067 n_rd=102732 n_write=49536 bw_util=0.1912
n_activity=520409 dram_eff=0.5852
bk0: 6792a 1521977i bk1: 6796a 1523225i bk2: 6732a 1523563i bk3: 6732a 1524458i bk4: 6440a 1529897i bk5: 6440a 1529682i bk6: 6056a 1530755i bk7: 6056a 1531207i bk8: 5936a 1530241i bk9: 5936a 1528765i bk10: 6096a 1528177i bk11: 6096a 1529473i bk12: 6480a 1523156i bk13: 6480a 1525301i bk14: 6832a 1519868i bk15: 6832a 1523274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41808
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430490 n_act=5118 n_pre=5102 n_req=38028 n_rd=102648 n_write=49464 bw_util=0.191
n_activity=522531 dram_eff=0.5822
bk0: 6792a 1521706i bk1: 6792a 1524266i bk2: 6732a 1525159i bk3: 6732a 1525688i bk4: 6392a 1530781i bk5: 6392a 1530798i bk6: 6060a 1530165i bk7: 6060a 1531085i bk8: 5936a 1530566i bk9: 5936a 1532535i bk10: 6096a 1529881i bk11: 6096a 1529318i bk12: 6480a 1524735i bk13: 6480a 1524827i bk14: 6836a 1518913i bk15: 6836a 1521506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a84255760 :  mf: uid=5785238, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2857159), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430506 n_act=5110 n_pre=5094 n_req=38028 n_rd=102648 n_write=49464 bw_util=0.191
n_activity=520359 dram_eff=0.5846
bk0: 6908a 1520412i bk1: 6908a 1522578i bk2: 6728a 1524251i bk3: 6728a 1524804i bk4: 6400a 1530055i bk5: 6400a 1530088i bk6: 6052a 1531121i bk7: 6052a 1530831i bk8: 5940a 1529845i bk9: 5940a 1530137i bk10: 6096a 1528707i bk11: 6096a 1528954i bk12: 6480a 1523568i bk13: 6480a 1526240i bk14: 6720a 1520779i bk15: 6720a 1523624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42452
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1592822 n_nop=1430428 n_act=5061 n_pre=5045 n_req=38072 n_rd=102752 n_write=49536 bw_util=0.1912
n_activity=520342 dram_eff=0.5853
bk0: 6904a 1520160i bk1: 6904a 1522285i bk2: 6728a 1524917i bk3: 6728a 1525236i bk4: 6408a 1530110i bk5: 6408a 1529683i bk6: 6056a 1530612i bk7: 6056a 1531302i bk8: 5940a 1529952i bk9: 5940a 1530890i bk10: 6028a 1529660i bk11: 6028a 1531998i bk12: 6588a 1523005i bk13: 6588a 1522909i bk14: 6724a 1521914i bk15: 6724a 1523771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42367

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12832, Miss_rate = 0.673, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12831, Miss_rate = 0.674, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12838, Miss_rate = 0.674, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12837, Miss_rate = 0.675, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12839, Miss_rate = 0.674, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12838, Miss_rate = 0.675, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12838, Miss_rate = 0.675, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12838, Miss_rate = 0.675, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12841, Miss_rate = 0.674, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12839, Miss_rate = 0.674, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12838, Miss_rate = 0.674, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12839, Miss_rate = 0.674, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12831, Miss_rate = 0.674, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12830, Miss_rate = 0.674, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12841, Miss_rate = 0.673, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12842, Miss_rate = 0.673, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12831, Miss_rate = 0.674, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12831, Miss_rate = 0.674, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12831, Miss_rate = 0.674, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12831, Miss_rate = 0.674, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12844, Miss_rate = 0.673, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12844, Miss_rate = 0.673, Pending_hits = 1357, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 282404
L2_total_cache_miss_rate = 0.6739
L2_total_cache_pending_hits = 17213
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59142
	minimum = 6
	maximum = 50
Network latency average = 8.46693
	minimum = 6
	maximum = 50
Slowest packet = 746156
Flit latency average = 6.94838
	minimum = 6
	maximum = 46
Slowest flit = 2145489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238923
	minimum = 0.0189067 (at node 0)
	maximum = 0.02836 (at node 11)
Accepted packet rate average = 0.0238923
	minimum = 0.0189067 (at node 0)
	maximum = 0.02836 (at node 11)
Injected flit rate average = 0.0658508
	minimum = 0.0435676 (at node 0)
	maximum = 0.0872894 (at node 42)
Accepted flit rate average= 0.0658508
	minimum = 0.0606247 (at node 0)
	maximum = 0.0909371 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1277 (9 samples)
	minimum = 6 (9 samples)
	maximum = 210.444 (9 samples)
Network latency average = 9.5136 (9 samples)
	minimum = 6 (9 samples)
	maximum = 201.667 (9 samples)
Flit latency average = 8.44926 (9 samples)
	minimum = 6 (9 samples)
	maximum = 198 (9 samples)
Fragmentation average = 0.122522 (9 samples)
	minimum = 0 (9 samples)
	maximum = 154.778 (9 samples)
Injected packet rate average = 0.0203998 (9 samples)
	minimum = 0.0161432 (9 samples)
	maximum = 0.0242139 (9 samples)
Accepted packet rate average = 0.0203998 (9 samples)
	minimum = 0.0161432 (9 samples)
	maximum = 0.0242139 (9 samples)
Injected flit rate average = 0.0562254 (9 samples)
	minimum = 0.0371971 (9 samples)
	maximum = 0.0745444 (9 samples)
Accepted flit rate average = 0.0562254 (9 samples)
	minimum = 0.0517668 (9 samples)
	maximum = 0.0776455 (9 samples)
Injected packet size average = 2.75617 (9 samples)
Accepted packet size average = 2.75617 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 55 sec (2035 sec)
gpgpu_simulation_rate = 127587 (inst/sec)
gpgpu_simulation_rate = 1404 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39474
gpu_sim_insn = 28848876
gpu_ipc =     730.8323
gpu_tot_sim_cycle = 3118788
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      92.5003
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 6734
partiton_reqs_in_parallel = 868428
partiton_reqs_in_parallel_total    = 18775715
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.2986
partiton_reqs_in_parallel_util = 868428
partiton_reqs_in_parallel_util_total    = 18775715
gpu_sim_cycle_parition_util = 39474
gpu_tot_sim_cycle_parition_util    = 856803
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9175
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     111.6643 GB/Sec
L2_BW_total  =      14.1485 GB/Sec
gpu_total_sim_rate=134243

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789098
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48272, 46389, 46471, 48152, 48273, 46411, 46476, 48165, 9668, 9289, 9313, 6021, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 190842
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:298223	W0_Idle:6438344	W0_Scoreboard:33415044	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 3022 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 3118787 
mrq_lat_table:216453 	32286 	21280 	48162 	57258 	41451 	21486 	12746 	9925 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	269547 	178895 	880 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	352915 	12910 	80 	0 	83879 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261905 	51167 	796 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	673 	150 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.440633  7.284238  7.305483  7.083544  6.624060  6.829457  7.356707  7.447531  7.728125  7.825949  6.951977  6.615592  7.857558  7.678977  7.370757  7.313471 
dram[1]:  7.474801  7.554960  6.931645  6.727273  6.676543  6.643734  7.940790  7.737179  7.632716  7.585889  6.662162  6.555851  7.367847  7.115789  6.854369  6.705463 
dram[2]:  7.680000  7.441861  7.148825  7.002558  6.877862  6.774436  7.398773  7.136095  7.635802  7.319527  7.159883  6.841667  8.000000  7.906433  6.681928  6.615752 
dram[3]:  7.598945  7.762803  6.825437  6.791564  6.581509  6.425178  8.152027  7.401841  7.109195  6.686487  6.457895  6.596774  7.387978  6.897959  6.730583  6.730583 
dram[4]:  7.365729  7.598945  7.106493  7.069767  6.855297  6.713924  7.776730  8.029221  7.319527  7.276471  7.524540  7.214706  7.857558  7.857558  6.641148  6.560284 
dram[5]:  7.244216  7.360313  7.358839  7.096692  6.457421  6.397590  8.084968  7.980645  6.905028  6.751366  7.014286  6.635135  7.950000  7.466851  6.719128  6.801471 
dram[6]:  7.244216  7.357702  7.437333  7.638356  7.050667  6.867532  7.638889  7.545732  6.905028  6.983051  7.260355  6.932203  7.182065  7.182065  6.706856  6.754762 
dram[7]:  7.432718  7.514667  6.992481  6.855037  6.732824  6.285036  8.084968  8.138158  6.300518  6.204082  7.025140  6.797297  7.551429  7.362117  6.817307  6.736342 
dram[8]:  7.204604  7.279070  7.602180  7.361477  6.674300  6.708440  7.279412  7.592024  6.988506  6.988506  7.104520  7.025140  7.382681  7.029255  6.987685  6.722749 
dram[9]:  7.251889  7.718499  7.132992  6.920596  7.037533  6.713555  7.875796  8.134869  6.837079  6.798882  6.947514  6.688830  7.466102  7.301105  6.818182  6.885856 
dram[10]:  7.715818  7.972299  7.683196  7.900850  6.617128  6.330121  7.829114  7.635802  6.914773  6.798882  6.620321  6.585106  7.529248  7.425824  6.705314  6.837439 
average row locality = 465108/65189 = 7.134762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1890      1889      1878      1878      1798      1798      1643      1643      1673      1673      1671      1671      1823      1823      1888      1888 
dram[1]:      1888      1888      1848      1848      1829      1829      1644      1644      1673      1673      1675      1675      1824      1824      1889      1888 
dram[2]:      1920      1920      1848      1848      1828      1828      1642      1642      1674      1674      1673      1673      1824      1824      1863      1862 
dram[3]:      1920      1920      1847      1847      1830      1830      1643      1643      1674      1674      1669      1669      1824      1824      1863      1863 
dram[4]:      1920      1920      1846      1846      1803      1802      1673      1673      1674      1674      1668      1668      1823      1823      1866      1865 
dram[5]:      1888      1889      1874      1874      1804      1805      1674      1674      1672      1671      1670      1670      1823      1823      1865      1865 
dram[6]:      1888      1888      1874      1873      1794      1794      1675      1675      1672      1672      1669      1669      1793      1793      1897      1897 
dram[7]:      1887      1888      1875      1875      1796      1796      1674      1674      1652      1652      1700      1700      1793      1793      1896      1896 
dram[8]:      1887      1887      1875      1875      1783      1783      1675      1675      1652      1652      1700      1700      1793      1793      1897      1897 
dram[9]:      1919      1919      1874      1874      1785      1785      1673      1673      1654      1654      1700      1700      1793      1793      1865      1865 
dram[10]:      1918      1918      1874      1874      1787      1787      1674      1674      1654      1654      1681      1681      1823      1823      1866      1866 
total reads: 313908
bank skew: 1920/1642 = 1.17
chip skew: 28554/28523 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       3032      2875      3130      2672      3005      2281      2784      2641      3613      3230      4288      3166      3651      2873      2749      2623
dram[1]:       3033      2868      3085      2618      2995      2277      2782      2642      3613      3230      4234      3159      3648      2869      2748      2622
dram[2]:       3057      2895      3083      2620      2994      2279      2795      2652      3611      3230      4235      3162      3605      2870      2726      2599
dram[3]:       3052      2894      3106      2638      2991      2276      2793      2654      3614      3230      4211      3155      3607      2869      2724      2599
dram[4]:       3052      2892      3105      2638      2984      2302      2799      2649      3613      3230      4215      3157      3607      2869      2725      2596
dram[5]:       3065      2902      3117      2640      2983      2300      2800      2650      3616      3234      4225      3168      3606      2870      2724      2598
dram[6]:       3063      2904      3117      2641      2975      2289      2797      2649      3615      3230      4224      3169      3576      2890      2742      2612
dram[7]:       3061      2906      3115      2640      2971      2289      2870      2698      3595      3207      4244      3177      3578      2892      2743      2611
dram[8]:       3059      2907      3158      2639      2993      2287      2870      2697      3594      3206      4243      3177      3556      2870      2741      2613
dram[9]:       3074      2922      3160      2640      2989      2286      2859      2699      3593      3204      4244      3174      3555      2871      2714      2583
dram[10]:       3077      2922      3135      2640      2986      2282      2858      2698      3593      3205      4317      3150      3567      2852      2713      2584
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485446 n_act=5810 n_pre=5794 n_req=42267 n_rd=114108 n_write=54960 bw_util=0.2029
n_activity=580014 dram_eff=0.583
bk0: 7560a 1587935i bk1: 7556a 1589996i bk2: 7512a 1588409i bk3: 7512a 1590436i bk4: 7192a 1595502i bk5: 7192a 1595521i bk6: 6572a 1599880i bk7: 6572a 1600317i bk8: 6692a 1596420i bk9: 6692a 1597016i bk10: 6684a 1596249i bk11: 6684a 1597533i bk12: 7292a 1589048i bk13: 7292a 1591056i bk14: 7552a 1586076i bk15: 7552a 1588746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485106 n_act=5956 n_pre=5940 n_req=42279 n_rd=114156 n_write=54960 bw_util=0.203
n_activity=579995 dram_eff=0.5832
bk0: 7552a 1587306i bk1: 7552a 1590394i bk2: 7392a 1590798i bk3: 7392a 1590838i bk4: 7316a 1594296i bk5: 7316a 1594054i bk6: 6576a 1599282i bk7: 6576a 1601204i bk8: 6692a 1596380i bk9: 6692a 1596406i bk10: 6700a 1595277i bk11: 6700a 1597602i bk12: 7296a 1589653i bk13: 7296a 1589758i bk14: 7556a 1585300i bk15: 7552a 1587622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485218 n_act=5872 n_pre=5856 n_req=42293 n_rd=114172 n_write=55000 bw_util=0.2031
n_activity=580397 dram_eff=0.583
bk0: 7680a 1586590i bk1: 7680a 1587076i bk2: 7392a 1590540i bk3: 7392a 1591103i bk4: 7312a 1592508i bk5: 7312a 1593997i bk6: 6568a 1598390i bk7: 6568a 1599427i bk8: 6696a 1596539i bk9: 6696a 1597096i bk10: 6692a 1598475i bk11: 6692a 1599859i bk12: 7296a 1589521i bk13: 7296a 1591183i bk14: 7452a 1587711i bk15: 7448a 1588955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1484894 n_act=6060 n_pre=6044 n_req=42280 n_rd=114160 n_write=54960 bw_util=0.203
n_activity=579001 dram_eff=0.5842
bk0: 7680a 1586367i bk1: 7680a 1588396i bk2: 7388a 1590575i bk3: 7388a 1590977i bk4: 7320a 1593452i bk5: 7320a 1593145i bk6: 6572a 1598602i bk7: 6572a 1599530i bk8: 6696a 1594967i bk9: 6696a 1594714i bk10: 6676a 1597825i bk11: 6676a 1597606i bk12: 7296a 1587627i bk13: 7296a 1589643i bk14: 7452a 1587409i bk15: 7452a 1589150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a7f875900 :  mf: uid=6427884, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3118787), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485314 n_act=5823 n_pre=5807 n_req=42294 n_rd=114174 n_write=55000 bw_util=0.2031
n_activity=578194 dram_eff=0.5852
bk0: 7680a 1586273i bk1: 7680a 1588864i bk2: 7384a 1589870i bk3: 7384a 1592477i bk4: 7212a 1594319i bk5: 7206a 1595263i bk6: 6692a 1599192i bk7: 6692a 1598873i bk8: 6696a 1595822i bk9: 6696a 1596600i bk10: 6672a 1597443i bk11: 6672a 1599487i bk12: 7292a 1590193i bk13: 7292a 1591214i bk14: 7464a 1587378i bk15: 7460a 1588243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485104 n_act=5953 n_pre=5937 n_req=42281 n_rd=114164 n_write=54960 bw_util=0.203
n_activity=579147 dram_eff=0.584
bk0: 7552a 1587211i bk1: 7556a 1589328i bk2: 7496a 1589943i bk3: 7496a 1588729i bk4: 7216a 1594881i bk5: 7220a 1594769i bk6: 6696a 1597009i bk7: 6696a 1598921i bk8: 6688a 1595908i bk9: 6684a 1595468i bk10: 6680a 1597739i bk11: 6680a 1597855i bk12: 7292a 1589983i bk13: 7292a 1589907i bk14: 7460a 1588245i bk15: 7460a 1589226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485268 n_act=5907 n_pre=5891 n_req=42263 n_rd=114092 n_write=54960 bw_util=0.2029
n_activity=577513 dram_eff=0.5854
bk0: 7552a 1587954i bk1: 7552a 1588595i bk2: 7496a 1589085i bk3: 7492a 1590695i bk4: 7176a 1594833i bk5: 7176a 1596555i bk6: 6700a 1597081i bk7: 6700a 1596828i bk8: 6688a 1594860i bk9: 6688a 1595926i bk10: 6676a 1596984i bk11: 6676a 1598029i bk12: 7172a 1590526i bk13: 7172a 1591334i bk14: 7588a 1585468i bk15: 7588a 1586757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47355
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1484834 n_act=6036 n_pre=6020 n_req=42307 n_rd=114188 n_write=55040 bw_util=0.2031
n_activity=579484 dram_eff=0.5841
bk0: 7548a 1587565i bk1: 7552a 1589292i bk2: 7500a 1588997i bk3: 7500a 1590225i bk4: 7184a 1596235i bk5: 7184a 1595672i bk6: 6696a 1597633i bk7: 6696a 1598647i bk8: 6608a 1596737i bk9: 6608a 1595591i bk10: 6800a 1594832i bk11: 6800a 1596267i bk12: 7172a 1589927i bk13: 7172a 1592413i bk14: 7584a 1585746i bk15: 7584a 1589138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45701
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485190 n_act=5944 n_pre=5928 n_req=42264 n_rd=114096 n_write=54960 bw_util=0.2029
n_activity=581624 dram_eff=0.5813
bk0: 7548a 1587523i bk1: 7548a 1590214i bk2: 7500a 1590789i bk3: 7500a 1591824i bk4: 7132a 1597006i bk5: 7132a 1597280i bk6: 6700a 1596976i bk7: 6700a 1597841i bk8: 6608a 1597100i bk9: 6608a 1599489i bk10: 6800a 1596853i bk11: 6800a 1595999i bk12: 7172a 1591298i bk13: 7172a 1591931i bk14: 7588a 1584950i bk15: 7588a 1587160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46477
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485222 n_act=5924 n_pre=5908 n_req=42266 n_rd=114104 n_write=54960 bw_util=0.2029
n_activity=579782 dram_eff=0.5832
bk0: 7676a 1586055i bk1: 7676a 1587770i bk2: 7496a 1589794i bk3: 7496a 1590829i bk4: 7140a 1596026i bk5: 7140a 1596323i bk6: 6692a 1598154i bk7: 6692a 1598021i bk8: 6616a 1596732i bk9: 6616a 1597401i bk10: 6800a 1595508i bk11: 6800a 1596456i bk12: 7172a 1590107i bk13: 7172a 1593409i bk14: 7460a 1586996i bk15: 7460a 1589392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4609
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666118 n_nop=1485068 n_act=5905 n_pre=5889 n_req=42314 n_rd=114216 n_write=55040 bw_util=0.2032
n_activity=579914 dram_eff=0.5837
bk0: 7672a 1585863i bk1: 7672a 1588343i bk2: 7496a 1591090i bk3: 7496a 1591474i bk4: 7148a 1596139i bk5: 7148a 1596177i bk6: 6696a 1597891i bk7: 6696a 1598624i bk8: 6616a 1596591i bk9: 6616a 1597883i bk10: 6724a 1596451i bk11: 6724a 1598838i bk12: 7292a 1589678i bk13: 7292a 1589753i bk14: 7464a 1587771i bk15: 7464a 1589679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14264, Miss_rate = 0.673, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14263, Miss_rate = 0.674, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14270, Miss_rate = 0.674, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14269, Miss_rate = 0.675, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 14272, Miss_rate = 0.675, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14271, Miss_rate = 0.675, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 14270, Miss_rate = 0.676, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14270, Miss_rate = 0.676, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14273, Miss_rate = 0.674, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 14271, Miss_rate = 0.674, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14270, Miss_rate = 0.674, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14271, Miss_rate = 0.674, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14262, Miss_rate = 0.674, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 14261, Miss_rate = 0.674, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14273, Miss_rate = 0.674, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14274, Miss_rate = 0.674, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14262, Miss_rate = 0.674, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14262, Miss_rate = 0.674, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14263, Miss_rate = 0.674, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14263, Miss_rate = 0.674, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14277, Miss_rate = 0.674, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14277, Miss_rate = 0.674, Pending_hits = 1366, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 313908
L2_total_cache_miss_rate = 0.6743
L2_total_cache_pending_hits = 17366
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52935
	minimum = 6
	maximum = 51
Network latency average = 8.40454
	minimum = 6
	maximum = 51
Slowest packet = 839157
Flit latency average = 6.86132
	minimum = 6
	maximum = 47
Slowest flit = 2313164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235624
	minimum = 0.0186457 (at node 0)
	maximum = 0.0279685 (at node 19)
Accepted packet rate average = 0.0235624
	minimum = 0.0186457 (at node 0)
	maximum = 0.0279685 (at node 19)
Injected flit rate average = 0.0649416
	minimum = 0.0429661 (at node 0)
	maximum = 0.0860842 (at node 42)
Accepted flit rate average= 0.0649416
	minimum = 0.0597877 (at node 0)
	maximum = 0.0896816 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.96788 (10 samples)
	minimum = 6 (10 samples)
	maximum = 194.5 (10 samples)
Network latency average = 9.40269 (10 samples)
	minimum = 6 (10 samples)
	maximum = 186.6 (10 samples)
Flit latency average = 8.29047 (10 samples)
	minimum = 6 (10 samples)
	maximum = 182.9 (10 samples)
Fragmentation average = 0.11027 (10 samples)
	minimum = 0 (10 samples)
	maximum = 139.3 (10 samples)
Injected packet rate average = 0.0207161 (10 samples)
	minimum = 0.0163935 (10 samples)
	maximum = 0.0245893 (10 samples)
Accepted packet rate average = 0.0207161 (10 samples)
	minimum = 0.0163935 (10 samples)
	maximum = 0.0245893 (10 samples)
Injected flit rate average = 0.057097 (10 samples)
	minimum = 0.037774 (10 samples)
	maximum = 0.0756984 (10 samples)
Accepted flit rate average = 0.057097 (10 samples)
	minimum = 0.0525688 (10 samples)
	maximum = 0.0788491 (10 samples)
Injected packet size average = 2.75617 (10 samples)
Accepted packet size average = 2.75617 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 49 sec (2149 sec)
gpgpu_simulation_rate = 134243 (inst/sec)
gpgpu_simulation_rate = 1451 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38949
gpu_sim_insn = 28848876
gpu_ipc =     740.6833
gpu_tot_sim_cycle = 3379887
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      93.8900
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 7146
partiton_reqs_in_parallel = 856878
partiton_reqs_in_parallel_total    = 19644143
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0656
partiton_reqs_in_parallel_util = 856878
partiton_reqs_in_parallel_util_total    = 19644143
gpu_sim_cycle_parition_util = 38949
gpu_tot_sim_cycle_parition_util    = 896277
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9209
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.1694 GB/Sec
L2_BW_total  =      14.3596 GB/Sec
gpu_total_sim_rate=140228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53098, 51020, 51116, 52964, 53102, 51043, 51127, 52998, 14506, 13938, 13970, 10853, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 190882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:328286	W0_Idle:6453340	W0_Scoreboard:34543623	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 2768 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 3379886 
mrq_lat_table:238093 	36418 	23899 	52797 	62673 	45751 	24268 	13755 	10017 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302368 	192551 	907 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	396760 	15039 	95 	0 	84394 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288036 	56314 	902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	748 	152 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.933504  7.771930  7.732997  7.506113  7.056098  7.268844  7.855457  7.949254  8.214501  8.314984  7.385246  7.039062  8.401686  8.217033  7.796992  7.738806 
dram[1]:  7.969151  8.051948  7.344743  7.135392  7.115385  7.081340  8.457143  8.196923  8.068250  8.020649  7.089005  6.979382  7.853018  7.593909  7.237209  7.086560 
dram[2]:  8.186047  7.939850  7.566751  7.417284  7.324257  7.217073  7.899110  7.627507  8.119403  7.793696  7.601124  7.274194  8.548572  8.451978  7.088167  7.020689 
dram[3]:  8.102302  8.271541  7.236145  7.201439  7.016588  6.854167  8.674267  7.855457  7.534626  7.064935  6.880102  7.023438  7.873684  7.369458  7.137850  7.137850 
dram[4]:  7.861042  8.102302  7.523809  7.486284  7.298995  7.152709  8.294833  8.554859  7.749288  7.705382  7.976331  7.659091  8.401686  8.401686  7.078704  6.963553 
dram[5]:  7.730673  7.850633  7.783715  7.515971  6.886256  6.823944  8.611987  8.504673  7.326146  7.131234  7.453039  7.062827  8.449153  7.954787  7.125874  7.209906 
dram[6]:  7.730673  7.848101  7.904393  8.068602  7.502591  7.313131  8.152239  8.056047  7.326146  7.405994  7.705714  7.368853  7.697369  7.657068  7.151030  7.200461 
dram[7]:  7.925831  8.010336  7.409201  7.268409  7.173267  6.708333  8.611987  8.666667  6.701755  6.570024  7.470270  7.235602  8.035714  7.800000  7.231482  7.148741 
dram[8]:  7.689826  7.766917  8.073878  7.786260  7.111386  7.146766  7.780627  8.056047  7.366391  7.366391  7.551913  7.470270  7.862903  7.500000  7.440476  7.134703 
dram[9]:  7.743276  8.225974  7.553086  7.335732  7.486979  7.151742  8.396923  8.663492  7.249322  7.171582  7.390374  7.123711  7.948370  7.779255  7.192941  7.295943 
dram[10]:  8.223376  8.487936  8.157333  8.335150  7.051471  6.753521  8.348624  8.100890  7.288828  7.171582  7.049223  7.012887  8.018766  7.912698  7.111628  7.246446 
average row locality = 511732/67451 = 7.586722
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2079      2078      2062      2062      1971      1971      1816      1816      1839      1839      1833      1833      2015      2015      2080      2080 
dram[1]:      2077      2077      2029      2029      2005      2005      1817      1817      1839      1839      1838      1838      2016      2016      2081      2080 
dram[2]:      2112      2112      2029      2029      2004      2004      1815      1815      1840      1840      1836      1836      2016      2016      2052      2051 
dram[3]:      2112      2112      2028      2028      2006      2006      1816      1816      1840      1840      1832      1832      2016      2016      2052      2052 
dram[4]:      2112      2112      2027      2027      1977      1976      1849      1849      1840      1840      1831      1831      2015      2015      2055      2054 
dram[5]:      2077      2078      2057      2057      1978      1979      1850      1850      1838      1837      1833      1833      2015      2015      2054      2054 
dram[6]:      2077      2077      2057      2056      1968      1968      1851      1851      1838      1838      1832      1832      1982      1982      2089      2089 
dram[7]:      2076      2077      2058      2058      1970      1970      1850      1850      1816      1816      1866      1866      1982      1982      2088      2088 
dram[8]:      2076      2076      2058      2058      1956      1956      1851      1851      1816      1816      1866      1866      1982      1982      2089      2089 
dram[9]:      2111      2111      2057      2057      1958      1958      1849      1849      1817      1817      1866      1866      1982      1982      2054      2054 
dram[10]:      2110      2110      2057      2057      1960      1960      1850      1850      1817      1817      1845      1845      2015      2015      2055      2055 
total reads: 345412
bank skew: 2112/1815 = 1.16
chip skew: 31418/31387 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       2776      2633      2873      2455      2765      2103      2545      2414      3306      2957      3923      2901      3321      2617      2515      2400
dram[1]:       2777      2627      2832      2406      2756      2100      2542      2415      3307      2957      3874      2895      3319      2614      2514      2399
dram[2]:       2799      2652      2830      2408      2755      2101      2554      2424      3304      2958      3874      2898      3279      2614      2495      2379
dram[3]:       2795      2651      2851      2424      2752      2098      2552      2425      3307      2958      3851      2890      3282      2613      2492      2379
dram[4]:       2794      2649      2850      2424      2745      2122      2558      2421      3306      2958      3854      2892      3281      2614      2494      2376
dram[5]:       2807      2658      2862      2427      2744      2120      2558      2422      3309      2961      3864      2901      3280      2614      2493      2378
dram[6]:       2805      2659      2862      2428      2736      2110      2556      2421      3308      2957      3863      2903      3252      2632      2509      2392
dram[7]:       2803      2662      2861      2426      2733      2109      2622      2465      3290      2936      3881      2910      3254      2634      2510      2390
dram[8]:       2801      2662      2900      2426      2753      2107      2623      2464      3289      2936      3880      2910      3235      2614      2508      2392
dram[9]:       2815      2676      2901      2426      2749      2107      2613      2466      3289      2935      3881      2907      3234      2615      2484      2364
dram[10]:       2817      2676      2879      2427      2746      2103      2611      2466      3289      2935      3948      2885      3245      2598      2484      2366
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540427 n_act=6008 n_pre=5992 n_req=46503 n_rd=125556 n_write=60456 bw_util=0.214
n_activity=635879 dram_eff=0.5851
bk0: 8316a 1653425i bk1: 8312a 1656644i bk2: 8248a 1654343i bk3: 8248a 1656801i bk4: 7884a 1662001i bk5: 7884a 1661943i bk6: 7264a 1666232i bk7: 7264a 1667335i bk8: 7356a 1663016i bk9: 7356a 1663690i bk10: 7332a 1663225i bk11: 7332a 1664385i bk12: 8060a 1654906i bk13: 8060a 1657244i bk14: 8320a 1651010i bk15: 8320a 1654430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50479
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a7410c8f0 :  mf: uid=7070527, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3379884), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540051 n_act=6168 n_pre=6152 n_req=46517 n_rd=125612 n_write=60456 bw_util=0.2141
n_activity=635993 dram_eff=0.5851
bk0: 8308a 1652886i bk1: 8308a 1656285i bk2: 8116a 1656822i bk3: 8116a 1657197i bk4: 8020a 1660986i bk5: 8020a 1660653i bk6: 7268a 1666101i bk7: 7268a 1668028i bk8: 7356a 1663027i bk9: 7356a 1663022i bk10: 7352a 1661908i bk11: 7352a 1664537i bk12: 8064a 1655083i bk13: 8064a 1655504i bk14: 8324a 1650492i bk15: 8320a 1653074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48234
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540191 n_act=6070 n_pre=6054 n_req=46531 n_rd=125628 n_write=60496 bw_util=0.2141
n_activity=636295 dram_eff=0.585
bk0: 8448a 1651592i bk1: 8448a 1652790i bk2: 8116a 1656309i bk3: 8116a 1657510i bk4: 8016a 1659277i bk5: 8016a 1660540i bk6: 7260a 1665089i bk7: 7260a 1666330i bk8: 7360a 1662942i bk9: 7360a 1663728i bk10: 7344a 1665092i bk11: 7344a 1666821i bk12: 8064a 1655517i bk13: 8064a 1657392i bk14: 8208a 1652965i bk15: 8204a 1654784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1539843 n_act=6270 n_pre=6254 n_req=46518 n_rd=125616 n_write=60456 bw_util=0.2141
n_activity=635234 dram_eff=0.5858
bk0: 8448a 1651969i bk1: 8448a 1654695i bk2: 8112a 1656528i bk3: 8112a 1657115i bk4: 8024a 1659775i bk5: 8024a 1660220i bk6: 7264a 1664905i bk7: 7264a 1666121i bk8: 7360a 1661550i bk9: 7360a 1661127i bk10: 7328a 1664429i bk11: 7328a 1664525i bk12: 8064a 1653336i bk13: 8064a 1655352i bk14: 8208a 1653003i bk15: 8208a 1654910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540265 n_act=6023 n_pre=6007 n_req=46536 n_rd=125640 n_write=60504 bw_util=0.2142
n_activity=634261 dram_eff=0.587
bk0: 8448a 1651934i bk1: 8448a 1655014i bk2: 8108a 1655814i bk3: 8108a 1658782i bk4: 7908a 1660632i bk5: 7904a 1661851i bk6: 7396a 1665572i bk7: 7396a 1665428i bk8: 7360a 1662515i bk9: 7360a 1663332i bk10: 7324a 1663942i bk11: 7324a 1666497i bk12: 8060a 1656030i bk13: 8060a 1657014i bk14: 8220a 1652669i bk15: 8216a 1653704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f9a85e68a20 :  mf: uid=7070528, sid27:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3379886), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540059 n_act=6161 n_pre=6145 n_req=46519 n_rd=125618 n_write=60456 bw_util=0.2141
n_activity=635040 dram_eff=0.586
bk0: 8308a 1652932i bk1: 8312a 1655457i bk2: 8228a 1656086i bk3: 8226a 1654758i bk4: 7912a 1661798i bk5: 7916a 1661577i bk6: 7400a 1663476i bk7: 7400a 1665745i bk8: 7352a 1662355i bk9: 7348a 1662049i bk10: 7332a 1664193i bk11: 7332a 1664787i bk12: 8060a 1655556i bk13: 8060a 1655883i bk14: 8216a 1653734i bk15: 8216a 1655206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47243
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540241 n_act=6105 n_pre=6089 n_req=46501 n_rd=125548 n_write=60456 bw_util=0.214
n_activity=633083 dram_eff=0.5876
bk0: 8308a 1653807i bk1: 8308a 1654681i bk2: 8228a 1655260i bk3: 8224a 1656486i bk4: 7872a 1661209i bk5: 7872a 1663320i bk6: 7404a 1663765i bk7: 7404a 1663501i bk8: 7352a 1661251i bk9: 7352a 1662466i bk10: 7328a 1663471i bk11: 7328a 1665018i bk12: 7928a 1656413i bk13: 7928a 1657051i bk14: 8356a 1650691i bk15: 8356a 1652438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49371
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f9a8b921190 :  mf: uid=7070526, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3379881), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1539767 n_act=6246 n_pre=6230 n_req=46549 n_rd=125652 n_write=60544 bw_util=0.2142
n_activity=635340 dram_eff=0.5861
bk0: 8304a 1653598i bk1: 8308a 1655376i bk2: 8232a 1655172i bk3: 8232a 1656786i bk4: 7880a 1662567i bk5: 7880a 1662587i bk6: 7400a 1664398i bk7: 7400a 1664858i bk8: 7264a 1663138i bk9: 7264a 1662181i bk10: 7464a 1661546i bk11: 7464a 1663155i bk12: 7928a 1655552i bk13: 7928a 1658130i bk14: 8352a 1651138i bk15: 8352a 1654663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47421
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540143 n_act=6152 n_pre=6136 n_req=46502 n_rd=125552 n_write=60456 bw_util=0.214
n_activity=637474 dram_eff=0.5836
bk0: 8304a 1653409i bk1: 8304a 1656379i bk2: 8232a 1656906i bk3: 8232a 1658080i bk4: 7824a 1663749i bk5: 7824a 1663856i bk6: 7404a 1663146i bk7: 7404a 1664272i bk8: 7264a 1663618i bk9: 7264a 1666298i bk10: 7464a 1663352i bk11: 7464a 1662772i bk12: 7928a 1656603i bk13: 7928a 1658042i bk14: 8356a 1650084i bk15: 8356a 1652787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540179 n_act=6134 n_pre=6118 n_req=46502 n_rd=125552 n_write=60456 bw_util=0.214
n_activity=635754 dram_eff=0.5852
bk0: 8444a 1651473i bk1: 8444a 1653481i bk2: 8228a 1655369i bk3: 8228a 1657160i bk4: 7832a 1662754i bk5: 7832a 1663006i bk6: 7396a 1664434i bk7: 7396a 1664514i bk8: 7268a 1663664i bk9: 7268a 1664197i bk10: 7464a 1662494i bk11: 7464a 1663127i bk12: 7928a 1655607i bk13: 7928a 1659284i bk14: 8216a 1652452i bk15: 8216a 1655322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48122
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1738439 n_nop=1540009 n_act=6115 n_pre=6099 n_req=46554 n_rd=125672 n_write=60544 bw_util=0.2142
n_activity=635476 dram_eff=0.5861
bk0: 8440a 1651353i bk1: 8440a 1654240i bk2: 8228a 1657095i bk3: 8228a 1657611i bk4: 7840a 1662797i bk5: 7840a 1662809i bk6: 7400a 1664478i bk7: 7400a 1665082i bk8: 7268a 1663147i bk9: 7268a 1664489i bk10: 7380a 1662836i bk11: 7380a 1665539i bk12: 8060a 1655244i bk13: 8060a 1655440i bk14: 8220a 1653262i bk15: 8220a 1655312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15695, Miss_rate = 0.674, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15694, Miss_rate = 0.675, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15702, Miss_rate = 0.675, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15701, Miss_rate = 0.675, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15704, Miss_rate = 0.675, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15703, Miss_rate = 0.675, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15702, Miss_rate = 0.676, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15702, Miss_rate = 0.676, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15706, Miss_rate = 0.674, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15704, Miss_rate = 0.674, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15702, Miss_rate = 0.674, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15703, Miss_rate = 0.675, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15694, Miss_rate = 0.675, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15693, Miss_rate = 0.674, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15706, Miss_rate = 0.674, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15707, Miss_rate = 0.674, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15694, Miss_rate = 0.674, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15694, Miss_rate = 0.675, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15694, Miss_rate = 0.675, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15694, Miss_rate = 0.674, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15709, Miss_rate = 0.674, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15709, Miss_rate = 0.674, Pending_hits = 1369, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 345412
L2_total_cache_miss_rate = 0.6746
L2_total_cache_pending_hits = 17430
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59709
	minimum = 6
	maximum = 47
Network latency average = 8.46793
	minimum = 6
	maximum = 44
Slowest packet = 931896
Flit latency average = 6.94942
	minimum = 6
	maximum = 40
Slowest flit = 2787941
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02388
	minimum = 0.018897 (at node 5)
	maximum = 0.0283455 (at node 0)
Accepted packet rate average = 0.02388
	minimum = 0.018897 (at node 5)
	maximum = 0.0283455 (at node 0)
Injected flit rate average = 0.065817
	minimum = 0.0435452 (at node 5)
	maximum = 0.0872445 (at node 42)
Accepted flit rate average= 0.065817
	minimum = 0.0605936 (at node 5)
	maximum = 0.0908904 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.84327 (11 samples)
	minimum = 6 (11 samples)
	maximum = 181.091 (11 samples)
Network latency average = 9.31771 (11 samples)
	minimum = 6 (11 samples)
	maximum = 173.636 (11 samples)
Flit latency average = 8.16855 (11 samples)
	minimum = 6 (11 samples)
	maximum = 169.909 (11 samples)
Fragmentation average = 0.100245 (11 samples)
	minimum = 0 (11 samples)
	maximum = 126.636 (11 samples)
Injected packet rate average = 0.0210037 (11 samples)
	minimum = 0.0166211 (11 samples)
	maximum = 0.0249308 (11 samples)
Accepted packet rate average = 0.0210037 (11 samples)
	minimum = 0.0166211 (11 samples)
	maximum = 0.0249308 (11 samples)
Injected flit rate average = 0.0578898 (11 samples)
	minimum = 0.0382987 (11 samples)
	maximum = 0.076748 (11 samples)
Accepted flit rate average = 0.0578898 (11 samples)
	minimum = 0.0532984 (11 samples)
	maximum = 0.0799438 (11 samples)
Injected packet size average = 2.75617 (11 samples)
Accepted packet size average = 2.75617 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 43 sec (2263 sec)
gpgpu_simulation_rate = 140228 (inst/sec)
gpgpu_simulation_rate = 1493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39160
gpu_sim_insn = 28848876
gpu_ipc =     736.6924
gpu_tot_sim_cycle = 3641197
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      95.0749
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 7378
partiton_reqs_in_parallel = 861520
partiton_reqs_in_parallel_total    = 20501021
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8669
partiton_reqs_in_parallel_util = 861520
partiton_reqs_in_parallel_util_total    = 20501021
gpu_sim_cycle_parition_util = 39160
gpu_tot_sim_cycle_parition_util    = 935226
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9241
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     112.5596 GB/Sec
L2_BW_total  =      14.5397 GB/Sec
gpu_total_sim_rate=145824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947554
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57924, 55658, 55762, 57779, 57928, 55686, 55773, 57806, 14506, 13938, 13970, 10853, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 190902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 315
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:358387	W0_Idle:6468454	W0_Scoreboard:35685594	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 2556 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 3641196 
mrq_lat_table:257621 	38955 	25949 	58424 	69722 	50938 	27388 	15264 	10034 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	331002 	210413 	915 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	440613 	17155 	112 	0 	84910 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314569 	61082 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	825 	153 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.604495  7.435165  7.580135  7.445676  6.865801  6.895652  7.524675  7.563969  7.875331  7.959785  7.086331  6.731207  8.178842  7.977887  7.448352  7.367391 
dram[1]:  7.634312  7.739130  7.097192  6.976645  6.732365  6.704545  8.209632  8.117647  7.917333  7.875331  6.804598  6.651685  7.553488  7.266219  7.092050  6.930470 
dram[2]:  7.836735  7.662971  7.519451  7.286031  7.145374  6.991379  7.601050  7.186104  7.795276  7.518987  7.303704  7.026128  8.264631  8.099751  6.835729  6.833675 
dram[3]:  7.836735  7.981524  6.974522  6.974522  6.651639  6.466136  8.300859  7.603674  7.406484  6.955503  6.652370  6.682539  7.678487  7.107221  6.993698  6.878099 
dram[4]:  7.629139  7.731544  7.379775  7.379775  6.921739  6.830472  7.833773  8.002695  7.518987  7.443609  7.534527  7.346633  7.938875  7.786571  6.800000  6.784114 
dram[5]:  7.336226  7.501109  7.487696  7.228942  6.607884  6.475610  8.319327  8.272981  7.117506  7.014184  7.243243  6.871795  8.220253  7.749403  6.925156  6.968619 
dram[6]:  7.565996  7.634312  7.729792  7.872941  7.022124  6.930131  7.757180  7.677002  7.256724  7.256724  7.349127  7.135593  7.400932  7.366590  6.934827  6.977459 
dram[7]:  7.530067  7.600000  7.138593  6.960499  6.964912  6.508197  8.319327  8.272981  6.651481  6.532438  7.242206  7.006960  7.839506  7.669082  7.004115  6.849094 
dram[8]:  7.463576  7.563758  7.877647  7.626424  6.728632  6.757511  7.483627  7.797900  7.209877  7.174447  7.420147  7.312349  7.505910  7.167043  7.183544  6.892713 
dram[9]:  7.366738  7.694878  7.260303  7.016771  7.327907  6.850000  8.002695  8.179064  7.007194  6.907802  7.139480  6.848073  7.878412  7.577566  6.925156  6.925156 
dram[10]:  7.976905  8.243437  7.694253  7.912529  6.708511  6.434694  8.048780  7.920000  7.179361  7.075060  6.866051  6.772210  7.658019  7.533643  6.941667  7.029536 
average row locality = 558356/76299 = 7.317999
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2268      2267      2254      2254      2158      2158      1973      1973      2009      2009      2007      2007      2191      2191      2267      2267 
dram[1]:      2266      2266      2218      2218      2195      2195      1974      1974      2009      2009      2012      2012      2192      2192      2268      2267 
dram[2]:      2304      2304      2218      2218      2194      2194      1972      1972      2010      2010      2010      2010      2192      2192      2237      2236 
dram[3]:      2304      2304      2217      2217      2196      2196      1973      1973      2010      2010      2005      2005      2192      2192      2237      2237 
dram[4]:      2304      2304      2216      2216      2164      2163      2009      2009      2010      2010      2004      2004      2191      2191      2240      2239 
dram[5]:      2266      2267      2249      2249      2165      2166      2010      2010      2008      2007      2006      2006      2191      2191      2239      2239 
dram[6]:      2266      2266      2249      2248      2154      2154      2011      2011      2008      2008      2005      2005      2155      2155      2277      2277 
dram[7]:      2265      2266      2250      2250      2156      2156      2010      2010      1984      1984      2042      2042      2155      2155      2276      2276 
dram[8]:      2265      2265      2250      2250      2141      2141      2011      2011      1984      1984      2042      2042      2155      2155      2277      2277 
dram[9]:      2303      2303      2249      2249      2143      2143      2009      2009      1986      1986      2042      2042      2155      2155      2239      2239 
dram[10]:      2302      2302      2249      2249      2145      2145      2010      2010      1986      1986      2019      2019      2191      2191      2240      2240 
total reads: 376916
bank skew: 2304/1972 = 1.17
chip skew: 34284/34249 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       2564      2432      2646      2264      2540      1937      2357      2236      3047      2727      3609      2673      3077      2428      2327      2222
dram[1]:       2565      2426      2609      2218      2533      1934      2355      2238      3048      2726      3564      2667      3076      2426      2326      2220
dram[2]:       2585      2450      2606      2220      2532      1935      2366      2246      3045      2727      3564      2670      3039      2426      2308      2201
dram[3]:       2581      2448      2626      2235      2530      1933      2364      2247      3048      2728      3545      2664      3042      2426      2306      2202
dram[4]:       2580      2447      2625      2235      2523      1954      2369      2243      3048      2727      3547      2665      3041      2426      2308      2199
dram[5]:       2592      2455      2635      2237      2523      1953      2370      2244      3050      2730      3556      2674      3040      2426      2306      2200
dram[6]:       2590      2456      2635      2237      2516      1944      2368      2244      3049      2727      3555      2675      3015      2443      2322      2213
dram[7]:       2588      2459      2634      2236      2513      1943      2428      2284      3032      2708      3572      2682      3017      2445      2322      2212
dram[8]:       2586      2458      2669      2236      2531      1941      2429      2283      3031      2707      3571      2682      2999      2426      2321      2214
dram[9]:       2599      2471      2671      2237      2527      1940      2419      2284      3031      2705      3572      2680      2998      2427      2298      2188
dram[10]:       2601      2471      2650      2237      2525      1937      2418      2284      3031      2706      3633      2660      3008      2412      2298      2190
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594584 n_act=6810 n_pre=6794 n_req=50741 n_rd=137012 n_write=65952 bw_util=0.2241
n_activity=694998 dram_eff=0.5841
bk0: 9072a 1718579i bk1: 9068a 1722430i bk2: 9016a 1719490i bk3: 9016a 1722305i bk4: 8632a 1727951i bk5: 8632a 1727565i bk6: 7892a 1732720i bk7: 7892a 1733906i bk8: 8036a 1729401i bk9: 8036a 1730145i bk10: 8028a 1729253i bk11: 8028a 1730832i bk12: 8764a 1720765i bk13: 8764a 1723725i bk14: 9068a 1716202i bk15: 9068a 1719536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53943
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594216 n_act=6966 n_pre=6950 n_req=50755 n_rd=137068 n_write=65952 bw_util=0.2242
n_activity=694921 dram_eff=0.5843
bk0: 9064a 1718093i bk1: 9064a 1721980i bk2: 8872a 1722110i bk3: 8872a 1722792i bk4: 8780a 1725875i bk5: 8780a 1725901i bk6: 7896a 1732370i bk7: 7896a 1734885i bk8: 8036a 1729245i bk9: 8036a 1729893i bk10: 8048a 1728051i bk11: 8048a 1731004i bk12: 8768a 1720509i bk13: 8768a 1721534i bk14: 9072a 1716044i bk15: 9068a 1718583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51743
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594372 n_act=6852 n_pre=6836 n_req=50773 n_rd=137092 n_write=66000 bw_util=0.2243
n_activity=695219 dram_eff=0.5843
bk0: 9216a 1716374i bk1: 9216a 1717995i bk2: 8872a 1721488i bk3: 8872a 1723285i bk4: 8776a 1724860i bk5: 8776a 1726303i bk6: 7888a 1731436i bk7: 7888a 1732878i bk8: 8040a 1729156i bk9: 8040a 1730623i bk10: 8040a 1731134i bk11: 8040a 1733216i bk12: 8768a 1721489i bk13: 8768a 1724176i bk14: 8948a 1718030i bk15: 8944a 1720376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1593968 n_act=7088 n_pre=7072 n_req=50756 n_rd=137072 n_write=65952 bw_util=0.2242
n_activity=694193 dram_eff=0.5849
bk0: 9216a 1717172i bk1: 9216a 1720293i bk2: 8868a 1721627i bk3: 8868a 1722355i bk4: 8784a 1725102i bk5: 8784a 1725846i bk6: 7892a 1731135i bk7: 7892a 1732647i bk8: 8040a 1727971i bk9: 8040a 1727613i bk10: 8020a 1729983i bk11: 8020a 1730671i bk12: 8768a 1718856i bk13: 8768a 1721339i bk14: 8948a 1718302i bk15: 8948a 1720371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594354 n_act=6859 n_pre=6843 n_req=50774 n_rd=137096 n_write=66000 bw_util=0.2243
n_activity=693309 dram_eff=0.5859
bk0: 9216a 1716900i bk1: 9216a 1720386i bk2: 8864a 1721163i bk3: 8864a 1724568i bk4: 8656a 1725948i bk5: 8652a 1727358i bk6: 8036a 1731597i bk7: 8036a 1731792i bk8: 8040a 1728711i bk9: 8040a 1730037i bk10: 8016a 1730161i bk11: 8016a 1733219i bk12: 8764a 1722001i bk13: 8764a 1722657i bk14: 8960a 1717678i bk15: 8956a 1718987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594218 n_act=6961 n_pre=6945 n_req=50757 n_rd=137076 n_write=65952 bw_util=0.2242
n_activity=694499 dram_eff=0.5847
bk0: 9064a 1718209i bk1: 9068a 1721062i bk2: 8996a 1721234i bk3: 8996a 1720638i bk4: 8660a 1727202i bk5: 8664a 1727036i bk6: 8040a 1729658i bk7: 8040a 1732294i bk8: 8032a 1728819i bk9: 8028a 1728673i bk10: 8024a 1730510i bk11: 8024a 1731148i bk12: 8764a 1721697i bk13: 8764a 1722340i bk14: 8956a 1719781i bk15: 8956a 1721180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50093
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594422 n_act=6899 n_pre=6883 n_req=50737 n_rd=136996 n_write=65952 bw_util=0.2241
n_activity=691291 dram_eff=0.5872
bk0: 9064a 1718861i bk1: 9064a 1720548i bk2: 8996a 1720587i bk3: 8992a 1721722i bk4: 8616a 1726202i bk5: 8616a 1728656i bk6: 8044a 1729913i bk7: 8044a 1729919i bk8: 8032a 1727572i bk9: 8032a 1729284i bk10: 8020a 1729466i bk11: 8020a 1731562i bk12: 8620a 1722101i bk13: 8620a 1722906i bk14: 9108a 1715567i bk15: 9108a 1717525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52942
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1593932 n_act=7040 n_pre=7024 n_req=50789 n_rd=137108 n_write=66048 bw_util=0.2243
n_activity=694039 dram_eff=0.5854
bk0: 9060a 1718790i bk1: 9064a 1720527i bk2: 9000a 1720136i bk3: 9000a 1721997i bk4: 8624a 1728222i bk5: 8624a 1728241i bk6: 8040a 1730768i bk7: 8040a 1731427i bk8: 7936a 1729244i bk9: 7936a 1728993i bk10: 8168a 1727616i bk11: 8168a 1729365i bk12: 8620a 1721375i bk13: 8620a 1724844i bk14: 9104a 1716625i bk15: 9104a 1720074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51235
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a746eef70 :  mf: uid=7713172, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3641196), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594334 n_act=6942 n_pre=6926 n_req=50738 n_rd=136998 n_write=65952 bw_util=0.2241
n_activity=696524 dram_eff=0.5828
bk0: 9060a 1718488i bk1: 9060a 1722433i bk2: 9000a 1722268i bk3: 9000a 1723896i bk4: 8564a 1729085i bk5: 8562a 1729476i bk6: 8044a 1729257i bk7: 8044a 1730875i bk8: 7936a 1730046i bk9: 7936a 1732807i bk10: 8168a 1729920i bk11: 8168a 1729095i bk12: 8620a 1722099i bk13: 8620a 1724131i bk14: 9108a 1715170i bk15: 9108a 1718107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594272 n_act=6968 n_pre=6952 n_req=50740 n_rd=137008 n_write=65952 bw_util=0.2241
n_activity=694859 dram_eff=0.5842
bk0: 9212a 1716286i bk1: 9212a 1718392i bk2: 8996a 1720092i bk3: 8996a 1722037i bk4: 8572a 1728821i bk5: 8572a 1728989i bk6: 8036a 1730886i bk7: 8036a 1731036i bk8: 7944a 1729792i bk9: 7944a 1730638i bk10: 8168a 1728545i bk11: 8168a 1729373i bk12: 8620a 1721982i bk13: 8620a 1725640i bk14: 8956a 1718035i bk15: 8956a 1720563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1811152 n_nop=1594154 n_act=6915 n_pre=6899 n_req=50796 n_rd=137136 n_write=66048 bw_util=0.2244
n_activity=694393 dram_eff=0.5852
bk0: 9208a 1716373i bk1: 9208a 1719841i bk2: 8996a 1722189i bk3: 8996a 1722990i bk4: 8580a 1728529i bk5: 8580a 1728656i bk6: 8040a 1730867i bk7: 8040a 1731777i bk8: 7944a 1729735i bk9: 7944a 1731339i bk10: 8076a 1728901i bk11: 8076a 1731897i bk12: 8764a 1720568i bk13: 8764a 1720970i bk14: 8960a 1718613i bk15: 8960a 1721130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17127, Miss_rate = 0.674, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 17126, Miss_rate = 0.675, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 17134, Miss_rate = 0.675, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 17133, Miss_rate = 0.675, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 17137, Miss_rate = 0.675, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 17136, Miss_rate = 0.675, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 17134, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 17134, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 17138, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 17136, Miss_rate = 0.674, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17134, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 17135, Miss_rate = 0.675, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 17125, Miss_rate = 0.675, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 17124, Miss_rate = 0.675, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 17138, Miss_rate = 0.674, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17139, Miss_rate = 0.674, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17125, Miss_rate = 0.674, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 17125, Miss_rate = 0.675, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 17126, Miss_rate = 0.675, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17126, Miss_rate = 0.675, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 17142, Miss_rate = 0.674, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 17142, Miss_rate = 0.674, Pending_hits = 1376, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 376916
L2_total_cache_miss_rate = 0.6748
L2_total_cache_pending_hits = 17582
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53341
	minimum = 6
	maximum = 49
Network latency average = 8.40834
	minimum = 6
	maximum = 49
Slowest packet = 1025214
Flit latency average = 6.86696
	minimum = 6
	maximum = 45
Slowest flit = 2825806
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237514
	minimum = 0.0187952 (at node 0)
	maximum = 0.0281928 (at node 7)
Accepted packet rate average = 0.0237514
	minimum = 0.0187952 (at node 0)
	maximum = 0.0281928 (at node 7)
Injected flit rate average = 0.0654623
	minimum = 0.0433106 (at node 0)
	maximum = 0.0867744 (at node 42)
Accepted flit rate average= 0.0654623
	minimum = 0.0602671 (at node 0)
	maximum = 0.0904007 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.73411 (12 samples)
	minimum = 6 (12 samples)
	maximum = 170.083 (12 samples)
Network latency average = 9.24193 (12 samples)
	minimum = 6 (12 samples)
	maximum = 163.25 (12 samples)
Flit latency average = 8.06009 (12 samples)
	minimum = 6 (12 samples)
	maximum = 159.5 (12 samples)
Fragmentation average = 0.0918913 (12 samples)
	minimum = 0 (12 samples)
	maximum = 116.083 (12 samples)
Injected packet rate average = 0.0212327 (12 samples)
	minimum = 0.0168022 (12 samples)
	maximum = 0.0252026 (12 samples)
Accepted packet rate average = 0.0212327 (12 samples)
	minimum = 0.0168022 (12 samples)
	maximum = 0.0252026 (12 samples)
Injected flit rate average = 0.0585208 (12 samples)
	minimum = 0.0387163 (12 samples)
	maximum = 0.0775836 (12 samples)
Accepted flit rate average = 0.0585208 (12 samples)
	minimum = 0.0538791 (12 samples)
	maximum = 0.0808152 (12 samples)
Injected packet size average = 2.75616 (12 samples)
Accepted packet size average = 2.75616 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 34 sec (2374 sec)
gpgpu_simulation_rate = 145824 (inst/sec)
gpgpu_simulation_rate = 1533 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 39031
gpu_sim_insn = 28848876
gpu_ipc =     739.1273
gpu_tot_sim_cycle = 3902378
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      96.1043
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 7848
partiton_reqs_in_parallel = 858682
partiton_reqs_in_parallel_total    = 21362541
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6943
partiton_reqs_in_parallel_util = 858682
partiton_reqs_in_parallel_util_total    = 21362541
gpu_sim_cycle_parition_util = 39031
gpu_tot_sim_cycle_parition_util    = 974386
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9270
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     112.9316 GB/Sec
L2_BW_total  =      14.6961 GB/Sec
gpu_total_sim_rate=150980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62750, 60298, 60408, 62598, 62754, 60335, 60420, 62614, 14506, 13938, 13970, 10853, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 190935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:388958	W0_Idle:6483545	W0_Scoreboard:36814916	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 2376 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 3902377 
mrq_lat_table:279384 	42950 	28429 	62865 	75095 	55423 	30275 	16375 	10123 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	363707 	224179 	948 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	484434 	19311 	121 	0 	85426 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	340797 	66149 	1074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	901 	155 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.021882  7.847966  7.943107  7.806452  7.234672  7.265393  7.946970  7.987309  8.286082  8.372396  7.452214  7.088692  8.643032  8.436754  7.840086  7.757384 
dram[1]:  8.052748  8.160357  7.446541  7.323711  7.101420  7.072727  8.648352  8.554348  8.329016  8.243589  7.165548  7.008753  8.000000  7.703704  7.445344  7.252465 
dram[2]:  8.264900  8.086393  7.875832  7.605996  7.526882  7.368421  8.025510  7.599034  8.204082  7.921182  7.676259  7.392610  8.730865  8.520482  7.207585  7.205589 
dram[3]:  8.264900  8.413484  7.321650  7.321650  7.018036  6.826511  8.693370  7.987309  7.768116  7.276018  7.010989  7.041943  8.091533  7.507431  7.369388  7.222000 
dram[4]:  8.051613  8.156863  7.734205  7.734205  7.295117  7.201258  8.269231  8.442409  7.882353  7.805825  7.913151  7.721550  8.396674  8.201857  7.170635  7.126233 
dram[5]:  7.746300  7.915767  7.845987  7.582809  6.971602  6.834990  8.766304  8.718919  7.474419  7.369266  7.615752  7.235827  8.643032  8.163972  7.298990  7.313765 
dram[6]:  7.982571  8.052748  8.128090  8.236902  7.399568  7.304904  8.190355  8.108040  7.616114  7.616114  7.723971  7.505882  7.839002  7.768539  7.312871  7.356574 
dram[7]:  7.945770  8.017506  7.490683  7.309091  7.340471  6.869740  8.766304  8.718919  6.995575  6.844156  7.620047  7.379232  8.250597  8.077103  7.354582  7.196881 
dram[8]:  7.877419  7.980392  8.279176  7.986755  7.096034  7.125786  7.909314  8.190355  7.528572  7.492891  7.801909  7.691765  7.947126  7.564551  7.567623  7.241177 
dram[9]:  7.781705  8.119306  7.614737  7.366599  7.712018  7.220807  8.442409  8.622994  7.355814  7.221461  7.514943  7.216336  8.290168  7.983834  7.298990  7.298990 
dram[10]:  8.408989  8.682135  8.055679  8.276888  7.074844  6.792415  8.489473  8.357513  7.530952  7.424882  7.231461  7.135255  8.107799  7.943820  7.286290  7.375510 
average row locality = 604980/78529 = 7.703906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2457      2456      2438      2438      2331      2331      2146      2146      2175      2175      2169      2169      2383      2383      2459      2459 
dram[1]:      2455      2455      2399      2399      2371      2371      2147      2147      2175      2175      2175      2175      2384      2384      2460      2459 
dram[2]:      2496      2496      2399      2399      2370      2370      2145      2145      2176      2176      2173      2173      2384      2384      2426      2425 
dram[3]:      2496      2496      2398      2398      2372      2372      2146      2146      2176      2176      2168      2168      2384      2384      2426      2426 
dram[4]:      2496      2496      2397      2397      2338      2337      2185      2185      2176      2176      2167      2167      2383      2383      2429      2428 
dram[5]:      2455      2456      2432      2432      2339      2340      2186      2186      2174      2173      2169      2169      2383      2383      2428      2428 
dram[6]:      2455      2455      2432      2431      2328      2328      2187      2187      2174      2174      2168      2168      2344      2344      2469      2469 
dram[7]:      2454      2455      2433      2433      2330      2330      2186      2186      2148      2148      2208      2208      2344      2344      2468      2468 
dram[8]:      2454      2454      2433      2433      2314      2314      2187      2187      2148      2148      2208      2208      2344      2344      2469      2469 
dram[9]:      2495      2495      2432      2432      2316      2316      2185      2185      2149      2149      2208      2208      2344      2344      2428      2428 
dram[10]:      2494      2494      2432      2432      2318      2318      2186      2186      2149      2149      2183      2183      2383      2383      2429      2429 
total reads: 408420
bank skew: 2496/2145 = 1.16
chip skew: 37148/37113 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       2384      2262      2465      2111      2372      1812      2188      2076      2831      2535      3352      2487      2845      2248      2163      2065
dram[1]:       2385      2256      2431      2069      2365      1809      2186      2077      2832      2535      3310      2481      2843      2246      2161      2064
dram[2]:       2403      2278      2428      2070      2363      1810      2196      2085      2829      2535      3310      2483      2810      2246      2145      2046
dram[3]:       2400      2277      2446      2084      2362      1808      2195      2086      2832      2536      3291      2477      2812      2245      2143      2047
dram[4]:       2399      2276      2445      2084      2355      1827      2199      2082      2832      2535      3294      2478      2811      2246      2145      2044
dram[5]:       2409      2283      2455      2086      2355      1827      2200      2083      2833      2538      3302      2486      2811      2246      2143      2045
dram[6]:       2408      2284      2455      2087      2348      1817      2198      2083      2832      2534      3301      2488      2788      2262      2158      2058
dram[7]:       2406      2286      2454      2086      2345      1817      2254      2120      2817      2517      3316      2494      2789      2263      2158      2056
dram[8]:       2404      2286      2487      2086      2362      1815      2254      2119      2816      2517      3315      2494      2773      2246      2157      2058
dram[9]:       2416      2298      2489      2086      2358      1814      2246      2120      2817      2516      3317      2492      2771      2247      2136      2034
dram[10]:       2418      2298      2469      2087      2356      1811      2244      2120      2817      2516      3373      2473      2781      2233      2136      2036
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649725 n_act=7004 n_pre=6988 n_req=54977 n_rd=148460 n_write=71448 bw_util=0.2335
n_activity=750455 dram_eff=0.5861
bk0: 9828a 1784082i bk1: 9824a 1788728i bk2: 9752a 1785308i bk3: 9752a 1788416i bk4: 9324a 1794463i bk5: 9324a 1794701i bk6: 8584a 1799338i bk7: 8584a 1800711i bk8: 8700a 1796469i bk9: 8700a 1796836i bk10: 8676a 1795737i bk11: 8676a 1797780i bk12: 9532a 1786299i bk13: 9532a 1789201i bk14: 9836a 1781559i bk15: 9836a 1785259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649333 n_act=7168 n_pre=7152 n_req=54993 n_rd=148524 n_write=71448 bw_util=0.2336
n_activity=750366 dram_eff=0.5863
bk0: 9820a 1783635i bk1: 9820a 1788170i bk2: 9596a 1788293i bk3: 9596a 1789437i bk4: 9484a 1792527i bk5: 9484a 1792679i bk6: 8588a 1798956i bk7: 8588a 1801753i bk8: 8700a 1795704i bk9: 8700a 1796395i bk10: 8700a 1794992i bk11: 8700a 1798136i bk12: 9536a 1786359i bk13: 9536a 1787845i bk14: 9840a 1781145i bk15: 9836a 1783980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53702
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649497 n_act=7050 n_pre=7034 n_req=55011 n_rd=148548 n_write=71496 bw_util=0.2336
n_activity=750803 dram_eff=0.5862
bk0: 9984a 1781846i bk1: 9984a 1784000i bk2: 9596a 1787454i bk3: 9596a 1789572i bk4: 9480a 1791234i bk5: 9480a 1792944i bk6: 8580a 1798168i bk7: 8580a 1799575i bk8: 8704a 1796069i bk9: 8704a 1797568i bk10: 8692a 1797786i bk11: 8692a 1800272i bk12: 9536a 1787197i bk13: 9536a 1789870i bk14: 9704a 1783417i bk15: 9700a 1786629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649069 n_act=7298 n_pre=7282 n_req=54994 n_rd=148528 n_write=71448 bw_util=0.2336
n_activity=749710 dram_eff=0.5868
bk0: 9984a 1782775i bk1: 9984a 1786444i bk2: 9592a 1787759i bk3: 9592a 1788713i bk4: 9488a 1791787i bk5: 9488a 1792831i bk6: 8584a 1797604i bk7: 8584a 1799265i bk8: 8704a 1794495i bk9: 8704a 1794522i bk10: 8672a 1796888i bk11: 8672a 1797736i bk12: 9536a 1784427i bk13: 9536a 1787246i bk14: 9704a 1783728i bk15: 9704a 1786090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54985
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f9a74e41240 :  mf: uid=8355816, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3902377), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649457 n_act=7061 n_pre=7045 n_req=55016 n_rd=148558 n_write=71504 bw_util=0.2337
n_activity=748727 dram_eff=0.5878
bk0: 9984a 1782587i bk1: 9984a 1786375i bk2: 9588a 1787127i bk3: 9586a 1790710i bk4: 9352a 1792793i bk5: 9348a 1794227i bk6: 8740a 1798114i bk7: 8740a 1798767i bk8: 8704a 1795510i bk9: 8704a 1796918i bk10: 8668a 1796791i bk11: 8668a 1800417i bk12: 9532a 1787508i bk13: 9532a 1788783i bk14: 9716a 1783061i bk15: 9712a 1785261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649331 n_act=7165 n_pre=7149 n_req=54995 n_rd=148532 n_write=71448 bw_util=0.2336
n_activity=750325 dram_eff=0.5864
bk0: 9820a 1783724i bk1: 9824a 1787262i bk2: 9728a 1787474i bk3: 9728a 1786902i bk4: 9356a 1793959i bk5: 9360a 1793946i bk6: 8744a 1796364i bk7: 8744a 1799277i bk8: 8696a 1795256i bk9: 8692a 1795543i bk10: 8676a 1797310i bk11: 8676a 1798234i bk12: 9532a 1787075i bk13: 9532a 1787706i bk14: 9712a 1785612i bk15: 9712a 1787325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52026
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649547 n_act=7097 n_pre=7081 n_req=54975 n_rd=148452 n_write=71448 bw_util=0.2335
n_activity=746635 dram_eff=0.589
bk0: 9820a 1784463i bk1: 9820a 1786705i bk2: 9728a 1786677i bk3: 9724a 1787895i bk4: 9312a 1793282i bk5: 9312a 1795655i bk6: 8748a 1796485i bk7: 8748a 1797204i bk8: 8696a 1794006i bk9: 8696a 1796147i bk10: 8672a 1796004i bk11: 8672a 1798440i bk12: 9376a 1787417i bk13: 9376a 1788756i bk14: 9876a 1781201i bk15: 9876a 1783175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649021 n_act=7248 n_pre=7232 n_req=55031 n_rd=148572 n_write=71552 bw_util=0.2337
n_activity=749685 dram_eff=0.5872
bk0: 9816a 1784651i bk1: 9820a 1787011i bk2: 9732a 1786342i bk3: 9732a 1788106i bk4: 9320a 1794611i bk5: 9320a 1795204i bk6: 8744a 1797140i bk7: 8744a 1797855i bk8: 8592a 1795736i bk9: 8592a 1795557i bk10: 8832a 1794212i bk11: 8832a 1796051i bk12: 9376a 1786800i bk13: 9376a 1790575i bk14: 9872a 1782217i bk15: 9872a 1785771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52864
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649441 n_act=7148 n_pre=7132 n_req=54976 n_rd=148456 n_write=71448 bw_util=0.2335
n_activity=752513 dram_eff=0.5845
bk0: 9816a 1783965i bk1: 9816a 1788552i bk2: 9732a 1788501i bk3: 9732a 1790460i bk4: 9256a 1795956i bk5: 9256a 1796367i bk6: 8748a 1795911i bk7: 8748a 1797336i bk8: 8592a 1796584i bk9: 8592a 1799727i bk10: 8832a 1796648i bk11: 8832a 1795799i bk12: 9376a 1788051i bk13: 9376a 1790017i bk14: 9876a 1780333i bk15: 9876a 1784078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53671
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a74e26520 :  mf: uid=8355815, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3902373), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649393 n_act=7172 n_pre=7156 n_req=54976 n_rd=148456 n_write=71448 bw_util=0.2335
n_activity=750132 dram_eff=0.5863
bk0: 9980a 1782014i bk1: 9980a 1784565i bk2: 9728a 1785896i bk3: 9728a 1788140i bk4: 9264a 1795500i bk5: 9264a 1796138i bk6: 8740a 1797313i bk7: 8740a 1798039i bk8: 8596a 1796464i bk9: 8596a 1797366i bk10: 8832a 1794733i bk11: 8832a 1795789i bk12: 9376a 1787339i bk13: 9376a 1791392i bk14: 9712a 1783155i bk15: 9712a 1786699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53246
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1883625 n_nop=1649259 n_act=7119 n_pre=7103 n_req=55036 n_rd=148592 n_write=71552 bw_util=0.2337
n_activity=750266 dram_eff=0.5868
bk0: 9976a 1782206i bk1: 9976a 1785818i bk2: 9728a 1788393i bk3: 9728a 1788863i bk4: 9272a 1795341i bk5: 9272a 1795565i bk6: 8744a 1797322i bk7: 8744a 1798856i bk8: 8596a 1796365i bk9: 8596a 1798101i bk10: 8732a 1795743i bk11: 8732a 1799063i bk12: 9532a 1786554i bk13: 9532a 1786896i bk14: 9716a 1784076i bk15: 9716a 1786848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18558, Miss_rate = 0.674, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18557, Miss_rate = 0.675, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18566, Miss_rate = 0.675, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18565, Miss_rate = 0.676, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18569, Miss_rate = 0.675, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18568, Miss_rate = 0.675, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18566, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18566, Miss_rate = 0.676, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18571, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18569, Miss_rate = 0.675, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18566, Miss_rate = 0.675, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18567, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18557, Miss_rate = 0.675, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18556, Miss_rate = 0.675, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18571, Miss_rate = 0.674, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18572, Miss_rate = 0.674, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18557, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18557, Miss_rate = 0.675, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18557, Miss_rate = 0.675, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18557, Miss_rate = 0.675, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18574, Miss_rate = 0.675, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18574, Miss_rate = 0.675, Pending_hits = 1379, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 408420
L2_total_cache_miss_rate = 0.6750
L2_total_cache_pending_hits = 17644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58171
	minimum = 6
	maximum = 47
Network latency average = 8.45453
	minimum = 6
	maximum = 46
Slowest packet = 1118186
Flit latency average = 6.92333
	minimum = 6
	maximum = 42
Slowest flit = 3199724
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238299
	minimum = 0.0188573 (at node 0)
	maximum = 0.0282859 (at node 15)
Accepted packet rate average = 0.0238299
	minimum = 0.0188573 (at node 0)
	maximum = 0.0282859 (at node 15)
Injected flit rate average = 0.0656787
	minimum = 0.0434538 (at node 0)
	maximum = 0.0870612 (at node 42)
Accepted flit rate average= 0.0656787
	minimum = 0.0604663 (at node 0)
	maximum = 0.0906995 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.64546 (13 samples)
	minimum = 6 (13 samples)
	maximum = 160.615 (13 samples)
Network latency average = 9.18136 (13 samples)
	minimum = 6 (13 samples)
	maximum = 154.231 (13 samples)
Flit latency average = 7.97264 (13 samples)
	minimum = 6 (13 samples)
	maximum = 150.462 (13 samples)
Fragmentation average = 0.0848227 (13 samples)
	minimum = 0 (13 samples)
	maximum = 107.154 (13 samples)
Injected packet rate average = 0.0214325 (13 samples)
	minimum = 0.0169603 (13 samples)
	maximum = 0.0254398 (13 samples)
Accepted packet rate average = 0.0214325 (13 samples)
	minimum = 0.0169603 (13 samples)
	maximum = 0.0254398 (13 samples)
Injected flit rate average = 0.0590714 (13 samples)
	minimum = 0.0390808 (13 samples)
	maximum = 0.0783126 (13 samples)
Accepted flit rate average = 0.0590714 (13 samples)
	minimum = 0.0543858 (13 samples)
	maximum = 0.0815755 (13 samples)
Injected packet size average = 2.75616 (13 samples)
Accepted packet size average = 2.75616 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 24 sec (2484 sec)
gpgpu_simulation_rate = 150980 (inst/sec)
gpgpu_simulation_rate = 1571 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39334
gpu_sim_insn = 28848876
gpu_ipc =     733.4336
gpu_tot_sim_cycle = 4163862
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      96.9975
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 8066
partiton_reqs_in_parallel = 865348
partiton_reqs_in_parallel_total    = 22221223
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.5445
partiton_reqs_in_parallel_util = 865348
partiton_reqs_in_parallel_util_total    = 22221223
gpu_sim_cycle_parition_util = 39334
gpu_tot_sim_cycle_parition_util    = 1013417
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9298
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     112.0617 GB/Sec
L2_BW_total  =      14.8318 GB/Sec
gpu_total_sim_rate=155699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106010
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67576, 64938, 65055, 67411, 67582, 64958, 65066, 67427, 19341, 18579, 18629, 12051, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 190968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:418718	W0_Idle:6498952	W0_Scoreboard:37962622	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 2223 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 4163861 
mrq_lat_table:299194 	45471 	30511 	68494 	82211 	60550 	33209 	17756 	10147 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	392433 	241934 	971 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	528398 	21324 	130 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	367385 	70888 	1131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	978 	156 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.606936  7.461247  7.789264  7.667319  7.049524  7.076482  7.580718  7.649321  7.983871  8.020833  7.215481  6.898000  8.462053  8.205627  7.533333  7.243590 
dram[1]:  7.844931  7.876247  7.247637  7.034863  6.677248  6.748663  8.412935  8.330050  8.095795  7.983871  6.855159  6.695736  7.660606  7.435294  7.272059  7.075134 
dram[2]:  7.921414  7.738964  7.714286  7.473684  7.182163  7.048417  7.612613  7.191489  7.986175  7.634361  7.474026  7.223849  8.502242  8.279476  6.900533  6.802102 
dram[3]:  8.047904  8.080160  7.033028  7.033028  6.679012  6.518072  8.537879  7.862791  7.567686  7.131687  6.825397  6.825397  7.738776  7.292308  7.194445  7.063636 
dram[4]:  7.859649  7.890411  7.588119  7.528487  6.943925  6.865065  7.875000  8.020833  7.634361  7.600877  7.642222  7.443723  8.031779  7.768443  6.845070  6.690189 
dram[5]:  7.544933  7.489563  7.409867  7.218114  6.671454  6.532513  8.665000  8.621891  7.157025  7.125515  7.228992  6.882000  8.313597  7.897917  7.080146  7.093066 
dram[6]:  7.783038  7.692008  7.857143  7.983640  6.949343  6.871985  7.843892  7.704444  7.465517  7.465517  7.413793  7.136930  7.443775  7.384462  7.031858  6.994718 
dram[7]:  7.571977  7.544933  7.219963  7.063291  7.113244  6.725953  8.621891  8.579208  6.735178  6.579151  7.374477  7.050000  8.023809  7.937901  7.143885  6.883882 
dram[8]:  7.781065  7.842942  8.053608  7.796407  6.718464  6.743119  7.636564  7.879546  7.376623  7.344828  7.468220  7.343750  7.384462  7.156371  7.330258  6.897570 
dram[9]:  7.562852  7.707457  7.409867  7.165138  7.488798  7.030593  8.058140  8.250000  6.987705  6.820000  7.343750  6.938976  8.093886  7.853814  7.080146  7.080146 
dram[10]:  8.241309  8.378378  7.702169  7.920893  6.628829  6.443082  8.213270  8.136150  7.478070  7.286325  7.024292  6.857708  7.566866  7.492095  7.018051  7.069091 
average row locality = 651604/87799 = 7.421542
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2646      2645      2630      2630      2518      2518      2303      2303      2345      2345      2343      2343      2559      2559      2646      2646 
dram[1]:      2644      2644      2588      2588      2561      2561      2304      2304      2345      2345      2349      2349      2560      2560      2647      2646 
dram[2]:      2688      2688      2588      2588      2560      2560      2302      2302      2346      2346      2347      2347      2560      2560      2611      2610 
dram[3]:      2688      2688      2587      2587      2562      2562      2303      2303      2346      2346      2341      2341      2560      2560      2611      2611 
dram[4]:      2688      2688      2586      2586      2525      2524      2345      2345      2346      2346      2340      2340      2559      2559      2614      2613 
dram[5]:      2644      2645      2624      2624      2526      2527      2346      2346      2344      2343      2342      2342      2559      2559      2613      2613 
dram[6]:      2644      2644      2624      2623      2514      2514      2347      2347      2344      2344      2341      2341      2517      2517      2657      2657 
dram[7]:      2643      2644      2625      2625      2516      2516      2346      2346      2316      2316      2384      2384      2517      2517      2656      2656 
dram[8]:      2643      2643      2625      2625      2499      2499      2347      2347      2316      2316      2384      2384      2517      2517      2657      2657 
dram[9]:      2687      2687      2624      2624      2501      2501      2345      2345      2318      2318      2384      2384      2517      2517      2613      2613 
dram[10]:      2686      2686      2624      2624      2503      2503      2346      2346      2318      2318      2357      2357      2559      2559      2614      2614 
total reads: 439924
bank skew: 2688/2302 = 1.17
chip skew: 40014/39975 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       2230      2116      2301      1972      2209      1691      2052      1947      2643      2368      3125      2322      2669      2112      2026      1935
dram[1]:       2230      2111      2268      1932      2203      1689      2050      1949      2644      2368      3086      2316      2668      2110      2026      1934
dram[2]:       2247      2131      2266      1934      2202      1690      2060      1955      2641      2368      3086      2319      2636      2110      2010      1918
dram[3]:       2245      2130      2283      1946      2201      1688      2058      1957      2644      2369      3069      2313      2638      2110      2007      1918
dram[4]:       2244      2129      2282      1947      2195      1706      2063      1953      2644      2368      3071      2314      2637      2110      2009      1916
dram[5]:       2254      2135      2290      1948      2195      1705      2063      1954      2645      2371      3079      2322      2637      2110      2009      1917
dram[6]:       2252      2137      2291      1949      2188      1697      2061      1954      2644      2368      3078      2323      2616      2124      2021      1928
dram[7]:       2250      2138      2290      1948      2186      1697      2113      1988      2630      2351      3093      2329      2617      2126      2022      1927
dram[8]:       2249      2139      2320      1948      2201      1694      2114      1988      2629      2351      3092      2329      2602      2110      2021      1929
dram[9]:       2259      2150      2322      1948      2198      1694      2105      1988      2629      2349      3092      2327      2600      2111      2002      1906
dram[10]:       2261      2150      2304      1949      2196      1691      2104      1988      2630      2350      3145      2310      2609      2097      2001      1908
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1704169 n_act=7824 n_pre=7808 n_req=59215 n_rd=159916 n_write=76944 bw_util=0.2421
n_activity=809613 dram_eff=0.5851
bk0: 10584a 1849632i bk1: 10580a 1854738i bk2: 10520a 1850675i bk3: 10520a 1854539i bk4: 10072a 1860312i bk5: 10072a 1860900i bk6: 9212a 1866008i bk7: 9212a 1867692i bk8: 9380a 1863115i bk9: 9380a 1863397i bk10: 9372a 1862053i bk11: 9372a 1864289i bk12: 10236a 1852745i bk13: 10236a 1855925i bk14: 10584a 1847553i bk15: 10584a 1850700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703745 n_act=8004 n_pre=7988 n_req=59231 n_rd=159980 n_write=76944 bw_util=0.2422
n_activity=809732 dram_eff=0.5852
bk0: 10576a 1849072i bk1: 10576a 1854249i bk2: 10352a 1854210i bk3: 10352a 1855595i bk4: 10244a 1858120i bk5: 10244a 1858137i bk6: 9216a 1866151i bk7: 9216a 1868676i bk8: 9380a 1862166i bk9: 9380a 1863043i bk10: 9396a 1861627i bk11: 9396a 1864968i bk12: 10240a 1852021i bk13: 10240a 1854393i bk14: 10588a 1846469i bk15: 10584a 1849815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703897 n_act=7884 n_pre=7868 n_req=59253 n_rd=160012 n_write=77000 bw_util=0.2423
n_activity=810839 dram_eff=0.5846
bk0: 10752a 1847493i bk1: 10752a 1849773i bk2: 10352a 1853038i bk3: 10352a 1855348i bk4: 10240a 1856762i bk5: 10240a 1858729i bk6: 9208a 1864856i bk7: 9208a 1866555i bk8: 9384a 1862977i bk9: 9384a 1864213i bk10: 9388a 1863957i bk11: 9388a 1867026i bk12: 10240a 1853713i bk13: 10240a 1856688i bk14: 10444a 1849339i bk15: 10440a 1852337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703517 n_act=8116 n_pre=8100 n_req=59232 n_rd=159984 n_write=76944 bw_util=0.2422
n_activity=808533 dram_eff=0.5861
bk0: 10752a 1847963i bk1: 10752a 1852341i bk2: 10348a 1853445i bk3: 10348a 1854866i bk4: 10248a 1856950i bk5: 10248a 1858036i bk6: 9212a 1864514i bk7: 9212a 1866710i bk8: 9384a 1861443i bk9: 9384a 1861251i bk10: 9364a 1863225i bk11: 9364a 1864462i bk12: 10240a 1850063i bk13: 10240a 1853255i bk14: 10444a 1849441i bk15: 10444a 1852008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a7540f8a0 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4163861), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703829 n_act=7917 n_pre=7901 n_req=59254 n_rd=160014 n_write=77000 bw_util=0.2423
n_activity=807918 dram_eff=0.5867
bk0: 10752a 1847785i bk1: 10752a 1851703i bk2: 10344a 1853013i bk3: 10344a 1856307i bk4: 10100a 1858065i bk5: 10094a 1860044i bk6: 9380a 1864295i bk7: 9380a 1865709i bk8: 9384a 1862220i bk9: 9384a 1863715i bk10: 9360a 1863116i bk11: 9360a 1867227i bk12: 10236a 1853625i bk13: 10236a 1855379i bk14: 10456a 1848950i bk15: 10452a 1851172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703695 n_act=8025 n_pre=8009 n_req=59233 n_rd=159988 n_write=76944 bw_util=0.2422
n_activity=809700 dram_eff=0.5852
bk0: 10576a 1849226i bk1: 10580a 1853010i bk2: 10496a 1852894i bk3: 10496a 1852374i bk4: 10104a 1859671i bk5: 10108a 1859856i bk6: 9384a 1862960i bk7: 9384a 1866519i bk8: 9376a 1861942i bk9: 9372a 1862192i bk10: 9368a 1863727i bk11: 9368a 1865070i bk12: 10236a 1853324i bk13: 10236a 1854343i bk14: 10452a 1851138i bk15: 10452a 1853207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703879 n_act=7977 n_pre=7961 n_req=59211 n_rd=159900 n_write=76944 bw_util=0.2421
n_activity=806140 dram_eff=0.5876
bk0: 10576a 1849477i bk1: 10576a 1852143i bk2: 10496a 1852141i bk3: 10492a 1853581i bk4: 10056a 1859053i bk5: 10056a 1861403i bk6: 9388a 1862782i bk7: 9388a 1864277i bk8: 9376a 1860520i bk9: 9376a 1862840i bk10: 9364a 1862548i bk11: 9364a 1865194i bk12: 10068a 1853399i bk13: 10068a 1855204i bk14: 10628a 1846514i bk15: 10628a 1848849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57453
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703433 n_act=8080 n_pre=8064 n_req=59271 n_rd=160028 n_write=77056 bw_util=0.2423
n_activity=808614 dram_eff=0.5864
bk0: 10572a 1850571i bk1: 10576a 1852597i bk2: 10500a 1851746i bk3: 10500a 1853840i bk4: 10064a 1860654i bk5: 10064a 1861186i bk6: 9384a 1864037i bk7: 9384a 1865287i bk8: 9264a 1862288i bk9: 9264a 1862168i bk10: 9536a 1860478i bk11: 9536a 1862524i bk12: 10068a 1853195i bk13: 10068a 1857411i bk14: 10624a 1848053i bk15: 10624a 1851333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55438
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a752c13e0 :  mf: uid=8998458, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4163856), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703833 n_act=7998 n_pre=7982 n_req=59212 n_rd=159904 n_write=76944 bw_util=0.2421
n_activity=812161 dram_eff=0.5833
bk0: 10572a 1849404i bk1: 10572a 1854620i bk2: 10500a 1854090i bk3: 10500a 1856176i bk4: 9996a 1862026i bk5: 9996a 1862675i bk6: 9388a 1862213i bk7: 9388a 1864099i bk8: 9264a 1863288i bk9: 9264a 1866869i bk10: 9536a 1862986i bk11: 9536a 1862879i bk12: 10068a 1854016i bk13: 10068a 1856249i bk14: 10628a 1845766i bk15: 10628a 1849420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56302
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703829 n_act=7996 n_pre=7980 n_req=59214 n_rd=159912 n_write=76944 bw_util=0.2421
n_activity=809319 dram_eff=0.5853
bk0: 10748a 1848007i bk1: 10748a 1850105i bk2: 10496a 1851418i bk3: 10496a 1853989i bk4: 10004a 1861286i bk5: 10004a 1861933i bk6: 9380a 1864204i bk7: 9380a 1864967i bk8: 9272a 1862941i bk9: 9272a 1864176i bk10: 9536a 1861367i bk11: 9536a 1862512i bk12: 10068a 1853696i bk13: 10068a 1858418i bk14: 10452a 1849191i bk15: 10452a 1852760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55571
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a7550c0d0 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4163860), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1956661 n_nop=1703607 n_act=7979 n_pre=7963 n_req=59278 n_rd=160056 n_write=77056 bw_util=0.2424
n_activity=809620 dram_eff=0.5857
bk0: 10744a 1847540i bk1: 10744a 1851779i bk2: 10496a 1853839i bk3: 10496a 1854464i bk4: 10012a 1861059i bk5: 10012a 1861399i bk6: 9384a 1864030i bk7: 9384a 1865964i bk8: 9272a 1863124i bk9: 9272a 1864854i bk10: 9428a 1862658i bk11: 9428a 1865575i bk12: 10236a 1852090i bk13: 10236a 1852999i bk14: 10456a 1849602i bk15: 10456a 1852748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56104

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19990, Miss_rate = 0.674, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19989, Miss_rate = 0.675, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19998, Miss_rate = 0.675, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19997, Miss_rate = 0.676, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 20002, Miss_rate = 0.676, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 20001, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 19998, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 19998, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 20003, Miss_rate = 0.675, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 20001, Miss_rate = 0.675, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19998, Miss_rate = 0.675, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19999, Miss_rate = 0.675, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19988, Miss_rate = 0.675, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19987, Miss_rate = 0.675, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 20003, Miss_rate = 0.675, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 20004, Miss_rate = 0.675, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 19988, Miss_rate = 0.675, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 19988, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19989, Miss_rate = 0.675, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19989, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 20007, Miss_rate = 0.675, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 20007, Miss_rate = 0.675, Pending_hits = 1385, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 439924
L2_total_cache_miss_rate = 0.6752
L2_total_cache_pending_hits = 17788
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52031
	minimum = 6
	maximum = 50
Network latency average = 8.39793
	minimum = 6
	maximum = 46
Slowest packet = 1211232
Flit latency average = 6.85109
	minimum = 6
	maximum = 42
Slowest flit = 3338480
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236463
	minimum = 0.018712 (at node 1)
	maximum = 0.028068 (at node 23)
Accepted packet rate average = 0.0236463
	minimum = 0.018712 (at node 1)
	maximum = 0.028068 (at node 23)
Injected flit rate average = 0.0651728
	minimum = 0.043119 (at node 1)
	maximum = 0.0863906 (at node 42)
Accepted flit rate average= 0.0651728
	minimum = 0.0600005 (at node 1)
	maximum = 0.0900008 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.5651 (14 samples)
	minimum = 6 (14 samples)
	maximum = 152.714 (14 samples)
Network latency average = 9.1254 (14 samples)
	minimum = 6 (14 samples)
	maximum = 146.5 (14 samples)
Flit latency average = 7.89253 (14 samples)
	minimum = 6 (14 samples)
	maximum = 142.714 (14 samples)
Fragmentation average = 0.0787639 (14 samples)
	minimum = 0 (14 samples)
	maximum = 99.5 (14 samples)
Injected packet rate average = 0.0215906 (14 samples)
	minimum = 0.0170854 (14 samples)
	maximum = 0.0256275 (14 samples)
Accepted packet rate average = 0.0215906 (14 samples)
	minimum = 0.0170854 (14 samples)
	maximum = 0.0256275 (14 samples)
Injected flit rate average = 0.0595072 (14 samples)
	minimum = 0.0393692 (14 samples)
	maximum = 0.0788896 (14 samples)
Accepted flit rate average = 0.0595072 (14 samples)
	minimum = 0.0547869 (14 samples)
	maximum = 0.0821773 (14 samples)
Injected packet size average = 2.75616 (14 samples)
Accepted packet size average = 2.75616 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 14 sec (2594 sec)
gpgpu_simulation_rate = 155699 (inst/sec)
gpgpu_simulation_rate = 1605 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38780
gpu_sim_insn = 28848876
gpu_ipc =     743.9112
gpu_tot_sim_cycle = 4424792
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      97.7974
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 8525
partiton_reqs_in_parallel = 853160
partiton_reqs_in_parallel_total    = 23086571
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4104
partiton_reqs_in_parallel_util = 853160
partiton_reqs_in_parallel_util_total    = 23086571
gpu_sim_cycle_parition_util = 38780
gpu_tot_sim_cycle_parition_util    = 1052751
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9323
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.6626 GB/Sec
L2_BW_total  =      14.9533 GB/Sec
gpu_total_sim_rate=160034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685238
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72403, 69580, 69702, 72227, 72409, 69598, 69714, 72239, 19341, 18579, 18629, 12051, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 191009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:448805	W0_Idle:6514019	W0_Scoreboard:39086407	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 2089 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 4424791 
mrq_lat_table:320917 	49519 	33066 	72973 	87480 	65049 	36046 	18859 	10258 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	425419 	255420 	1003 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	572735 	23484 	136 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	393744 	75820 	1224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1053 	158 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.966102  7.817006  8.104448  7.980952  7.371269  7.398876  7.945295  8.015452  8.339326  8.339326  7.532653  7.208984  8.867392  8.605485  7.842884  7.549822 
dram[1]:  8.209709  8.241715  7.550644  7.334526  6.993080  7.066433  8.794188  8.709832  8.453303  8.302013  7.166667  7.003788  8.015718  7.786260  7.551601  7.353553 
dram[2]:  8.291747  8.105065  8.023483  7.779886  7.511152  7.374088  7.978022  7.546778  8.341573  7.948608  7.797468  7.542857  8.908297  8.680851  7.196891  7.097104 
dram[3]:  8.421053  8.454012  7.332737  7.332737  6.994810  6.829392  8.921376  8.233561  7.881104  7.409182  7.137597  7.137597  8.095238  7.640450  7.494604  7.336267 
dram[4]:  8.228572  8.260038  7.895954  7.835564  7.265568  7.184783  8.250554  8.399549  7.948608  7.914712  7.969697  7.767932  8.427686  8.158000  7.140411  6.983250 
dram[5]:  7.902804  7.846011  7.717190  7.522522  6.985916  6.843103  9.055961  9.012107  7.464789  7.432866  7.549181  7.195312  8.678723  8.257085  7.352734  7.365725 
dram[6]:  8.146436  8.053333  8.202357  8.298211  7.272059  7.192727  8.218543  8.075922  7.777778  7.777778  7.737395  7.455466  7.791016  7.730620  7.333907  7.296233 
dram[7]:  7.930582  7.902804  7.524324  7.365079  7.439850  7.042705  9.012107  8.968675  7.032755  6.848030  7.702041  7.371094  8.380252  8.258800  7.473684  7.183811 
dram[8]:  8.144508  8.207767  8.402414  8.108738  7.034050  7.059352  8.006452  8.254989  7.651992  7.620042  7.797521  7.670732  7.730620  7.498120  7.636201  7.197635 
dram[9]:  7.924771  8.072897  7.717190  7.468694  7.822709  7.353932  8.437642  8.633410  7.287425  7.061895  7.670732  7.257692  8.451271  8.207819  7.378761  7.378761 
dram[10]:  8.618762  8.758620  8.044316  8.267326  6.941696  6.750859  8.595843  8.517162  7.751592  7.559006  7.341897  7.171814  7.920388  7.844231  7.315790  7.367491 
average row locality = 698228/90065 = 7.752490
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2835      2834      2814      2814      2691      2691      2476      2476      2511      2511      2505      2505      2751      2751      2838      2838 
dram[1]:      2833      2833      2769      2769      2737      2737      2477      2477      2511      2511      2512      2512      2752      2752      2839      2838 
dram[2]:      2880      2880      2769      2769      2736      2736      2475      2475      2512      2512      2510      2510      2752      2752      2800      2799 
dram[3]:      2880      2880      2768      2768      2738      2738      2476      2476      2512      2512      2504      2504      2752      2752      2800      2800 
dram[4]:      2880      2880      2767      2767      2699      2698      2521      2521      2512      2512      2503      2503      2751      2751      2803      2802 
dram[5]:      2833      2834      2807      2807      2700      2701      2522      2522      2510      2509      2505      2505      2751      2751      2802      2802 
dram[6]:      2833      2833      2807      2806      2688      2688      2523      2523      2510      2510      2504      2504      2706      2706      2849      2849 
dram[7]:      2832      2833      2808      2808      2690      2690      2522      2522      2480      2480      2550      2550      2706      2706      2848      2848 
dram[8]:      2832      2832      2808      2808      2672      2672      2523      2523      2480      2480      2550      2550      2706      2706      2849      2849 
dram[9]:      2879      2879      2807      2807      2674      2674      2521      2521      2481      2481      2550      2550      2706      2706      2802      2802 
dram[10]:      2878      2878      2807      2807      2676      2676      2522      2522      2481      2481      2521      2521      2751      2751      2803      2803 
total reads: 471428
bank skew: 2880/2475 = 1.16
chip skew: 42878/42839 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       2096      1990      2166      1858      2084      1598      1926      1828      2482      2226      2934      2183      2496      1978      1904      1819
dram[1]:       2097      1985      2136      1822      2078      1596      1924      1829      2483      2225      2897      2178      2494      1976      1903      1818
dram[2]:       2112      2004      2134      1823      2077      1597      1933      1836      2481      2226      2897      2180      2466      1976      1889      1802
dram[3]:       2110      2003      2149      1834      2076      1595      1932      1837      2484      2226      2881      2174      2467      1976      1887      1803
dram[4]:       2109      2002      2148      1835      2070      1612      1936      1834      2483      2226      2883      2176      2466      1976      1888      1801
dram[5]:       2118      2008      2157      1837      2070      1611      1937      1834      2485      2228      2890      2183      2466      1976      1888      1802
dram[6]:       2117      2009      2157      1838      2063      1603      1934      1834      2484      2225      2889      2184      2446      1990      1900      1812
dram[7]:       2115      2010      2156      1837      2061      1603      1983      1867      2470      2210      2903      2190      2447      1991      1900      1811
dram[8]:       2114      2011      2185      1837      2075      1601      1983      1866      2470      2209      2902      2189      2433      1976      1899      1813
dram[9]:       2124      2021      2186      1837      2072      1600      1976      1867      2470      2208      2903      2188      2432      1977      1881      1792
dram[10]:       2126      2021      2169      1838      2071      1598      1974      1867      2471      2209      2952      2172      2440      1965      1881      1794
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758832 n_act=8024 n_pre=8008 n_req=63451 n_rd=171364 n_write=82440 bw_util=0.2502
n_activity=865049 dram_eff=0.5868
bk0: 11340a 1915362i bk1: 11336a 1920895i bk2: 11256a 1916390i bk3: 11256a 1920470i bk4: 10764a 1926596i bk5: 10764a 1927284i bk6: 9904a 1932077i bk7: 9904a 1934158i bk8: 10044a 1929609i bk9: 10044a 1929457i bk10: 10020a 1928066i bk11: 10020a 1930913i bk12: 11004a 1918243i bk13: 11004a 1921578i bk14: 11352a 1913044i bk15: 11352a 1916011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758384 n_act=8212 n_pre=8196 n_req=63469 n_rd=171436 n_write=82440 bw_util=0.2503
n_activity=865441 dram_eff=0.5867
bk0: 11332a 1914343i bk1: 11332a 1920203i bk2: 11076a 1920126i bk3: 11076a 1921743i bk4: 10948a 1924405i bk5: 10948a 1924407i bk6: 9908a 1932274i bk7: 9908a 1934938i bk8: 10044a 1928274i bk9: 10044a 1929395i bk10: 10048a 1928078i bk11: 10048a 1931779i bk12: 11008a 1917328i bk13: 11008a 1919556i bk14: 11356a 1911454i bk15: 11352a 1915055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758552 n_act=8084 n_pre=8068 n_req=63491 n_rd=171468 n_write=82496 bw_util=0.2504
n_activity=866169 dram_eff=0.5864
bk0: 11520a 1912865i bk1: 11520a 1915447i bk2: 11076a 1918546i bk3: 11076a 1921719i bk4: 10944a 1922702i bk5: 10944a 1925034i bk6: 9900a 1930946i bk7: 9900a 1932593i bk8: 10048a 1929217i bk9: 10048a 1930480i bk10: 10040a 1930091i bk11: 10040a 1933550i bk12: 11008a 1919107i bk13: 11008a 1922002i bk14: 11200a 1914537i bk15: 11196a 1917694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758152 n_act=8326 n_pre=8310 n_req=63470 n_rd=171440 n_write=82440 bw_util=0.2503
n_activity=863942 dram_eff=0.5877
bk0: 11520a 1912942i bk1: 11520a 1918180i bk2: 11072a 1919133i bk3: 11072a 1921105i bk4: 10952a 1923210i bk5: 10952a 1924168i bk6: 9904a 1930769i bk7: 9904a 1933492i bk8: 10048a 1927580i bk9: 10048a 1927218i bk10: 10016a 1929665i bk11: 10016a 1931391i bk12: 11008a 1915425i bk13: 11008a 1918438i bk14: 11200a 1914586i bk15: 11200a 1917265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758462 n_act=8119 n_pre=8103 n_req=63496 n_rd=171480 n_write=82504 bw_util=0.2504
n_activity=863775 dram_eff=0.5881
bk0: 11520a 1912676i bk1: 11520a 1917396i bk2: 11068a 1918319i bk3: 11068a 1922553i bk4: 10796a 1923998i bk5: 10792a 1926145i bk6: 10084a 1930352i bk7: 10084a 1931463i bk8: 10048a 1928199i bk9: 10048a 1930421i bk10: 10012a 1929416i bk11: 10012a 1933863i bk12: 11004a 1918899i bk13: 11004a 1921204i bk14: 11212a 1914151i bk15: 11208a 1916721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758330 n_act=8235 n_pre=8219 n_req=63471 n_rd=171444 n_write=82440 bw_util=0.2503
n_activity=865363 dram_eff=0.5868
bk0: 11332a 1914529i bk1: 11336a 1919078i bk2: 11228a 1918961i bk3: 11228a 1918220i bk4: 10800a 1925932i bk5: 10804a 1926310i bk6: 10088a 1929179i bk7: 10088a 1933053i bk8: 10040a 1927969i bk9: 10036a 1928317i bk10: 10020a 1930127i bk11: 10020a 1931693i bk12: 11004a 1918364i bk13: 11004a 1919691i bk14: 11208a 1916609i bk15: 11208a 1918589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56603
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758526 n_act=8181 n_pre=8165 n_req=63449 n_rd=171356 n_write=82440 bw_util=0.2502
n_activity=861974 dram_eff=0.5889
bk0: 11332a 1914799i bk1: 11332a 1917889i bk2: 11228a 1917756i bk3: 11224a 1919503i bk4: 10752a 1925363i bk5: 10752a 1928008i bk6: 10092a 1929156i bk7: 10092a 1930670i bk8: 10040a 1926401i bk9: 10040a 1929315i bk10: 10016a 1928890i bk11: 10016a 1932143i bk12: 10824a 1918710i bk13: 10824a 1921079i bk14: 11396a 1911505i bk15: 11396a 1914154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758056 n_act=8288 n_pre=8272 n_req=63513 n_rd=171492 n_write=82560 bw_util=0.2505
n_activity=864111 dram_eff=0.588
bk0: 11328a 1915781i bk1: 11332a 1918192i bk2: 11232a 1917726i bk3: 11232a 1919826i bk4: 10760a 1926675i bk5: 10760a 1927586i bk6: 10088a 1930148i bk7: 10088a 1931592i bk8: 9920a 1928082i bk9: 9920a 1928451i bk10: 10200a 1926775i bk11: 10200a 1928789i bk12: 10824a 1918487i bk13: 10824a 1922965i bk14: 11392a 1912877i bk15: 11392a 1916852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56946
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758472 n_act=8206 n_pre=8190 n_req=63450 n_rd=171360 n_write=82440 bw_util=0.2502
n_activity=867755 dram_eff=0.585
bk0: 11328a 1914783i bk1: 11328a 1920558i bk2: 11232a 1919416i bk3: 11232a 1922315i bk4: 10688a 1928611i bk5: 10688a 1929103i bk6: 10092a 1928307i bk7: 10092a 1930266i bk8: 9920a 1929404i bk9: 9920a 1933358i bk10: 10200a 1929084i bk11: 10200a 1929353i bk12: 10824a 1919393i bk13: 10824a 1921592i bk14: 11396a 1910987i bk15: 11396a 1914479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58015
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a75d02f30 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4424791), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758474 n_act=8206 n_pre=8190 n_req=63450 n_rd=171358 n_write=82440 bw_util=0.2502
n_activity=864806 dram_eff=0.5869
bk0: 11516a 1913180i bk1: 11516a 1916043i bk2: 11228a 1916950i bk3: 11226a 1919541i bk4: 10696a 1927332i bk5: 10696a 1928131i bk6: 10084a 1930132i bk7: 10084a 1931409i bk8: 9924a 1929350i bk9: 9924a 1930560i bk10: 10200a 1927520i bk11: 10200a 1928916i bk12: 10824a 1918824i bk13: 10824a 1924114i bk14: 11208a 1914114i bk15: 11208a 1918277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57174
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2028668 n_nop=1758242 n_act=8185 n_pre=8169 n_req=63518 n_rd=171512 n_write=82560 bw_util=0.2505
n_activity=865247 dram_eff=0.5873
bk0: 11512a 1912664i bk1: 11512a 1917287i bk2: 11228a 1919451i bk3: 11228a 1920316i bk4: 10704a 1927235i bk5: 10704a 1927485i bk6: 10088a 1930233i bk7: 10088a 1932093i bk8: 9924a 1929238i bk9: 9924a 1931398i bk10: 10084a 1928840i bk11: 10084a 1932032i bk12: 11004a 1917253i bk13: 11004a 1918190i bk14: 11212a 1914652i bk15: 11212a 1917860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21421, Miss_rate = 0.675, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21420, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 1
L2_cache_bank[2]: Access = 31723, Miss = 21430, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21429, Miss_rate = 0.676, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21434, Miss_rate = 0.676, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21433, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21430, Miss_rate = 0.676, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21430, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21436, Miss_rate = 0.675, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21434, Miss_rate = 0.675, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21430, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21431, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21420, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21419, Miss_rate = 0.675, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21436, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21437, Miss_rate = 0.675, Pending_hits = 1416, Reservation_fails = 1
L2_cache_bank[16]: Access = 31731, Miss = 21420, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21420, Miss_rate = 0.675, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21420, Miss_rate = 0.675, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21420, Miss_rate = 0.675, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21439, Miss_rate = 0.675, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21439, Miss_rate = 0.675, Pending_hits = 1389, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 471428
L2_total_cache_miss_rate = 0.6753
L2_total_cache_pending_hits = 17859
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 244610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57064
	minimum = 6
	maximum = 48
Network latency average = 8.44352
	minimum = 6
	maximum = 48
Slowest packet = 1357463
Flit latency average = 6.91902
	minimum = 6
	maximum = 48
Slowest flit = 3741667
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239841
	minimum = 0.0189793 (at node 0)
	maximum = 0.028469 (at node 3)
Accepted packet rate average = 0.0239841
	minimum = 0.0189793 (at node 0)
	maximum = 0.028469 (at node 3)
Injected flit rate average = 0.0661038
	minimum = 0.043735 (at node 0)
	maximum = 0.0876247 (at node 42)
Accepted flit rate average= 0.0661038
	minimum = 0.0608577 (at node 0)
	maximum = 0.0912865 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.4988 (15 samples)
	minimum = 6 (15 samples)
	maximum = 145.733 (15 samples)
Network latency average = 9.07994 (15 samples)
	minimum = 6 (15 samples)
	maximum = 139.933 (15 samples)
Flit latency average = 7.82763 (15 samples)
	minimum = 6 (15 samples)
	maximum = 136.4 (15 samples)
Fragmentation average = 0.073513 (15 samples)
	minimum = 0 (15 samples)
	maximum = 92.8667 (15 samples)
Injected packet rate average = 0.0217502 (15 samples)
	minimum = 0.0172117 (15 samples)
	maximum = 0.025817 (15 samples)
Accepted packet rate average = 0.0217502 (15 samples)
	minimum = 0.0172117 (15 samples)
	maximum = 0.025817 (15 samples)
Injected flit rate average = 0.059947 (15 samples)
	minimum = 0.0396603 (15 samples)
	maximum = 0.0794719 (15 samples)
Accepted flit rate average = 0.059947 (15 samples)
	minimum = 0.0551916 (15 samples)
	maximum = 0.0827846 (15 samples)
Injected packet size average = 2.75616 (15 samples)
Accepted packet size average = 2.75616 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 4 sec (2704 sec)
gpgpu_simulation_rate = 160034 (inst/sec)
gpgpu_simulation_rate = 1636 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39168
gpu_sim_insn = 28848876
gpu_ipc =     736.5420
gpu_tot_sim_cycle = 4686110
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      98.5000
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 8821
partiton_reqs_in_parallel = 861696
partiton_reqs_in_parallel_total    = 23939731
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2925
partiton_reqs_in_parallel_util = 861696
partiton_reqs_in_parallel_util_total    = 23939731
gpu_sim_cycle_parition_util = 39168
gpu_tot_sim_cycle_parition_util    = 1091531
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9346
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.5366 GB/Sec
L2_BW_total  =      15.0601 GB/Sec
gpu_total_sim_rate=164147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77230, 74217, 74349, 77038, 77236, 74240, 74361, 77058, 19341, 18579, 18629, 12051, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 191028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:478826	W0_Idle:6528842	W0_Scoreboard:40225234	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1973 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 4686109 
mrq_lat_table:339815 	51940 	35129 	78701 	94647 	70759 	39253 	20259 	10288 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453900 	273423 	1023 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	617068 	25639 	152 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420328 	80566 	1278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1129 	160 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.686542  7.456198  8.039497  7.925664  7.097315  7.097315  7.745491  7.714571  8.067210  8.133471  7.315399  7.078995  8.483366  8.352601  7.701874  7.363192 
dram[1]:  7.898424  7.954144  7.291182  7.079160  6.718944  6.824921  8.610245  8.459518  8.303984  8.167010  7.040998  6.869565  7.660778  7.514731  7.413115  7.164818 
dram[2]:  8.041884  7.823430  7.924051  7.674256  7.186047  7.091803  7.806061  7.388145  8.135524  7.663443  7.548757  7.270718  8.620278  8.386847  6.971743  6.862442 
dram[3]:  8.070052  8.184725  7.193760  7.170213  6.762500  6.638037  8.724605  7.936345  7.633911  7.243145  7.010695  7.010695  7.869328  7.462995  7.256536  7.004732 
dram[4]:  8.041884  8.041884  7.752213  7.617391  7.029801  6.936275  8.034483  8.133471  7.783890  7.693204  7.755424  7.518165  8.163842  7.839060  6.922118  6.721634 
dram[5]:  7.683135  7.556114  7.526138  7.328407  6.827974  6.575851  8.903371  8.824054  7.346939  7.290976  7.464896  7.037567  8.483366  8.133208  7.131621  7.030063 
dram[6]:  7.982301  7.762478  7.955437  8.068716  7.056667  6.940984  8.006061  7.878727  7.689321  7.689321  7.462998  7.216514  7.529307  7.476191  7.106416  7.095313 
dram[7]:  7.734134  7.709402  7.354201  7.142400  7.204082  6.788462  8.824054  8.784923  6.871252  6.728843  7.618147  7.235188  8.231068  8.058935  7.252396  6.995378 
dram[8]:  7.952381  7.896673  8.131147  7.928952  6.754019  6.754019  7.755382  7.941884  7.506744  7.364840  7.560976  7.449168  7.610413  7.321243  7.347897  6.943425 
dram[9]:  7.691152  7.665557  7.603066  7.401327  7.559352  7.075758  8.234927  8.445629  7.074410  6.923624  7.560976  7.183601  8.295499  7.983051  7.131621  7.063593 
dram[10]:  8.389800  8.451376  7.843585  8.070524  6.653481  6.469231  8.447762  8.341053  7.628180  7.340866  7.122083  6.971880  7.605263  7.539130  7.121795  7.121795 
average row locality = 744852/98873 = 7.533422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3024      3023      3006      3006      2878      2878      2633      2633      2681      2681      2679      2679      2927      2927      3025      3025 
dram[1]:      3022      3022      2958      2958      2927      2927      2634      2634      2681      2681      2686      2686      2928      2928      3026      3025 
dram[2]:      3072      3072      2958      2958      2926      2926      2632      2632      2682      2682      2684      2684      2928      2928      2985      2984 
dram[3]:      3072      3072      2957      2957      2928      2928      2633      2633      2682      2682      2677      2677      2928      2928      2985      2985 
dram[4]:      3072      3072      2956      2956      2886      2885      2681      2681      2682      2682      2676      2676      2927      2927      2988      2987 
dram[5]:      3022      3023      2999      2999      2887      2888      2682      2682      2680      2679      2678      2678      2927      2927      2987      2987 
dram[6]:      3022      3022      2999      2998      2874      2874      2683      2683      2680      2680      2677      2677      2879      2879      3037      3037 
dram[7]:      3021      3022      3000      3000      2876      2876      2682      2682      2648      2648      2726      2726      2879      2879      3036      3036 
dram[8]:      3021      3021      3000      3000      2857      2857      2683      2683      2648      2648      2726      2726      2879      2879      3037      3037 
dram[9]:      3071      3071      2999      2999      2859      2859      2681      2681      2650      2650      2726      2726      2879      2879      2987      2987 
dram[10]:      3070      3070      2999      2999      2861      2861      2682      2682      2650      2650      2695      2695      2927      2927      2988      2988 
total reads: 502932
bank skew: 3072/2632 = 1.17
chip skew: 45744/45701 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       1979      1879      2041      1753      1961      1507      1823      1731      2340      2099      2761      2058      2362      1875      1801      1721
dram[1]:       1979      1875      2013      1718      1955      1505      1821      1732      2341      2098      2727      2053      2361      1873      1800      1720
dram[2]:       1995      1893      2011      1720      1954      1505      1830      1738      2339      2099      2727      2055      2334      1873      1786      1705
dram[3]:       1992      1892      2026      1730      1953      1504      1828      1739      2342      2100      2712      2050      2336      1873      1784      1706
dram[4]:       1991      1891      2024      1731      1948      1520      1832      1736      2341      2099      2714      2052      2335      1873      1786      1703
dram[5]:       2000      1896      2032      1733      1949      1520      1833      1736      2342      2101      2721      2058      2334      1873      1785      1705
dram[6]:       1999      1897      2033      1733      1942      1512      1831      1736      2341      2099      2720      2059      2316      1886      1796      1715
dram[7]:       1997      1899      2032      1732      1940      1512      1876      1767      2329      2084      2733      2065      2317      1887      1797      1713
dram[8]:       1995      1899      2059      1732      1953      1509      1877      1767      2328      2084      2732      2064      2304      1873      1796      1715
dram[9]:       2005      1909      2060      1732      1950      1509      1869      1767      2328      2082      2733      2063      2302      1874      1779      1695
dram[10]:       2007      1909      2044      1733      1949      1507      1868      1767      2328      2083      2779      2048      2310      1862      1779      1697
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1813032 n_act=8812 n_pre=8796 n_req=67689 n_rd=182820 n_write=87936 bw_util=0.2577
n_activity=924435 dram_eff=0.5858
bk0: 12096a 1980552i bk1: 12092a 1986177i bk2: 12024a 1982128i bk3: 12024a 1986119i bk4: 11512a 1992299i bk5: 11512a 1993174i bk6: 10532a 1998952i bk7: 10532a 2001138i bk8: 10724a 1996147i bk9: 10724a 1996200i bk10: 10716a 1994341i bk11: 10716a 1997770i bk12: 11708a 1984534i bk13: 11708a 1987996i bk14: 12100a 1978520i bk15: 12100a 1981658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812536 n_act=9024 n_pre=9008 n_req=67707 n_rd=182892 n_write=87936 bw_util=0.2578
n_activity=924776 dram_eff=0.5857
bk0: 12088a 1979836i bk1: 12088a 1986048i bk2: 11832a 1985515i bk3: 11832a 1987271i bk4: 11708a 1989735i bk5: 11708a 1990035i bk6: 10536a 1998954i bk7: 10536a 2001958i bk8: 10724a 1994842i bk9: 10724a 1996306i bk10: 10744a 1994532i bk11: 10744a 1998268i bk12: 11712a 1983146i bk13: 11712a 1985516i bk14: 12104a 1976780i bk15: 12100a 1980341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812700 n_act=8890 n_pre=8874 n_req=67733 n_rd=182932 n_write=88000 bw_util=0.2579
n_activity=925304 dram_eff=0.5856
bk0: 12288a 1977677i bk1: 12288a 1980561i bk2: 11832a 1984390i bk3: 11832a 1987547i bk4: 11704a 1988130i bk5: 11704a 1990368i bk6: 10528a 1997844i bk7: 10528a 1999509i bk8: 10728a 1995931i bk9: 10728a 1996974i bk10: 10736a 1996451i bk11: 10736a 1999958i bk12: 11712a 1985346i bk13: 11712a 1988197i bk14: 11940a 1979973i bk15: 11936a 1982812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812296 n_act=9142 n_pre=9126 n_req=67708 n_rd=182896 n_write=87936 bw_util=0.2578
n_activity=923132 dram_eff=0.5868
bk0: 12288a 1977906i bk1: 12288a 1983969i bk2: 11828a 1984518i bk3: 11828a 1986641i bk4: 11712a 1988593i bk5: 11712a 1989722i bk6: 10532a 1997347i bk7: 10532a 2000442i bk8: 10728a 1993953i bk9: 10728a 1993510i bk10: 10708a 1996012i bk11: 10708a 1997950i bk12: 11712a 1981341i bk13: 11712a 1984492i bk14: 11940a 1979914i bk15: 11940a 1982471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a76490b40 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4686109), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812632 n_act=8923 n_pre=8907 n_req=67734 n_rd=182934 n_write=88000 bw_util=0.2579
n_activity=923213 dram_eff=0.5869
bk0: 12288a 1977945i bk1: 12288a 1982929i bk2: 11824a 1984018i bk3: 11824a 1988260i bk4: 11544a 1989613i bk5: 11538a 1991799i bk6: 10724a 1996903i bk7: 10724a 1998191i bk8: 10728a 1994674i bk9: 10728a 1996761i bk10: 10704a 1995884i bk11: 10704a 2000504i bk12: 11708a 1985102i bk13: 11708a 1987310i bk14: 11952a 1979493i bk15: 11948a 1981956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812546 n_act=9015 n_pre=8999 n_req=67709 n_rd=182900 n_write=87936 bw_util=0.2578
n_activity=924164 dram_eff=0.5861
bk0: 12088a 1979720i bk1: 12092a 1984738i bk2: 11996a 1983849i bk3: 11996a 1983418i bk4: 11548a 1991172i bk5: 11552a 1991661i bk6: 10728a 1995749i bk7: 10728a 1999571i bk8: 10720a 1994615i bk9: 10716a 1995001i bk10: 10712a 1996585i bk11: 10712a 1998280i bk12: 11708a 1984420i bk13: 11708a 1985854i bk14: 11948a 1981839i bk15: 11948a 1983649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812714 n_act=8979 n_pre=8963 n_req=67685 n_rd=182804 n_write=87936 bw_util=0.2577
n_activity=921659 dram_eff=0.5875
bk0: 12088a 1980218i bk1: 12088a 1983256i bk2: 11996a 1983215i bk3: 11992a 1985226i bk4: 11496a 1991099i bk5: 11496a 1993930i bk6: 10732a 1995633i bk7: 10732a 1997477i bk8: 10720a 1993059i bk9: 10720a 1995880i bk10: 10708a 1995348i bk11: 10708a 1998923i bk12: 11516a 1984699i bk13: 11516a 1987296i bk14: 12148a 1976617i bk15: 12148a 1979594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62059
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812280 n_act=9060 n_pre=9044 n_req=67753 n_rd=182948 n_write=88064 bw_util=0.2579
n_activity=923125 dram_eff=0.5872
bk0: 12084a 1981393i bk1: 12088a 1983846i bk2: 12000a 1983145i bk3: 12000a 1985013i bk4: 11504a 1992205i bk5: 11504a 1993188i bk6: 10728a 1996820i bk7: 10728a 1998271i bk8: 10592a 1994669i bk9: 10592a 1995219i bk10: 10904a 1992787i bk11: 10904a 1995047i bk12: 11516a 1984893i bk13: 11516a 1989722i bk14: 12144a 1978003i bk15: 12144a 1981895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59991
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a764d4540 :  mf: uid=10283746, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (4686109), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812600 n_act=9034 n_pre=9018 n_req=67686 n_rd=182808 n_write=87936 bw_util=0.2577
n_activity=927069 dram_eff=0.5841
bk0: 12084a 1980302i bk1: 12084a 1986064i bk2: 12000a 1984685i bk3: 12000a 1987752i bk4: 11428a 1994252i bk5: 11428a 1994932i bk6: 10732a 1994524i bk7: 10732a 1996536i bk8: 10592a 1996103i bk9: 10592a 1999601i bk10: 10904a 1995190i bk11: 10904a 1995711i bk12: 11516a 1985458i bk13: 11516a 1988411i bk14: 12148a 1976365i bk15: 12148a 1979603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812676 n_act=8992 n_pre=8976 n_req=67688 n_rd=182816 n_write=87936 bw_util=0.2577
n_activity=924181 dram_eff=0.5859
bk0: 12284a 1978817i bk1: 12284a 1981376i bk2: 11996a 1982574i bk3: 11996a 1985516i bk4: 11436a 1993058i bk5: 11436a 1994061i bk6: 10724a 1996946i bk7: 10724a 1998265i bk8: 10600a 1995659i bk9: 10600a 1997182i bk10: 10904a 1993868i bk11: 10904a 1995320i bk12: 11516a 1985364i bk13: 11516a 1990809i bk14: 11948a 1979522i bk15: 11948a 1983576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59743
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a8a7a2110 :  mf: uid=10283747, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4686106), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2101396 n_nop=1812366 n_act=9003 n_pre=8987 n_req=67760 n_rd=182976 n_write=88064 bw_util=0.258
n_activity=924538 dram_eff=0.5863
bk0: 12280a 1977844i bk1: 12280a 1982905i bk2: 11996a 1985039i bk3: 11996a 1985892i bk4: 11444a 1992890i bk5: 11444a 1993211i bk6: 10728a 1996575i bk7: 10728a 1998423i bk8: 10600a 1996076i bk9: 10600a 1998036i bk10: 10780a 1995205i bk11: 10780a 1998349i bk12: 11708a 1982920i bk13: 11708a 1984513i bk14: 11952a 1980065i bk15: 11952a 1983323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22853, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22852, Miss_rate = 0.676, Pending_hits = 1388, Reservation_fails = 1
L2_cache_bank[2]: Access = 33836, Miss = 22862, Miss_rate = 0.676, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22861, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22867, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22866, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22862, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22862, Miss_rate = 0.676, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22868, Miss_rate = 0.675, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22866, Miss_rate = 0.675, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22862, Miss_rate = 0.675, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22863, Miss_rate = 0.676, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22851, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22850, Miss_rate = 0.675, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22868, Miss_rate = 0.675, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22869, Miss_rate = 0.675, Pending_hits = 1428, Reservation_fails = 1
L2_cache_bank[16]: Access = 33844, Miss = 22851, Miss_rate = 0.675, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22851, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22852, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22852, Miss_rate = 0.675, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22872, Miss_rate = 0.675, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22872, Miss_rate = 0.675, Pending_hits = 1399, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 502932
L2_total_cache_miss_rate = 0.6755
L2_total_cache_pending_hits = 18028
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52031
	minimum = 6
	maximum = 40
Network latency average = 8.39537
	minimum = 6
	maximum = 40
Slowest packet = 1397143
Flit latency average = 6.86251
	minimum = 6
	maximum = 36
Slowest flit = 3856686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237465
	minimum = 0.0187913 (at node 0)
	maximum = 0.028187 (at node 11)
Accepted packet rate average = 0.0237465
	minimum = 0.0187913 (at node 0)
	maximum = 0.028187 (at node 11)
Injected flit rate average = 0.065449
	minimum = 0.0433018 (at node 0)
	maximum = 0.0867567 (at node 42)
Accepted flit rate average= 0.065449
	minimum = 0.0602548 (at node 0)
	maximum = 0.0903822 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.43764 (16 samples)
	minimum = 6 (16 samples)
	maximum = 139.125 (16 samples)
Network latency average = 9.03716 (16 samples)
	minimum = 6 (16 samples)
	maximum = 133.688 (16 samples)
Flit latency average = 7.76731 (16 samples)
	minimum = 6 (16 samples)
	maximum = 130.125 (16 samples)
Fragmentation average = 0.0689185 (16 samples)
	minimum = 0 (16 samples)
	maximum = 87.0625 (16 samples)
Injected packet rate average = 0.021875 (16 samples)
	minimum = 0.0173104 (16 samples)
	maximum = 0.0259651 (16 samples)
Accepted packet rate average = 0.021875 (16 samples)
	minimum = 0.0173104 (16 samples)
	maximum = 0.0259651 (16 samples)
Injected flit rate average = 0.0602909 (16 samples)
	minimum = 0.0398879 (16 samples)
	maximum = 0.0799272 (16 samples)
Accepted flit rate average = 0.0602909 (16 samples)
	minimum = 0.055508 (16 samples)
	maximum = 0.0832595 (16 samples)
Injected packet size average = 2.75616 (16 samples)
Accepted packet size average = 2.75616 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 52 sec (2812 sec)
gpgpu_simulation_rate = 164147 (inst/sec)
gpgpu_simulation_rate = 1666 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38871
gpu_sim_insn = 28848876
gpu_ipc =     742.1696
gpu_tot_sim_cycle = 4947131
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      99.1344
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 9468
partiton_reqs_in_parallel = 855162
partiton_reqs_in_parallel_total    = 24801427
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1862
partiton_reqs_in_parallel_util = 855162
partiton_reqs_in_parallel_util_total    = 24801427
gpu_sim_cycle_parition_util = 38871
gpu_tot_sim_cycle_parition_util    = 1130699
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9368
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.3965 GB/Sec
L2_BW_total  =      15.1565 GB/Sec
gpu_total_sim_rate=167955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82057, 78862, 78996, 81854, 82063, 78887, 79008, 81865, 19341, 18579, 18629, 12051, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 191061
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 474
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:509147	W0_Idle:6543911	W0_Scoreboard:41349462	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1870 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 4947130 
mrq_lat_table:360731 	55855 	37515 	83057 	100227 	75734 	42467 	21470 	10359 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	486153 	287650 	1047 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	661218 	27976 	168 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	446670 	85522 	1364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1204 	162 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.003339  7.768233  8.318739  8.203799  7.380560  7.380560  8.068627  8.005836  8.380478  8.447791  7.595281  7.355009  8.839388  8.706215  7.975124  7.657643 
dram[1]:  8.219554  8.276339  7.533225  7.342812  6.996946  7.105426  8.947826  8.794871  8.585714  8.447791  7.317626  7.143101  7.972414  7.824027  7.659235  7.409861 
dram[2]:  8.369231  8.146422  8.197531  7.945299  7.474715  7.378422  8.130435  7.704120  8.449800  7.969697  7.833645  7.551352  8.978641  8.741021  7.232772  7.122172 
dram[3]:  8.397942  8.514783  7.459069  7.435200  7.041475  6.914027  9.063877  8.263052  7.880150  7.487545  7.287958  7.287958  8.184071  7.771429  7.544728  7.266154 
dram[4]:  8.369231  8.369231  8.024179  7.887946  7.313821  7.218298  8.367064  8.434000  8.061303  7.969697  8.044316  7.803738  8.513812  8.182301  7.204268  7.000000 
dram[5]:  8.000000  7.870279  7.797364  7.597111  7.107425  6.849315  9.250000  9.169565  7.592058  7.535842  7.749536  7.315237  8.805715  8.451554  7.417583  7.314241 
dram[6]:  8.305026  8.080944  8.260035  8.345679  7.342062  7.223833  8.305119  8.176356  7.965909  7.965909  7.747681  7.497307  7.835355  7.754717  7.395100  7.383792 
dram[7]:  8.052101  8.026801  7.623188  7.408451  7.492487  7.067717  9.169565  9.129870  7.109966  6.966330  7.909427  7.520211  8.546314  8.372222  7.543750  7.260150 
dram[8]:  8.274611  8.217839  8.438502  8.233044  7.031596  7.031596  8.082376  8.272549  7.778195  7.606617  7.851376  7.737794  7.917688  7.598320  7.640823  7.229042 
dram[9]:  8.011456  7.985318  7.875208  7.670989  7.853615  7.360331  8.571138  8.785417  7.312721  7.160900  7.851376  7.467714  8.611428  8.295413  7.394366  7.348367 
dram[10]:  8.723707  8.786355  8.146299  8.347443  6.928460  6.739788  8.787500  8.679012  7.868821  7.580586  7.402461  7.249570  7.916096  7.822335  7.384375  7.384375 
average row locality = 791476/101129 = 7.826400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3213      3212      3190      3190      3051      3051      2806      2806      2847      2847      2841      2841      3119      3119      3217      3217 
dram[1]:      3211      3211      3139      3139      3103      3103      2807      2807      2847      2847      2849      2849      3120      3120      3218      3217 
dram[2]:      3264      3264      3139      3139      3102      3102      2805      2805      2848      2848      2847      2847      3120      3120      3174      3173 
dram[3]:      3264      3264      3138      3138      3104      3104      2806      2806      2848      2848      2840      2840      3120      3120      3174      3174 
dram[4]:      3264      3264      3137      3137      3060      3059      2857      2857      2848      2848      2839      2839      3119      3119      3177      3176 
dram[5]:      3211      3212      3182      3182      3061      3062      2858      2858      2846      2845      2841      2841      3119      3119      3176      3176 
dram[6]:      3211      3211      3182      3181      3048      3048      2859      2859      2846      2846      2840      2840      3068      3068      3229      3229 
dram[7]:      3210      3211      3183      3183      3050      3050      2858      2858      2812      2812      2892      2892      3068      3068      3228      3228 
dram[8]:      3210      3210      3183      3183      3030      3030      2859      2859      2812      2812      2892      2892      3068      3068      3229      3229 
dram[9]:      3263      3263      3182      3182      3032      3032      2857      2857      2813      2813      2892      2892      3068      3068      3176      3176 
dram[10]:      3262      3262      3182      3182      3034      3034      2858      2858      2813      2813      2859      2859      3119      3119      3177      3177 
total reads: 534436
bank skew: 3264/2805 = 1.16
chip skew: 48608/48565 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       1876      1782      1937      1665      1864      1435      1726      1639      2216      1989      2614      1951      2229      1772      1706      1631
dram[1]:       1876      1778      1911      1633      1859      1434      1724      1640      2217      1989      2582      1947      2228      1770      1705      1630
dram[2]:       1891      1794      1909      1635      1858      1434      1732      1646      2215      1989      2581      1948      2202      1770      1693      1616
dram[3]:       1888      1793      1923      1644      1857      1432      1731      1647      2218      1990      2567      1943      2204      1770      1691      1617
dram[4]:       1887      1793      1921      1645      1852      1447      1734      1644      2217      1989      2568      1945      2203      1770      1693      1615
dram[5]:       1895      1797      1929      1647      1852      1447      1735      1644      2218      1991      2576      1951      2203      1770      1692      1616
dram[6]:       1894      1799      1930      1647      1846      1439      1733      1644      2217      1989      2574      1952      2185      1782      1702      1625
dram[7]:       1893      1800      1929      1646      1844      1440      1776      1673      2205      1975      2587      1957      2186      1783      1703      1624
dram[8]:       1891      1800      1954      1646      1856      1437      1776      1673      2204      1975      2586      1957      2174      1770      1702      1626
dram[9]:       1900      1809      1955      1646      1854      1437      1769      1673      2205      1974      2586      1955      2172      1771      1686      1607
dram[10]:       1902      1809      1940      1647      1852      1435      1768      1673      2206      1975      2630      1941      2180      1760      1686      1609
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867868 n_act=9010 n_pre=8994 n_req=71925 n_rd=194268 n_write=93432 bw_util=0.2647
n_activity=979771 dram_eff=0.5873
bk0: 12852a 2046029i bk1: 12848a 2051913i bk2: 12760a 2048089i bk3: 12760a 2052028i bk4: 12204a 2058824i bk5: 12204a 2059936i bk6: 11224a 2065272i bk7: 11224a 2067809i bk8: 11388a 2062171i bk9: 11388a 2062375i bk10: 11364a 2060844i bk11: 11364a 2064641i bk12: 12476a 2049730i bk13: 12476a 2053312i bk14: 12868a 2043661i bk15: 12868a 2046965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a865c83f0 :  mf: uid=10926392, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4947130), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867338 n_act=9236 n_pre=9220 n_req=71945 n_rd=194346 n_write=93432 bw_util=0.2648
n_activity=980593 dram_eff=0.5869
bk0: 12844a 2045171i bk1: 12844a 2051627i bk2: 12556a 2051446i bk3: 12554a 2053381i bk4: 12412a 2056223i bk5: 12412a 2056430i bk6: 11228a 2064936i bk7: 11228a 2068381i bk8: 11388a 2061194i bk9: 11388a 2062730i bk10: 11396a 2061120i bk11: 11396a 2064604i bk12: 12480a 2048539i bk13: 12480a 2050992i bk14: 12872a 2041719i bk15: 12868a 2045760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867528 n_act=9088 n_pre=9072 n_req=71971 n_rd=194388 n_write=93496 bw_util=0.2649
n_activity=981026 dram_eff=0.5869
bk0: 13056a 2042836i bk1: 13056a 2046394i bk2: 12556a 2050207i bk3: 12556a 2053759i bk4: 12408a 2054772i bk5: 12408a 2056726i bk6: 11220a 2064056i bk7: 11220a 2066364i bk8: 11392a 2062255i bk9: 11392a 2063396i bk10: 11388a 2063059i bk11: 11388a 2066897i bk12: 12480a 2050482i bk13: 12480a 2053720i bk14: 12696a 2044801i bk15: 12692a 2048120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867104 n_act=9350 n_pre=9334 n_req=71946 n_rd=194352 n_write=93432 bw_util=0.2648
n_activity=978694 dram_eff=0.5881
bk0: 13056a 2043239i bk1: 13056a 2049463i bk2: 12552a 2050209i bk3: 12552a 2052453i bk4: 12416a 2054827i bk5: 12416a 2056320i bk6: 11224a 2063458i bk7: 11224a 2066673i bk8: 11392a 2060332i bk9: 11392a 2060288i bk10: 11360a 2062437i bk11: 11360a 2064620i bk12: 12480a 2046788i bk13: 12480a 2050327i bk14: 12696a 2045180i bk15: 12696a 2047999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867438 n_act=9123 n_pre=9107 n_req=71976 n_rd=194400 n_write=93504 bw_util=0.2649
n_activity=978757 dram_eff=0.5883
bk0: 13056a 2043402i bk1: 13056a 2048427i bk2: 12548a 2049913i bk3: 12548a 2054544i bk4: 12240a 2055902i bk5: 12236a 2058223i bk6: 11428a 2062844i bk7: 11428a 2064711i bk8: 11392a 2060815i bk9: 11392a 2063465i bk10: 11356a 2062484i bk11: 11356a 2067169i bk12: 12476a 2050380i bk13: 12476a 2052910i bk14: 12708a 2044777i bk15: 12704a 2047218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867358 n_act=9221 n_pre=9205 n_req=71947 n_rd=194356 n_write=93432 bw_util=0.2648
n_activity=979659 dram_eff=0.5875
bk0: 12844a 2045167i bk1: 12848a 2050885i bk2: 12728a 2049808i bk3: 12728a 2049303i bk4: 12244a 2057730i bk5: 12248a 2058394i bk6: 11432a 2061617i bk7: 11432a 2065676i bk8: 11384a 2060949i bk9: 11380a 2061304i bk10: 11364a 2063131i bk11: 11364a 2065340i bk12: 12476a 2049558i bk13: 12476a 2051110i bk14: 12704a 2046995i bk15: 12704a 2048884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61525
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867526 n_act=9185 n_pre=9169 n_req=71923 n_rd=194260 n_write=93432 bw_util=0.2647
n_activity=977355 dram_eff=0.5887
bk0: 12844a 2045639i bk1: 12844a 2049146i bk2: 12728a 2049049i bk3: 12724a 2051501i bk4: 12192a 2057366i bk5: 12192a 2060045i bk6: 11436a 2061955i bk7: 11436a 2064058i bk8: 11384a 2059155i bk9: 11384a 2062369i bk10: 11360a 2061378i bk11: 11360a 2065502i bk12: 12272a 2049970i bk13: 12272a 2052941i bk14: 12916a 2041769i bk15: 12916a 2044629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63931
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867072 n_act=9268 n_pre=9252 n_req=71995 n_rd=194412 n_write=93568 bw_util=0.265
n_activity=978684 dram_eff=0.5885
bk0: 12840a 2046894i bk1: 12844a 2049811i bk2: 12732a 2048971i bk3: 12732a 2051137i bk4: 12200a 2058746i bk5: 12200a 2059908i bk6: 11432a 2062849i bk7: 11432a 2064478i bk8: 11248a 2060666i bk9: 11248a 2061520i bk10: 11568a 2059225i bk11: 11568a 2061499i bk12: 12272a 2050360i bk13: 12272a 2055362i bk14: 12912a 2043406i bk15: 12912a 2047212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61543
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867420 n_act=9236 n_pre=9220 n_req=71924 n_rd=194264 n_write=93432 bw_util=0.2647
n_activity=982460 dram_eff=0.5857
bk0: 12840a 2046119i bk1: 12840a 2051760i bk2: 12732a 2050510i bk3: 12732a 2053785i bk4: 12120a 2060628i bk5: 12120a 2061014i bk6: 11436a 2060451i bk7: 11436a 2062865i bk8: 11248a 2062364i bk9: 11248a 2065989i bk10: 11568a 2061574i bk11: 11568a 2061654i bk12: 12272a 2050691i bk13: 12272a 2053979i bk14: 12916a 2041518i bk15: 12916a 2044968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62632
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867492 n_act=9200 n_pre=9184 n_req=71924 n_rd=194264 n_write=93432 bw_util=0.2647
n_activity=980011 dram_eff=0.5871
bk0: 13052a 2044072i bk1: 13052a 2046866i bk2: 12728a 2048115i bk3: 12728a 2051582i bk4: 12128a 2059932i bk5: 12128a 2060872i bk6: 11428a 2063069i bk7: 11428a 2064563i bk8: 11252a 2062236i bk9: 11252a 2063751i bk10: 11568a 2060550i bk11: 11568a 2061947i bk12: 12272a 2051198i bk13: 12272a 2056499i bk14: 12704a 2044623i bk15: 12704a 2049230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2173572 n_nop=1867162 n_act=9213 n_pre=9197 n_req=72000 n_rd=194432 n_write=93568 bw_util=0.265
n_activity=980245 dram_eff=0.5876
bk0: 13048a 2043483i bk1: 13048a 2048434i bk2: 12728a 2050984i bk3: 12728a 2051862i bk4: 12136a 2059330i bk5: 12136a 2059755i bk6: 11432a 2062365i bk7: 11432a 2064434i bk8: 11252a 2062454i bk9: 11252a 2064370i bk10: 11436a 2061578i bk11: 11436a 2064726i bk12: 12476a 2048113i bk13: 12476a 2050003i bk14: 12708a 2045265i bk15: 12708a 2049081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24284, Miss_rate = 0.675, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24283, Miss_rate = 0.676, Pending_hits = 1392, Reservation_fails = 1
L2_cache_bank[2]: Access = 35949, Miss = 24294, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 24293, Miss_rate = 0.676, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 24299, Miss_rate = 0.676, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24298, Miss_rate = 0.676, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 24294, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24294, Miss_rate = 0.676, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24301, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 24299, Miss_rate = 0.675, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24294, Miss_rate = 0.675, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24295, Miss_rate = 0.676, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24283, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 24282, Miss_rate = 0.675, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24301, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24302, Miss_rate = 0.675, Pending_hits = 1431, Reservation_fails = 1
L2_cache_bank[16]: Access = 35958, Miss = 24283, Miss_rate = 0.675, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24283, Miss_rate = 0.676, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24283, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24283, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24304, Miss_rate = 0.675, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24304, Miss_rate = 0.675, Pending_hits = 1402, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 534436
L2_total_cache_miss_rate = 0.6756
L2_total_cache_pending_hits = 18099
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58961
	minimum = 6
	maximum = 44
Network latency average = 8.45899
	minimum = 6
	maximum = 43
Slowest packet = 1491036
Flit latency average = 6.93286
	minimum = 6
	maximum = 39
Slowest flit = 4109876
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023928
	minimum = 0.0189349 (at node 0)
	maximum = 0.0284024 (at node 19)
Accepted packet rate average = 0.023928
	minimum = 0.0189349 (at node 0)
	maximum = 0.0284024 (at node 19)
Injected flit rate average = 0.0659491
	minimum = 0.0436326 (at node 0)
	maximum = 0.0874196 (at node 42)
Accepted flit rate average= 0.0659491
	minimum = 0.0607152 (at node 0)
	maximum = 0.0910728 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.38776 (17 samples)
	minimum = 6 (17 samples)
	maximum = 133.529 (17 samples)
Network latency average = 9.00315 (17 samples)
	minimum = 6 (17 samples)
	maximum = 128.353 (17 samples)
Flit latency average = 7.71823 (17 samples)
	minimum = 6 (17 samples)
	maximum = 124.765 (17 samples)
Fragmentation average = 0.0648644 (17 samples)
	minimum = 0 (17 samples)
	maximum = 81.9412 (17 samples)
Injected packet rate average = 0.0219957 (17 samples)
	minimum = 0.017406 (17 samples)
	maximum = 0.0261085 (17 samples)
Accepted packet rate average = 0.0219957 (17 samples)
	minimum = 0.017406 (17 samples)
	maximum = 0.0261085 (17 samples)
Injected flit rate average = 0.0606237 (17 samples)
	minimum = 0.0401081 (17 samples)
	maximum = 0.080368 (17 samples)
Accepted flit rate average = 0.0606237 (17 samples)
	minimum = 0.0558143 (17 samples)
	maximum = 0.0837191 (17 samples)
Injected packet size average = 2.75616 (17 samples)
Accepted packet size average = 2.75616 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 40 sec (2920 sec)
gpgpu_simulation_rate = 167955 (inst/sec)
gpgpu_simulation_rate = 1694 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39240
gpu_sim_insn = 28848876
gpu_ipc =     735.1905
gpu_tot_sim_cycle = 5208521
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =      99.6981
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 9891
partiton_reqs_in_parallel = 863280
partiton_reqs_in_parallel_total    = 25656589
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0916
partiton_reqs_in_parallel_util = 863280
partiton_reqs_in_parallel_util_total    = 25656589
gpu_sim_cycle_parition_util = 39240
gpu_tot_sim_cycle_parition_util    = 1169570
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9388
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.3302 GB/Sec
L2_BW_total  =      15.2421 GB/Sec
gpu_total_sim_rate=171492

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86885, 83490, 83644, 86671, 86892, 83516, 83657, 86691, 24176, 23222, 23282, 16868, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 191104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 517
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:539027	W0_Idle:6559575	W0_Scoreboard:42490737	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1778 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 5208520 
mrq_lat_table:380040 	58260 	39542 	88589 	107344 	81173 	45709 	22985 	10397 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	514732 	305554 	1068 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	705470 	30215 	180 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473143 	90364 	1433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1280 	164 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.726027  7.518518  8.218597  8.060800  7.199697  7.199697  7.766071  7.710993  8.133212  8.133212  7.419733  7.179612  8.589788  8.441176  7.603887  7.351156 
dram[1]:  8.015798  8.066772  7.347243  7.197080  6.751734  6.846695  8.734940  8.529411  8.346442  8.284387  7.100639  6.902174  7.758347  7.625000  7.548962  7.298422 
dram[2]:  8.087363  7.987673  8.121911  7.812995  7.146843  7.105110  7.820144  7.419795  8.348314  7.821053  7.581911  7.405000  8.714286  8.442906  7.008415  6.891035 
dram[3]:  8.241653  8.321028  7.302222  7.280650  6.848101  6.715862  8.948560  8.144195  7.633562  7.284314  7.138710  7.115756  7.947883  7.554180  7.413947  7.098011 
dram[4]:  8.189573  8.241653  7.935588  7.809826  7.056130  6.891775  8.163004  8.253704  7.904255  7.739583  7.790493  7.655709  8.213804  7.894822  6.925208  6.764547 
dram[5]:  7.794163  7.585949  7.619120  7.505232  6.894661  6.721519  8.987904  8.810277  7.328948  7.351485  7.528912  7.094551  8.529720  8.241554  7.213564  7.100852 
dram[6]:  8.144463  7.866667  8.033600  8.136143  7.016200  6.934498  8.048737  7.962500  7.900709  7.790210  7.501695  7.352160  7.549051  7.454688  7.165498  7.195775 
dram[7]:  7.721461  7.653092  7.418021  7.246753  7.321044  6.937409  8.880478  8.775591  6.893082  6.744616  7.660473  7.338188  8.340909  8.211704  7.339080  7.084605 
dram[8]:  8.116800  8.090909  8.165854  8.060995  6.781922  6.781922  7.850352  8.048737  7.664336  7.405406  7.634680  7.558333  7.670418  7.362654  7.425872  7.017857 
dram[9]:  7.724292  7.678518  7.689127  7.416543  7.639741  7.219847  8.377820  8.505725  7.143322  7.006390  7.558333  7.267628  8.459220  8.197595  7.090780  7.050776 
dram[10]:  8.453507  8.509031  7.857590  8.137763  6.729730  6.507565  8.573077  8.540230  7.721831  7.408784  7.246753  7.130991  7.732171  7.599689  7.246377  7.267442 
average row locality = 838100/110083 = 7.613346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3402      3401      3382      3382      3238      3238      2963      2963      3017      3017      3015      3015      3295      3295      3404      3404 
dram[1]:      3400      3400      3328      3328      3293      3293      2964      2964      3017      3017      3023      3023      3296      3296      3405      3404 
dram[2]:      3456      3456      3328      3328      3292      3292      2962      2962      3018      3018      3021      3021      3296      3296      3359      3358 
dram[3]:      3456      3456      3327      3327      3294      3294      2963      2963      3018      3018      3013      3013      3296      3296      3359      3359 
dram[4]:      3456      3456      3326      3326      3247      3246      3017      3017      3018      3018      3012      3012      3295      3295      3362      3361 
dram[5]:      3400      3401      3374      3374      3248      3249      3018      3018      3016      3015      3014      3014      3295      3295      3361      3361 
dram[6]:      3400      3400      3374      3373      3234      3234      3019      3019      3016      3016      3013      3013      3241      3241      3417      3417 
dram[7]:      3399      3400      3375      3375      3236      3236      3018      3018      2980      2980      3068      3068      3241      3241      3416      3416 
dram[8]:      3399      3399      3375      3375      3215      3215      3019      3019      2980      2980      3068      3068      3241      3241      3417      3417 
dram[9]:      3455      3455      3374      3374      3217      3217      3017      3017      2982      2982      3068      3068      3241      3241      3361      3361 
dram[10]:      3454      3454      3374      3374      3219      3219      3018      3018      2982      2982      3033      3033      3295      3295      3362      3362 
total reads: 565940
bank skew: 3456/2962 = 1.17
chip skew: 51474/51427 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       1785      1695      1839      1583      1768      1363      1645      1562      2104      1890      2479      1853      2124      1691      1625      1554
dram[1]:       1784      1691      1814      1552      1763      1362      1643      1564      2105      1889      2448      1849      2123      1689      1624      1553
dram[2]:       1798      1707      1812      1554      1761      1362      1651      1569      2103      1890      2448      1851      2099      1690      1612      1540
dram[3]:       1796      1706      1826      1562      1761      1361      1649      1570      2106      1891      2435      1846      2101      1689      1610      1540
dram[4]:       1795      1705      1824      1563      1756      1375      1653      1567      2106      1890      2436      1847      2100      1689      1612      1538
dram[5]:       1803      1710      1831      1565      1757      1375      1654      1568      2106      1892      2443      1853      2099      1689      1611      1540
dram[6]:       1801      1711      1832      1565      1751      1368      1652      1567      2105      1889      2442      1854      2083      1700      1621      1549
dram[7]:       1800      1712      1831      1564      1749      1368      1693      1595      2094      1876      2454      1860      2083      1702      1622      1547
dram[8]:       1798      1713      1855      1564      1760      1366      1693      1595      2093      1876      2453      1859      2072      1689      1621      1549
dram[9]:       1807      1721      1856      1564      1758      1365      1686      1595      2094      1875      2453      1858      2071      1690      1606      1531
dram[10]:       1809      1721      1842      1565      1757      1364      1685      1595      2094      1876      2494      1844      2078      1679      1606      1533
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1922126 n_act=9836 n_pre=9820 n_req=76163 n_rd=205724 n_write=98928 bw_util=0.2712
n_activity=1039085 dram_eff=0.5864
bk0: 13608a 2111131i bk1: 13604a 2117473i bk2: 13528a 2113863i bk3: 13528a 2117632i bk4: 12952a 2124418i bk5: 12952a 2125751i bk6: 11852a 2131613i bk7: 11852a 2134401i bk8: 12068a 2128324i bk9: 12068a 2128796i bk10: 12060a 2127407i bk11: 12060a 2131253i bk12: 13180a 2115987i bk13: 13180a 2119783i bk14: 13616a 2108766i bk15: 13616a 2112071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68327
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921638 n_act=10040 n_pre=10024 n_req=76183 n_rd=205804 n_write=98928 bw_util=0.2713
n_activity=1040261 dram_eff=0.5859
bk0: 13600a 2110968i bk1: 13600a 2117758i bk2: 13312a 2117015i bk3: 13312a 2119510i bk4: 13172a 2121704i bk5: 13172a 2121936i bk6: 11856a 2131563i bk7: 11856a 2135353i bk8: 12068a 2127837i bk9: 12068a 2129410i bk10: 12092a 2127530i bk11: 12092a 2131132i bk12: 13184a 2114814i bk13: 13184a 2117425i bk14: 13620a 2107266i bk15: 13616a 2111480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921794 n_act=9902 n_pre=9886 n_req=76213 n_rd=205852 n_write=99000 bw_util=0.2714
n_activity=1040554 dram_eff=0.5859
bk0: 13824a 2108319i bk1: 13824a 2112259i bk2: 13312a 2115986i bk3: 13312a 2119753i bk4: 13168a 2120221i bk5: 13168a 2122329i bk6: 11848a 2130610i bk7: 11848a 2132842i bk8: 12072a 2128554i bk9: 12072a 2130179i bk10: 12084a 2129354i bk11: 12084a 2133523i bk12: 13184a 2116644i bk13: 13184a 2120059i bk14: 13436a 2110164i bk15: 13432a 2113452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66259
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921442 n_act=10136 n_pre=10120 n_req=76184 n_rd=205808 n_write=98928 bw_util=0.2713
n_activity=1038451 dram_eff=0.5869
bk0: 13824a 2109001i bk1: 13824a 2115164i bk2: 13308a 2116121i bk3: 13308a 2118546i bk4: 13176a 2120410i bk5: 13176a 2122124i bk6: 11852a 2130370i bk7: 11852a 2133928i bk8: 12072a 2126580i bk9: 12072a 2126770i bk10: 12052a 2128955i bk11: 12052a 2131236i bk12: 13184a 2112760i bk13: 13184a 2116540i bk14: 13436a 2111157i bk15: 13436a 2113505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a7504aa80 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5208520), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921737 n_act=9929 n_pre=9913 n_req=76214 n_rd=205855 n_write=99000 bw_util=0.2714
n_activity=1038291 dram_eff=0.5872
bk0: 13824a 2108641i bk1: 13824a 2114419i bk2: 13304a 2115917i bk3: 13304a 2120709i bk4: 12988a 2121503i bk5: 12983a 2124013i bk6: 12068a 2129372i bk7: 12068a 2131649i bk8: 12072a 2127055i bk9: 12072a 2129824i bk10: 12048a 2128989i bk11: 12048a 2133685i bk12: 13180a 2116464i bk13: 13180a 2119119i bk14: 13448a 2109935i bk15: 13444a 2112902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921628 n_act=10041 n_pre=10025 n_req=76185 n_rd=205812 n_write=98928 bw_util=0.2713
n_activity=1039245 dram_eff=0.5865
bk0: 13600a 2110559i bk1: 13604a 2116191i bk2: 13496a 2115490i bk3: 13496a 2115274i bk4: 12992a 2123208i bk5: 12996a 2124275i bk6: 12072a 2128365i bk7: 12072a 2132585i bk8: 12064a 2126979i bk9: 12060a 2127898i bk10: 12056a 2129628i bk11: 12056a 2132094i bk12: 13180a 2115950i bk13: 13180a 2117472i bk14: 13444a 2112850i bk15: 13444a 2114162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64116
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921788 n_act=10013 n_pre=9997 n_req=76159 n_rd=205708 n_write=98928 bw_util=0.2712
n_activity=1036568 dram_eff=0.5878
bk0: 13600a 2111113i bk1: 13600a 2114766i bk2: 13496a 2114693i bk3: 13492a 2117260i bk4: 12936a 2123068i bk5: 12936a 2125853i bk6: 12076a 2128492i bk7: 12076a 2130961i bk8: 12064a 2125777i bk9: 12064a 2129181i bk10: 12052a 2127688i bk11: 12052a 2132123i bk12: 12964a 2116032i bk13: 12964a 2118979i bk14: 13668a 2106673i bk15: 13668a 2109993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66258
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921302 n_act=10104 n_pre=10088 n_req=76235 n_rd=205868 n_write=99072 bw_util=0.2715
n_activity=1037790 dram_eff=0.5877
bk0: 13596a 2112232i bk1: 13600a 2115118i bk2: 13500a 2114279i bk3: 13500a 2116567i bk4: 12944a 2124350i bk5: 12944a 2125679i bk6: 12072a 2129412i bk7: 12072a 2131327i bk8: 11920a 2126663i bk9: 11920a 2127587i bk10: 12272a 2125179i bk11: 12272a 2128031i bk12: 12964a 2116569i bk13: 12964a 2121682i bk14: 13664a 2108935i bk15: 13664a 2112695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921710 n_act=10050 n_pre=10034 n_req=76160 n_rd=205712 n_write=98928 bw_util=0.2712
n_activity=1041684 dram_eff=0.5849
bk0: 13596a 2112014i bk1: 13596a 2117666i bk2: 13500a 2116291i bk3: 13500a 2119550i bk4: 12860a 2126200i bk5: 12860a 2126890i bk6: 12076a 2126609i bk7: 12076a 2129505i bk8: 11920a 2128904i bk9: 11920a 2132811i bk10: 12272a 2127806i bk11: 12272a 2128354i bk12: 12964a 2116936i bk13: 12964a 2120517i bk14: 13668a 2107025i bk15: 13668a 2110320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65061
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921742 n_act=10030 n_pre=10014 n_req=76162 n_rd=205720 n_write=98928 bw_util=0.2712
n_activity=1039241 dram_eff=0.5863
bk0: 13820a 2109059i bk1: 13820a 2112112i bk2: 13496a 2113267i bk3: 13496a 2116953i bk4: 12868a 2125756i bk5: 12868a 2127006i bk6: 12068a 2129468i bk7: 12068a 2131317i bk8: 11928a 2128356i bk9: 11928a 2130446i bk10: 12272a 2126803i bk11: 12272a 2128672i bk12: 12964a 2117657i bk13: 12964a 2123236i bk14: 13444a 2110201i bk15: 13444a 2114501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64041
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2246434 n_nop=1921476 n_act=10003 n_pre=9987 n_req=76242 n_rd=205896 n_write=99072 bw_util=0.2715
n_activity=1039812 dram_eff=0.5866
bk0: 13816a 2108820i bk1: 13816a 2113944i bk2: 13496a 2116458i bk3: 13496a 2117755i bk4: 12876a 2125186i bk5: 12876a 2125440i bk6: 12072a 2128778i bk7: 12072a 2131119i bk8: 11928a 2128889i bk9: 11928a 2131119i bk10: 12132a 2128110i bk11: 12132a 2131370i bk12: 13180a 2114146i bk13: 13180a 2116397i bk14: 13448a 2111226i bk15: 13448a 2114954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25716, Miss_rate = 0.675, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25715, Miss_rate = 0.676, Pending_hits = 1399, Reservation_fails = 1
L2_cache_bank[2]: Access = 38062, Miss = 25726, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25725, Miss_rate = 0.676, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25732, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25731, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25726, Miss_rate = 0.677, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25726, Miss_rate = 0.677, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25733, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25731, Miss_rate = 0.675, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25726, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25727, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25714, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25713, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25733, Miss_rate = 0.675, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25734, Miss_rate = 0.675, Pending_hits = 1438, Reservation_fails = 1
L2_cache_bank[16]: Access = 38071, Miss = 25714, Miss_rate = 0.675, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25714, Miss_rate = 0.676, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25715, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25715, Miss_rate = 0.675, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25737, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25737, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 565940
L2_total_cache_miss_rate = 0.6757
L2_total_cache_pending_hits = 18236
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.085

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54637
	minimum = 6
	maximum = 40
Network latency average = 8.41997
	minimum = 6
	maximum = 40
Slowest packet = 1611545
Flit latency average = 6.89011
	minimum = 6
	maximum = 36
Slowest flit = 4442023
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237029
	minimum = 0.0187568 (at node 5)
	maximum = 0.0281353 (at node 0)
Accepted packet rate average = 0.0237029
	minimum = 0.0187568 (at node 5)
	maximum = 0.0281353 (at node 0)
Injected flit rate average = 0.0653289
	minimum = 0.0432223 (at node 5)
	maximum = 0.0865975 (at node 42)
Accepted flit rate average= 0.0653289
	minimum = 0.0601442 (at node 5)
	maximum = 0.0902164 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.34102 (18 samples)
	minimum = 6 (18 samples)
	maximum = 128.333 (18 samples)
Network latency average = 8.97075 (18 samples)
	minimum = 6 (18 samples)
	maximum = 123.444 (18 samples)
Flit latency average = 7.67222 (18 samples)
	minimum = 6 (18 samples)
	maximum = 119.833 (18 samples)
Fragmentation average = 0.0612608 (18 samples)
	minimum = 0 (18 samples)
	maximum = 77.3889 (18 samples)
Injected packet rate average = 0.0220906 (18 samples)
	minimum = 0.017481 (18 samples)
	maximum = 0.0262211 (18 samples)
Accepted packet rate average = 0.0220906 (18 samples)
	minimum = 0.017481 (18 samples)
	maximum = 0.0262211 (18 samples)
Injected flit rate average = 0.0608851 (18 samples)
	minimum = 0.0402811 (18 samples)
	maximum = 0.0807141 (18 samples)
Accepted flit rate average = 0.0608851 (18 samples)
	minimum = 0.0560549 (18 samples)
	maximum = 0.08408 (18 samples)
Injected packet size average = 2.75616 (18 samples)
Accepted packet size average = 2.75616 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 28 sec (3028 sec)
gpgpu_simulation_rate = 171492 (inst/sec)
gpgpu_simulation_rate = 1720 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38995
gpu_sim_insn = 28848876
gpu_ipc =     739.8096
gpu_tot_sim_cycle = 5469666
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     100.2124
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 10522
partiton_reqs_in_parallel = 857890
partiton_reqs_in_parallel_total    = 26519869
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0054
partiton_reqs_in_parallel_util = 857890
partiton_reqs_in_parallel_util_total    = 26519869
gpu_sim_cycle_parition_util = 38995
gpu_tot_sim_cycle_parition_util    = 1208810
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9407
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.0359 GB/Sec
L2_BW_total  =      15.3202 GB/Sec
gpu_total_sim_rate=174674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91712, 88130, 88291, 91493, 91719, 88159, 88304, 91508, 24176, 23222, 23282, 16868, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 191154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:569251	W0_Idle:6574848	W0_Scoreboard:43614841	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1696 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 5469665 
mrq_lat_table:402070 	62396 	42154 	93026 	112724 	85458 	48371 	23969 	10495 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	548006 	318752 	1100 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	749879 	32294 	195 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499345 	95445 	1534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1354 	167 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.008968  7.797671  8.468900  8.309859  7.453869  7.453869  8.026178  7.970537  8.413238  8.413238  7.670492  7.426984  8.908621  8.757627  7.846715  7.613315 
dram[1]:  8.303876  8.355694  7.585402  7.412268  7.000000  7.096953  9.037328  8.829175  8.597806  8.535390  7.347962  7.146341  8.037325  7.902141  7.768786  7.517482 
dram[2]:  8.379786  8.278366  8.367149  8.055814  7.403179  7.360632  8.080844  7.676127  8.631192  8.096386  7.836121  7.656863  9.034965  8.759322  7.241426  7.142084 
dram[3]:  8.536661  8.617323  7.539913  7.496393  7.098338  6.963315  9.253521  8.438532  7.853088  7.502392  7.387658  7.364353  8.229300  7.830303  7.672965  7.331944 
dram[4]:  8.483721  8.536661  8.179527  8.052713  7.309593  7.142045  8.431127  8.522604  8.152513  7.986418  8.048276  7.911864  8.526402  8.201588  7.176630  6.994702 
dram[5]:  8.078431  7.866373  7.861813  7.746706  7.144886  6.968144  9.297831  9.117989  7.547351  7.570048  7.783333  7.342767  8.817406  8.526402  7.469590  7.334722 
dram[6]:  8.434646  8.152207  8.306123  8.383518  7.269565  7.186246  8.315697  8.228621  8.149047  8.037607  7.755814  7.604235  7.821981  7.726300  7.423659  7.433884 
dram[7]:  8.004484  7.934815  7.658466  7.485148  7.580060  7.189112  9.189084  9.082851  7.105991  6.956391  7.920530  7.593651  8.622867  8.492437  7.578652  7.321574 
dram[8]:  8.406593  8.380281  8.440191  8.307693  7.029661  7.029661  8.143351  8.345133  7.907692  7.646281  7.894390  7.816993  7.944969  7.632930  7.688034  7.254032 
dram[9]:  8.010249  7.963610  7.932534  7.657019  7.903174  7.475976  8.679558  8.809346  7.356121  7.218409  7.816993  7.522013  8.742214  8.478188  7.324549  7.284138 
dram[10]:  8.752000  8.808373  8.127496  8.385103  6.976191  6.749322  8.877589  8.844277  7.963855  7.622735  7.498408  7.380878  8.010853  7.876524  7.481586  7.502841 
average row locality = 884724/112351 = 7.874643
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3591      3590      3566      3566      3411      3411      3136      3136      3183      3183      3177      3177      3487      3487      3596      3596 
dram[1]:      3589      3589      3509      3509      3469      3469      3137      3137      3183      3183      3186      3186      3488      3488      3597      3596 
dram[2]:      3648      3648      3509      3509      3468      3468      3135      3135      3184      3184      3184      3184      3488      3488      3548      3547 
dram[3]:      3648      3648      3508      3508      3470      3470      3136      3136      3184      3184      3176      3176      3488      3488      3548      3548 
dram[4]:      3648      3648      3507      3507      3421      3420      3193      3193      3184      3184      3175      3175      3487      3487      3551      3550 
dram[5]:      3589      3590      3557      3557      3422      3423      3194      3194      3182      3181      3177      3177      3487      3487      3550      3550 
dram[6]:      3589      3589      3557      3556      3408      3408      3195      3195      3182      3182      3176      3176      3430      3430      3609      3609 
dram[7]:      3588      3589      3558      3558      3410      3410      3194      3194      3144      3144      3234      3234      3430      3430      3608      3608 
dram[8]:      3588      3588      3558      3558      3388      3388      3195      3195      3144      3144      3234      3234      3430      3430      3609      3609 
dram[9]:      3647      3647      3557      3557      3390      3390      3193      3193      3145      3145      3234      3234      3430      3430      3550      3550 
dram[10]:      3646      3646      3557      3557      3392      3392      3194      3194      3145      3145      3197      3197      3487      3487      3551      3551 
total reads: 597444
bank skew: 3648/3135 = 1.16
chip skew: 54338/54291 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       1702      1617      1756      1513      1691      1307      1568      1489      2006      1803      2362      1768      2018      1609      1550      1482
dram[1]:       1702      1614      1733      1484      1686      1305      1566      1491      2007      1802      2333      1764      2017      1607      1549      1481
dram[2]:       1715      1629      1731      1486      1685      1305      1573      1496      2005      1803      2332      1766      1994      1607      1538      1469
dram[3]:       1713      1628      1744      1494      1684      1304      1572      1497      2007      1803      2319      1761      1996      1607      1536      1470
dram[4]:       1712      1627      1742      1495      1680      1317      1575      1494      2007      1803      2321      1762      1995      1607      1538      1468
dram[5]:       1719      1632      1749      1496      1680      1317      1576      1494      2007      1804      2327      1767      1995      1607      1537      1469
dram[6]:       1718      1632      1750      1497      1674      1310      1574      1494      2007      1802      2326      1769      1979      1617      1547      1477
dram[7]:       1717      1634      1749      1496      1673      1311      1613      1520      1996      1790      2337      1774      1979      1619      1547      1476
dram[8]:       1715      1634      1772      1496      1683      1308      1613      1520      1995      1790      2336      1773      1969      1607      1546      1478
dram[9]:       1724      1642      1773      1496      1681      1308      1607      1520      1996      1788      2337      1772      1967      1608      1532      1461
dram[10]:       1725      1642      1759      1496      1680      1306      1606      1520      1997      1790      2376      1759      1974      1598      1532      1463
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1977189 n_act=10036 n_pre=10020 n_req=80399 n_rd=217172 n_write=104424 bw_util=0.2774
n_activity=1094832 dram_eff=0.5875
bk0: 14364a 2176838i bk1: 14360a 2183466i bk2: 14264a 2180025i bk3: 14264a 2183984i bk4: 13644a 2191199i bk5: 13644a 2192276i bk6: 12544a 2198070i bk7: 12544a 2201255i bk8: 12732a 2194730i bk9: 12732a 2195146i bk10: 12708a 2194172i bk11: 12708a 2198626i bk12: 13948a 2181700i bk13: 13948a 2185707i bk14: 14384a 2174231i bk15: 14384a 2177640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69354
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a77906760 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5469665), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976670 n_act=10252 n_pre=10236 n_req=80421 n_rd=217259 n_write=104424 bw_util=0.2775
n_activity=1096057 dram_eff=0.587
bk0: 14356a 2176934i bk1: 14356a 2184139i bk2: 14036a 2183198i bk3: 14035a 2185867i bk4: 13876a 2188429i bk5: 13876a 2188667i bk6: 12548a 2198251i bk7: 12548a 2202139i bk8: 12732a 2194587i bk9: 12732a 2196050i bk10: 12744a 2194507i bk11: 12744a 2198312i bk12: 13952a 2180705i bk13: 13952a 2183122i bk14: 14388a 2172639i bk15: 14384a 2177205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976849 n_act=10102 n_pre=10086 n_req=80451 n_rd=217308 n_write=104496 bw_util=0.2776
n_activity=1095838 dram_eff=0.5873
bk0: 14592a 2173990i bk1: 14592a 2178001i bk2: 14036a 2181797i bk3: 14036a 2186384i bk4: 13872a 2186800i bk5: 13872a 2188789i bk6: 12540a 2197276i bk7: 12540a 2199702i bk8: 12736a 2195181i bk9: 12736a 2196930i bk10: 12736a 2195832i bk11: 12736a 2200579i bk12: 13952a 2182079i bk13: 13952a 2185875i bk14: 14192a 2175979i bk15: 14188a 2179487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976477 n_act=10346 n_pre=10330 n_req=80422 n_rd=217264 n_write=104424 bw_util=0.2775
n_activity=1094272 dram_eff=0.5879
bk0: 14592a 2174763i bk1: 14592a 2180701i bk2: 14032a 2182090i bk3: 14032a 2184811i bk4: 13880a 2186782i bk5: 13880a 2188815i bk6: 12544a 2197177i bk7: 12544a 2200283i bk8: 12736a 2193348i bk9: 12736a 2193320i bk10: 12704a 2196049i bk11: 12704a 2198673i bk12: 13952a 2178310i bk13: 13952a 2182472i bk14: 14192a 2176887i bk15: 14192a 2179307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976767 n_act=10133 n_pre=10117 n_req=80456 n_rd=217320 n_write=104504 bw_util=0.2776
n_activity=1094041 dram_eff=0.5883
bk0: 14592a 2174494i bk1: 14592a 2180565i bk2: 14028a 2181724i bk3: 14028a 2186859i bk4: 13684a 2187908i bk5: 13680a 2190595i bk6: 12772a 2195807i bk7: 12772a 2198428i bk8: 12736a 2193749i bk9: 12736a 2196652i bk10: 12700a 2196108i bk11: 12700a 2200934i bk12: 13948a 2182063i bk13: 13948a 2185123i bk14: 14204a 2175490i bk15: 14200a 2178902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976667 n_act=10249 n_pre=10233 n_req=80423 n_rd=217268 n_write=104424 bw_util=0.2775
n_activity=1095518 dram_eff=0.5873
bk0: 14356a 2176663i bk1: 14360a 2182289i bk2: 14228a 2181841i bk3: 14228a 2181721i bk4: 13688a 2190130i bk5: 13692a 2191062i bk6: 12776a 2195184i bk7: 12776a 2198951i bk8: 12728a 2193771i bk9: 12724a 2194403i bk10: 12708a 2196522i bk11: 12708a 2199295i bk12: 13948a 2181593i bk13: 13948a 2183315i bk14: 14200a 2178550i bk15: 14200a 2180359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976831 n_act=10219 n_pre=10203 n_req=80397 n_rd=217164 n_write=104424 bw_util=0.2774
n_activity=1092551 dram_eff=0.5887
bk0: 14356a 2176978i bk1: 14356a 2181143i bk2: 14228a 2180903i bk3: 14224a 2183387i bk4: 13632a 2189526i bk5: 13632a 2192450i bk6: 12780a 2195179i bk7: 12780a 2197819i bk8: 12728a 2192367i bk9: 12728a 2195922i bk10: 12704a 2194352i bk11: 12704a 2199518i bk12: 13720a 2181506i bk13: 13720a 2184908i bk14: 14436a 2172052i bk15: 14436a 2175363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66968
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976321 n_act=10314 n_pre=10298 n_req=80477 n_rd=217332 n_write=104576 bw_util=0.2776
n_activity=1093299 dram_eff=0.5889
bk0: 14352a 2177695i bk1: 14356a 2181516i bk2: 14232a 2180537i bk3: 14232a 2182694i bk4: 13640a 2190721i bk5: 13640a 2192328i bk6: 12776a 2196154i bk7: 12776a 2197838i bk8: 12576a 2193108i bk9: 12576a 2194187i bk10: 12936a 2191391i bk11: 12936a 2195093i bk12: 13720a 2182312i bk13: 13720a 2187350i bk14: 14432a 2174426i bk15: 14432a 2178330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64981
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976761 n_act=10252 n_pre=10236 n_req=80398 n_rd=217168 n_write=104424 bw_util=0.2774
n_activity=1097314 dram_eff=0.5861
bk0: 14352a 2178031i bk1: 14352a 2183848i bk2: 14232a 2182532i bk3: 14232a 2185575i bk4: 13552a 2192944i bk5: 13552a 2193847i bk6: 12780a 2193090i bk7: 12780a 2196148i bk8: 12576a 2195597i bk9: 12576a 2199550i bk10: 12936a 2194367i bk11: 12936a 2194976i bk12: 13720a 2182545i bk13: 13720a 2186289i bk14: 14436a 2172566i bk15: 14436a 2176072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65809
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976785 n_act=10240 n_pre=10224 n_req=80398 n_rd=217168 n_write=104424 bw_util=0.2774
n_activity=1094776 dram_eff=0.5875
bk0: 14588a 2174475i bk1: 14588a 2178549i bk2: 14228a 2179411i bk3: 14228a 2183040i bk4: 13560a 2192851i bk5: 13560a 2193869i bk6: 12772a 2195875i bk7: 12772a 2198111i bk8: 12580a 2195032i bk9: 12580a 2197337i bk10: 12936a 2193477i bk11: 12936a 2195612i bk12: 13720a 2183139i bk13: 13720a 2188948i bk14: 14200a 2175763i bk15: 14200a 2180651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2318841 n_nop=1976511 n_act=10209 n_pre=10193 n_req=80482 n_rd=217352 n_write=104576 bw_util=0.2777
n_activity=1095473 dram_eff=0.5877
bk0: 14584a 2174485i bk1: 14584a 2179726i bk2: 14228a 2182628i bk3: 14228a 2183999i bk4: 13568a 2192161i bk5: 13568a 2192265i bk6: 12776a 2195276i bk7: 12776a 2197977i bk8: 12580a 2195445i bk9: 12580a 2197907i bk10: 12788a 2195034i bk11: 12788a 2198390i bk12: 13948a 2179619i bk13: 13948a 2182502i bk14: 14204a 2176607i bk15: 14204a 2180456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27147, Miss_rate = 0.675, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 27146, Miss_rate = 0.676, Pending_hits = 1402, Reservation_fails = 1
L2_cache_bank[2]: Access = 40175, Miss = 27158, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 27157, Miss_rate = 0.676, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 27164, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 27163, Miss_rate = 0.676, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 27158, Miss_rate = 0.677, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 27158, Miss_rate = 0.677, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 27166, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 27164, Miss_rate = 0.676, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27158, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 27159, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 27146, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 27145, Miss_rate = 0.676, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 27166, Miss_rate = 0.675, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27167, Miss_rate = 0.675, Pending_hits = 1441, Reservation_fails = 1
L2_cache_bank[16]: Access = 40185, Miss = 27146, Miss_rate = 0.676, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 27146, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 27146, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27146, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 27169, Miss_rate = 0.675, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 27169, Miss_rate = 0.675, Pending_hits = 1414, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 597444
L2_total_cache_miss_rate = 0.6758
L2_total_cache_pending_hits = 18306
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57793
	minimum = 6
	maximum = 42
Network latency average = 8.44543
	minimum = 6
	maximum = 41
Slowest packet = 1676064
Flit latency average = 6.92264
	minimum = 6
	maximum = 37
Slowest flit = 4842471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238519
	minimum = 0.0188747 (at node 0)
	maximum = 0.028312 (at node 7)
Accepted packet rate average = 0.0238519
	minimum = 0.0188747 (at node 0)
	maximum = 0.028312 (at node 7)
Injected flit rate average = 0.0657393
	minimum = 0.0434939 (at node 0)
	maximum = 0.0871416 (at node 42)
Accepted flit rate average= 0.0657393
	minimum = 0.0605221 (at node 0)
	maximum = 0.0907832 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.30085 (19 samples)
	minimum = 6 (19 samples)
	maximum = 123.789 (19 samples)
Network latency average = 8.9431 (19 samples)
	minimum = 6 (19 samples)
	maximum = 119.105 (19 samples)
Flit latency average = 7.63277 (19 samples)
	minimum = 6 (19 samples)
	maximum = 115.474 (19 samples)
Fragmentation average = 0.0580366 (19 samples)
	minimum = 0 (19 samples)
	maximum = 73.3158 (19 samples)
Injected packet rate average = 0.0221833 (19 samples)
	minimum = 0.0175544 (19 samples)
	maximum = 0.0263311 (19 samples)
Accepted packet rate average = 0.0221833 (19 samples)
	minimum = 0.0175544 (19 samples)
	maximum = 0.0263311 (19 samples)
Injected flit rate average = 0.0611406 (19 samples)
	minimum = 0.0404502 (19 samples)
	maximum = 0.0810524 (19 samples)
Accepted flit rate average = 0.0611406 (19 samples)
	minimum = 0.05629 (19 samples)
	maximum = 0.0844328 (19 samples)
Injected packet size average = 2.75616 (19 samples)
Accepted packet size average = 2.75616 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 18 sec (3138 sec)
gpgpu_simulation_rate = 174674 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39137
gpu_sim_insn = 28848876
gpu_ipc =     737.1254
gpu_tot_sim_cycle = 5730953
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     100.6774
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 10912
partiton_reqs_in_parallel = 861014
partiton_reqs_in_parallel_total    = 27377759
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9274
partiton_reqs_in_parallel_util = 861014
partiton_reqs_in_parallel_util_total    = 27377759
gpu_sim_cycle_parition_util = 39137
gpu_tot_sim_cycle_parition_util    = 1247805
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9425
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.6258 GB/Sec
L2_BW_total  =      15.3909 GB/Sec
gpu_total_sim_rate=177750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11581378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96539, 92768, 92938, 96310, 96546, 92799, 92951, 96329, 24176, 23222, 23282, 16868, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 191193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:599381	W0_Idle:6590012	W0_Scoreboard:44755128	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1623 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 5730952 
mrq_lat_table:421410 	64885 	44168 	98589 	119778 	90845 	51616 	25466 	10530 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	576672 	336571 	1119 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	794370 	34297 	204 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	525951 	100166 	1591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1430 	169 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.800830  7.548862  8.268833  8.077922  7.204360  7.204360  7.833063  7.732800  8.133005  8.106383  7.505327  7.219619  8.760904  8.594295  7.691156  7.457784 
dram[1]:  8.088953  8.135642  7.392713  7.236460  6.778195  6.846836  8.902394  8.647585  8.352446  8.352446  7.211679  7.007092  7.815562  7.693617  7.619946  7.332036 
dram[2]:  8.147100  8.033473  8.262444  8.020498  7.153439  7.060052  7.960461  7.538221  8.439523  7.901116  7.632148  7.447964  8.790924  8.541732  7.073885  6.948686 
dram[3]:  8.359941  8.384279  7.431479  7.391363  6.900510  6.830808  9.101695  8.318417  7.633282  7.296023  7.223201  7.181022  8.059435  7.607293  7.606849  7.230469 
dram[4]:  8.311688  8.311688  8.017570  7.947751  7.077333  6.928198  8.213930  8.241264  8.055285  7.826224  7.894061  7.818760  8.355932  8.057949  6.927681  6.799265 
dram[5]:  7.863319  7.609986  7.716459  7.569878  6.985526  6.842783  9.123388  8.926126  7.402092  7.445113  7.604328  7.224669  8.594295  8.254186  7.338177  7.195596 
dram[6]:  8.352592  8.019915  8.097242  8.166911  7.058667  6.984169  8.136289  8.030794  8.025932  7.872814  7.602782  7.464340  7.630216  7.521986  7.231847  7.241071 
dram[7]:  7.818308  7.691678  7.489933  7.294117  7.355556  6.986807  9.023680  8.862254  6.910638  6.776078  7.741935  7.444609  8.484800  8.234472  7.429319  7.157629 
dram[8]:  8.229198  8.110791  8.193832  8.122271  6.839844  6.804404  8.004847  8.190083  7.795200  7.530139  7.624811  7.601810  7.810015  7.521986  7.489446  7.025990 
dram[9]:  7.771930  7.709505  7.737864  7.409030  7.705278  7.278393  8.524957  8.584056  7.157122  7.053545  7.694656  7.336245  8.539453  8.298904  7.186287  7.130937 
dram[10]:  8.555720  8.555720  7.981402  8.168375  6.739744  6.571250  8.645724  8.615652  7.823435  7.486943  7.327917  7.179450  7.814121  7.670438  7.388298  7.291338 
average row locality = 931348/121143 = 7.688005
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3780      3779      3758      3758      3598      3598      3293      3293      3353      3353      3351      3351      3663      3663      3783      3783 
dram[1]:      3778      3778      3698      3698      3659      3659      3294      3294      3353      3353      3360      3360      3664      3664      3784      3783 
dram[2]:      3840      3840      3698      3698      3658      3658      3292      3292      3354      3354      3358      3358      3664      3664      3733      3732 
dram[3]:      3840      3840      3697      3697      3660      3660      3293      3293      3354      3354      3349      3349      3664      3664      3733      3733 
dram[4]:      3840      3840      3696      3696      3608      3607      3353      3353      3354      3354      3348      3348      3663      3663      3736      3735 
dram[5]:      3778      3779      3749      3749      3609      3610      3354      3354      3352      3351      3350      3350      3663      3663      3735      3735 
dram[6]:      3778      3778      3749      3748      3594      3594      3355      3355      3352      3352      3349      3349      3603      3603      3797      3797 
dram[7]:      3777      3778      3750      3750      3596      3596      3354      3354      3312      3312      3410      3410      3603      3603      3796      3796 
dram[8]:      3777      3777      3750      3750      3573      3573      3355      3355      3312      3312      3410      3410      3603      3603      3797      3797 
dram[9]:      3839      3839      3749      3749      3575      3575      3353      3353      3314      3314      3410      3410      3603      3603      3735      3735 
dram[10]:      3838      3838      3749      3749      3577      3577      3354      3354      3314      3314      3371      3371      3663      3663      3736      3736 
total reads: 628948
bank skew: 3840/3292 = 1.17
chip skew: 57204/57153 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       1629      1548      1677      1446      1613      1249      1503      1428      1916      1723      2252      1689      1934      1544      1485      1420
dram[1]:       1628      1544      1655      1419      1608      1248      1501      1429      1917      1722      2225      1685      1933      1542      1484      1420
dram[2]:       1641      1559      1654      1421      1607      1248      1508      1434      1915      1723      2225      1687      1911      1542      1473      1407
dram[3]:       1639      1558      1665      1428      1607      1246      1506      1435      1918      1723      2213      1683      1913      1542      1471      1408
dram[4]:       1638      1557      1664      1429      1603      1259      1510      1432      1917      1723      2214      1684      1912      1542      1473      1406
dram[5]:       1645      1561      1670      1430      1603      1259      1510      1433      1918      1724      2221      1689      1912      1542      1472      1408
dram[6]:       1643      1562      1671      1431      1598      1253      1509      1432      1917      1722      2219      1690      1897      1552      1481      1416
dram[7]:       1643      1563      1670      1430      1596      1253      1545      1457      1907      1710      2230      1695      1897      1554      1482      1414
dram[8]:       1641      1563      1692      1430      1606      1251      1546      1457      1906      1710      2229      1695      1887      1542      1481      1416
dram[9]:       1649      1571      1693      1430      1604      1251      1540      1457      1907      1709      2230      1693      1885      1543      1468      1400
dram[10]:       1650      1571      1680      1431      1603      1249      1539      1457      1907      1710      2267      1681      1892      1533      1467      1402
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2031271 n_act=10854 n_pre=10838 n_req=84637 n_rd=228628 n_write=109920 bw_util=0.2831
n_activity=1154729 dram_eff=0.5864
bk0: 15120a 2241939i bk1: 15116a 2248851i bk2: 15032a 2245328i bk3: 15032a 2249248i bk4: 14392a 2256697i bk5: 14392a 2258114i bk6: 13172a 2264698i bk7: 13172a 2268001i bk8: 13412a 2260648i bk9: 13412a 2261539i bk10: 13404a 2260416i bk11: 13404a 2265072i bk12: 14652a 2248020i bk13: 14652a 2252280i bk14: 15132a 2239713i bk15: 15132a 2242934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71718
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030759 n_act=11066 n_pre=11050 n_req=84659 n_rd=228716 n_write=109920 bw_util=0.2832
n_activity=1155636 dram_eff=0.5861
bk0: 15112a 2241824i bk1: 15112a 2249494i bk2: 14792a 2248579i bk3: 14792a 2251606i bk4: 14636a 2253613i bk5: 14636a 2254021i bk6: 13176a 2264767i bk7: 13176a 2268702i bk8: 13412a 2260832i bk9: 13412a 2262470i bk10: 13440a 2260799i bk11: 13440a 2264757i bk12: 14656a 2246859i bk13: 14656a 2249595i bk14: 15136a 2238163i bk15: 15132a 2242417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68104
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030955 n_act=10900 n_pre=10884 n_req=84693 n_rd=228772 n_write=110000 bw_util=0.2833
n_activity=1155139 dram_eff=0.5865
bk0: 15360a 2239300i bk1: 15360a 2243119i bk2: 14792a 2247387i bk3: 14792a 2252251i bk4: 14632a 2251975i bk5: 14632a 2254151i bk6: 13168a 2264297i bk7: 13168a 2266632i bk8: 13416a 2261655i bk9: 13416a 2263346i bk10: 13432a 2262247i bk11: 13432a 2267019i bk12: 14656a 2248243i bk13: 14656a 2252406i bk14: 14932a 2241615i bk15: 14928a 2244940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030647 n_act=11120 n_pre=11104 n_req=84660 n_rd=228720 n_write=109920 bw_util=0.2832
n_activity=1153551 dram_eff=0.5871
bk0: 15360a 2239825i bk1: 15360a 2245772i bk2: 14788a 2247327i bk3: 14788a 2250557i bk4: 14640a 2251931i bk5: 14640a 2254744i bk6: 13172a 2263826i bk7: 13172a 2267221i bk8: 13416a 2259683i bk9: 13416a 2259683i bk10: 13396a 2262635i bk11: 13396a 2265228i bk12: 14656a 2243933i bk13: 14656a 2248478i bk14: 14932a 2242696i bk15: 14932a 2244823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69145
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a77e65b50 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5730952), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030915 n_act=10919 n_pre=10903 n_req=84694 n_rd=228774 n_write=110000 bw_util=0.2833
n_activity=1153153 dram_eff=0.5876
bk0: 15360a 2239913i bk1: 15360a 2246191i bk2: 14784a 2247116i bk3: 14784a 2252598i bk4: 14432a 2253365i bk5: 14426a 2256225i bk6: 13412a 2262048i bk7: 13412a 2264957i bk8: 13416a 2259885i bk9: 13416a 2263291i bk10: 13392a 2262622i bk11: 13392a 2267925i bk12: 14652a 2248017i bk13: 14652a 2251308i bk14: 14944a 2240497i bk15: 14940a 2244391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030821 n_act=11031 n_pre=11015 n_req=84661 n_rd=228724 n_write=109920 bw_util=0.2832
n_activity=1154828 dram_eff=0.5865
bk0: 15112a 2242033i bk1: 15116a 2247679i bk2: 14996a 2247205i bk3: 14996a 2247384i bk4: 14436a 2255783i bk5: 14440a 2256891i bk6: 13416a 2261735i bk7: 13416a 2265833i bk8: 13408a 2259908i bk9: 13404a 2260881i bk10: 13400a 2262993i bk11: 13400a 2266004i bk12: 14652a 2247860i bk13: 14652a 2249434i bk14: 14940a 2244378i bk15: 14940a 2245908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f9a6c15e6a0 :  mf: uid=12854323, sid15:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (5730948), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030985 n_act=11005 n_pre=10989 n_req=84633 n_rd=228612 n_write=109920 bw_util=0.2831
n_activity=1151926 dram_eff=0.5878
bk0: 15112a 2242340i bk1: 15112a 2246553i bk2: 14996a 2246087i bk3: 14992a 2248862i bk4: 14376a 2254994i bk5: 14376a 2258037i bk6: 13420a 2261568i bk7: 13420a 2264515i bk8: 13408a 2258832i bk9: 13408a 2262240i bk10: 13396a 2260737i bk11: 13396a 2266187i bk12: 14412a 2247612i bk13: 14412a 2251195i bk14: 15188a 2237425i bk15: 15188a 2240966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030403 n_act=11128 n_pre=11112 n_req=84717 n_rd=228788 n_write=110080 bw_util=0.2834
n_activity=1152530 dram_eff=0.588
bk0: 15108a 2243009i bk1: 15112a 2246960i bk2: 15000a 2245703i bk3: 15000a 2248121i bk4: 14384a 2256232i bk5: 14384a 2257335i bk6: 13416a 2262486i bk7: 13416a 2264401i bk8: 13248a 2259485i bk9: 13248a 2260547i bk10: 13640a 2257461i bk11: 13640a 2261201i bk12: 14412a 2248710i bk13: 14412a 2253485i bk14: 15184a 2239752i bk15: 15184a 2243293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67389
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030875 n_act=11058 n_pre=11042 n_req=84634 n_rd=228616 n_write=109920 bw_util=0.2831
n_activity=1156523 dram_eff=0.5854
bk0: 15108a 2243210i bk1: 15108a 2249540i bk2: 15000a 2247886i bk3: 15000a 2250823i bk4: 14292a 2258732i bk5: 14292a 2259304i bk6: 13420a 2259359i bk7: 13420a 2262635i bk8: 13248a 2262104i bk9: 13248a 2266388i bk10: 13640a 2260473i bk11: 13640a 2261203i bk12: 14412a 2248732i bk13: 14412a 2252701i bk14: 15188a 2237729i bk15: 15188a 2241209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67824
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030883 n_act=11050 n_pre=11034 n_req=84636 n_rd=228624 n_write=109920 bw_util=0.2831
n_activity=1153819 dram_eff=0.5868
bk0: 15356a 2239326i bk1: 15356a 2243529i bk2: 14996a 2244440i bk3: 14996a 2248210i bk4: 14300a 2258174i bk5: 14300a 2259851i bk6: 13412a 2262342i bk7: 13412a 2264522i bk8: 13256a 2260901i bk9: 13256a 2263530i bk10: 13640a 2259971i bk11: 13640a 2261657i bk12: 14412a 2249313i bk13: 14412a 2254940i bk14: 14940a 2241513i bk15: 14940a 2245988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67384
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2391511 n_nop=2030605 n_act=11013 n_pre=10997 n_req=84724 n_rd=228816 n_write=110080 bw_util=0.2834
n_activity=1154963 dram_eff=0.5869
bk0: 15352a 2239637i bk1: 15352a 2245269i bk2: 14996a 2247858i bk3: 14996a 2249079i bk4: 14308a 2257244i bk5: 14308a 2257727i bk6: 13416a 2261755i bk7: 13416a 2264694i bk8: 13256a 2261788i bk9: 13256a 2264215i bk10: 13484a 2261250i bk11: 13484a 2264481i bk12: 14652a 2245741i bk13: 14652a 2248839i bk14: 14944a 2242253i bk15: 14944a 2246059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28579, Miss_rate = 0.675, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28578, Miss_rate = 0.676, Pending_hits = 1409, Reservation_fails = 1
L2_cache_bank[2]: Access = 42288, Miss = 28590, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28589, Miss_rate = 0.676, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28597, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28596, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28590, Miss_rate = 0.677, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28590, Miss_rate = 0.677, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28598, Miss_rate = 0.676, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28596, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28590, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28591, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28577, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28576, Miss_rate = 0.676, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28598, Miss_rate = 0.675, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28599, Miss_rate = 0.675, Pending_hits = 1447, Reservation_fails = 1
L2_cache_bank[16]: Access = 42298, Miss = 28577, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28577, Miss_rate = 0.676, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28578, Miss_rate = 0.676, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28578, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28602, Miss_rate = 0.675, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28602, Miss_rate = 0.675, Pending_hits = 1420, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 628948
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 18413
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51196
	minimum = 6
	maximum = 44
Network latency average = 8.38721
	minimum = 6
	maximum = 38
Slowest packet = 1769181
Flit latency average = 6.84799
	minimum = 6
	maximum = 34
Slowest flit = 4968774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237653
	minimum = 0.0188062 (at node 0)
	maximum = 0.0282093 (at node 15)
Accepted packet rate average = 0.0237653
	minimum = 0.0188062 (at node 0)
	maximum = 0.0282093 (at node 15)
Injected flit rate average = 0.0655008
	minimum = 0.0433361 (at node 0)
	maximum = 0.0868254 (at node 42)
Accepted flit rate average= 0.0655008
	minimum = 0.0603025 (at node 0)
	maximum = 0.0904538 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.26141 (20 samples)
	minimum = 6 (20 samples)
	maximum = 119.8 (20 samples)
Network latency average = 8.91531 (20 samples)
	minimum = 6 (20 samples)
	maximum = 115.05 (20 samples)
Flit latency average = 7.59353 (20 samples)
	minimum = 6 (20 samples)
	maximum = 111.4 (20 samples)
Fragmentation average = 0.0551348 (20 samples)
	minimum = 0 (20 samples)
	maximum = 69.65 (20 samples)
Injected packet rate average = 0.0222624 (20 samples)
	minimum = 0.017617 (20 samples)
	maximum = 0.026425 (20 samples)
Accepted packet rate average = 0.0222624 (20 samples)
	minimum = 0.017617 (20 samples)
	maximum = 0.026425 (20 samples)
Injected flit rate average = 0.0613586 (20 samples)
	minimum = 0.0405945 (20 samples)
	maximum = 0.081341 (20 samples)
Accepted flit rate average = 0.0613586 (20 samples)
	minimum = 0.0564906 (20 samples)
	maximum = 0.0847339 (20 samples)
Injected packet size average = 2.75616 (20 samples)
Accepted packet size average = 2.75616 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 6 sec (3246 sec)
gpgpu_simulation_rate = 177750 (inst/sec)
gpgpu_simulation_rate = 1765 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38895
gpu_sim_insn = 28848876
gpu_ipc =     741.7117
gpu_tot_sim_cycle = 5991998
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     101.1059
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 11543
partiton_reqs_in_parallel = 855690
partiton_reqs_in_parallel_total    = 28238773
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8556
partiton_reqs_in_parallel_util = 855690
partiton_reqs_in_parallel_util_total    = 28238773
gpu_sim_cycle_parition_util = 38895
gpu_tot_sim_cycle_parition_util    = 1286942
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9442
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.3265 GB/Sec
L2_BW_total  =      15.4560 GB/Sec
gpu_total_sim_rate=180628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101366, 97400, 97584, 101121, 101377, 97439, 97604, 101147, 29017, 27864, 27945, 18067, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 191220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:629701	W0_Idle:6605063	W0_Scoreboard:45880206	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1556 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 5991997 
mrq_lat_table:442390 	68825 	46631 	103073 	125231 	95549 	54870 	26735 	10607 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	609116 	350608 	1142 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	838554 	36599 	220 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552147 	105239 	1706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1505 	171 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.057143  7.801054  8.494935  8.302688  7.433557  7.433557  8.093949  7.992138  8.385484  8.358521  7.732437  7.443165  9.050714  8.881804  7.910786  7.675711 
dram[1]:  8.349789  8.397163  7.607947  7.450065  7.002472  7.072410  9.176895  8.919298  8.579208  8.579208  7.436155  7.228731  8.067797  7.944367  7.839050  7.529785 
dram[2]:  8.411683  8.296296  8.484490  8.217454  7.384615  7.289575  8.223301  7.794478  8.695652  8.150470  7.861912  7.675556  9.081081  8.828439  7.284644  7.158282 
dram[3]:  8.627675  8.652361  7.647137  7.606623  7.127044  7.056040  9.378229  8.586148  7.831326  7.492795  7.448773  7.406026  8.314410  7.856946  7.842742  7.442602 
dram[4]:  8.578723  8.578723  8.238164  8.144681  7.306176  7.154440  8.483713  8.511438  8.280254  8.049536  8.127559  8.051482  8.639939  8.337226  7.154412  7.024067 
dram[5]:  8.120713  7.863214  7.936228  7.788282  7.212711  7.067344  9.404332  9.204947  7.599415  7.642647  7.834598  7.450216  8.854263  8.511177  7.570687  7.407361 
dram[6]:  8.617176  8.279720  8.343795  8.414389  7.287779  7.211964  8.404839  8.297771  8.250793  8.071428  7.833080  7.692996  7.877292  7.767733  7.465582  7.474937 
dram[7]:  8.075034  7.946309  7.707510  7.509628  7.589603  7.214564  9.303572  9.140351  7.102778  6.967302  7.977376  7.676342  8.740219  8.487842  7.665810  7.390335 
dram[8]:  8.492109  8.371994  8.441559  8.369099  7.064185  7.028097  8.271428  8.459415  8.015674  7.748485  7.858841  7.835556  8.059163  7.767733  7.726684  7.239078 
dram[9]:  8.030544  7.967062  7.957823  7.625815  7.943723  7.510232  8.798986  8.858844  7.349138  7.245042  7.929535  7.566524  8.795276  8.552833  7.397972  7.342138 
dram[10]:  8.826278  8.826278  8.226441  8.415828  6.962073  6.790382  8.921233  8.890785  8.042453  7.703313  7.555878  7.405406  8.066384  7.920943  7.601562  7.503856 
average row locality = 977972/123383 = 7.926311
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3969      3968      3942      3942      3771      3771      3466      3466      3519      3519      3513      3513      3855      3855      3975      3975 
dram[1]:      3967      3967      3879      3879      3835      3835      3467      3467      3519      3519      3523      3523      3856      3856      3976      3975 
dram[2]:      4032      4032      3879      3879      3834      3834      3465      3465      3520      3520      3521      3521      3856      3856      3922      3921 
dram[3]:      4032      4032      3878      3878      3836      3836      3466      3466      3520      3520      3512      3512      3856      3856      3922      3922 
dram[4]:      4032      4032      3877      3877      3782      3781      3529      3529      3520      3520      3511      3511      3855      3855      3925      3924 
dram[5]:      3967      3968      3932      3932      3783      3784      3530      3530      3518      3517      3513      3513      3855      3855      3924      3924 
dram[6]:      3967      3967      3932      3931      3768      3768      3531      3531      3518      3518      3512      3512      3792      3792      3989      3989 
dram[7]:      3966      3967      3933      3933      3770      3770      3530      3530      3476      3476      3576      3576      3792      3792      3988      3988 
dram[8]:      3966      3966      3933      3933      3746      3746      3531      3531      3476      3476      3576      3576      3792      3792      3989      3989 
dram[9]:      4031      4031      3932      3932      3748      3748      3529      3529      3477      3477      3576      3576      3792      3792      3924      3924 
dram[10]:      4030      4030      3932      3932      3750      3750      3530      3530      3477      3477      3535      3535      3855      3855      3925      3925 
total reads: 660452
bank skew: 4032/3465 = 1.16
chip skew: 60068/60017 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       1562      1484      1610      1390      1550      1203      1440      1368      1836      1652      2157      1620      1847      1477      1423      1362
dram[1]:       1561      1481      1589      1363      1546      1202      1438      1370      1837      1651      2131      1616      1846      1475      1423      1361
dram[2]:       1574      1495      1588      1365      1545      1202      1445      1374      1835      1652      2131      1618      1826      1475      1412      1350
dram[3]:       1571      1494      1599      1372      1545      1200      1443      1375      1837      1652      2119      1613      1828      1475      1410      1351
dram[4]:       1571      1493      1597      1373      1541      1212      1446      1373      1837      1652      2120      1615      1826      1475      1413      1349
dram[5]:       1577      1497      1604      1375      1541      1212      1447      1373      1837      1653      2126      1619      1826      1475      1412      1350
dram[6]:       1576      1498      1605      1375      1536      1206      1446      1373      1836      1651      2125      1620      1812      1484      1420      1358
dram[7]:       1575      1499      1603      1374      1534      1206      1480      1396      1827      1640      2135      1625      1812      1486      1421      1356
dram[8]:       1573      1499      1625      1374      1544      1204      1481      1396      1826      1640      2134      1625      1803      1475      1420      1358
dram[9]:       1581      1507      1625      1374      1542      1204      1475      1396      1827      1639      2135      1624      1801      1476      1408      1342
dram[10]:       1582      1507      1613      1375      1541      1202      1474      1396      1827      1640      2170      1612      1808      1467      1407      1345
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2086152 n_act=11052 n_pre=11036 n_req=88873 n_rd=240076 n_write=115416 bw_util=0.2886
n_activity=1210115 dram_eff=0.5875
bk0: 15876a 2307517i bk1: 15872a 2315180i bk2: 15768a 2310996i bk3: 15768a 2315607i bk4: 15084a 2323139i bk5: 15084a 2324613i bk6: 13864a 2330960i bk7: 13864a 2334694i bk8: 14076a 2326551i bk9: 14076a 2327748i bk10: 14052a 2326932i bk11: 14052a 2331386i bk12: 15420a 2313386i bk13: 15420a 2317908i bk14: 15900a 2304499i bk15: 15900a 2308312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a86ff3af0 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5991997), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085614 n_act=11274 n_pre=11258 n_req=88897 n_rd=240170 n_write=115416 bw_util=0.2887
n_activity=1211361 dram_eff=0.5871
bk0: 15868a 2307068i bk1: 15868a 2315582i bk2: 15516a 2314587i bk3: 15514a 2318148i bk4: 15340a 2319587i bk5: 15340a 2320512i bk6: 13868a 2331525i bk7: 13868a 2335080i bk8: 14076a 2327351i bk9: 14076a 2329152i bk10: 14092a 2327327i bk11: 14092a 2331386i bk12: 15424a 2312071i bk13: 15424a 2314810i bk14: 15904a 2303218i bk15: 15900a 2307873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085824 n_act=11100 n_pre=11084 n_req=88931 n_rd=240228 n_write=115496 bw_util=0.2888
n_activity=1210253 dram_eff=0.5879
bk0: 16128a 2304349i bk1: 16128a 2308515i bk2: 15516a 2313183i bk3: 15516a 2318269i bk4: 15336a 2318227i bk5: 15336a 2320519i bk6: 13860a 2330504i bk7: 13860a 2333595i bk8: 14080a 2327663i bk9: 14080a 2329895i bk10: 14084a 2328680i bk11: 14084a 2333346i bk12: 15424a 2313642i bk13: 15424a 2317995i bk14: 15688a 2306466i bk15: 15684a 2309962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085500 n_act=11328 n_pre=11312 n_req=88898 n_rd=240176 n_write=115416 bw_util=0.2887
n_activity=1208973 dram_eff=0.5883
bk0: 16128a 2305076i bk1: 16128a 2311570i bk2: 15512a 2313191i bk3: 15512a 2316881i bk4: 15344a 2318136i bk5: 15344a 2320965i bk6: 13864a 2330065i bk7: 13864a 2333592i bk8: 14080a 2326077i bk9: 14080a 2326219i bk10: 14048a 2328939i bk11: 14048a 2332140i bk12: 15424a 2308916i bk13: 15424a 2313768i bk14: 15688a 2308309i bk15: 15688a 2310451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085766 n_act=11119 n_pre=11103 n_req=88936 n_rd=240240 n_write=115504 bw_util=0.2888
n_activity=1208617 dram_eff=0.5887
bk0: 16128a 2304652i bk1: 16128a 2311959i bk2: 15508a 2312977i bk3: 15508a 2318360i bk4: 15128a 2319364i bk5: 15124a 2322923i bk6: 14116a 2328213i bk7: 14116a 2331480i bk8: 14080a 2326425i bk9: 14080a 2329791i bk10: 14044a 2328954i bk11: 14044a 2334773i bk12: 15420a 2313405i bk13: 15420a 2317050i bk14: 15700a 2305726i bk15: 15696a 2309897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085674 n_act=11239 n_pre=11223 n_req=88899 n_rd=240180 n_write=115416 bw_util=0.2887
n_activity=1210609 dram_eff=0.5875
bk0: 15868a 2307308i bk1: 15872a 2313696i bk2: 15728a 2312943i bk3: 15728a 2313371i bk4: 15132a 2322192i bk5: 15136a 2323639i bk6: 14120a 2327903i bk7: 14120a 2332558i bk8: 14072a 2326409i bk9: 14068a 2327293i bk10: 14052a 2329568i bk11: 14052a 2333211i bk12: 15420a 2313325i bk13: 15420a 2314736i bk14: 15696a 2309628i bk15: 15696a 2311809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6848
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085854 n_act=11205 n_pre=11189 n_req=88871 n_rd=240068 n_write=115416 bw_util=0.2886
n_activity=1207192 dram_eff=0.5889
bk0: 15868a 2307684i bk1: 15868a 2312621i bk2: 15728a 2311843i bk3: 15724a 2315277i bk4: 15072a 2321371i bk5: 15072a 2324582i bk6: 14124a 2327495i bk7: 14124a 2331040i bk8: 14072a 2325141i bk9: 14072a 2328978i bk10: 14048a 2327421i bk11: 14048a 2333294i bk12: 15168a 2313019i bk13: 15168a 2316945i bk14: 15956a 2302695i bk15: 15956a 2306333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70674
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085244 n_act=11334 n_pre=11318 n_req=88959 n_rd=240252 n_write=115584 bw_util=0.2889
n_activity=1208250 dram_eff=0.589
bk0: 15864a 2308121i bk1: 15868a 2312961i bk2: 15732a 2311370i bk3: 15732a 2314340i bk4: 15080a 2322666i bk5: 15080a 2324155i bk6: 14120a 2328449i bk7: 14120a 2330825i bk8: 13904a 2325906i bk9: 13904a 2327273i bk10: 14304a 2323754i bk11: 14304a 2328111i bk12: 15168a 2314533i bk13: 15168a 2319051i bk14: 15952a 2305329i bk15: 15952a 2309404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68687
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085744 n_act=11258 n_pre=11242 n_req=88872 n_rd=240072 n_write=115416 bw_util=0.2886
n_activity=1211585 dram_eff=0.5868
bk0: 15864a 2308303i bk1: 15864a 2315518i bk2: 15732a 2313560i bk3: 15732a 2317068i bk4: 14984a 2324911i bk5: 14984a 2325802i bk6: 14124a 2325163i bk7: 14124a 2329148i bk8: 13904a 2328350i bk9: 13904a 2333089i bk10: 14304a 2326807i bk11: 14304a 2327753i bk12: 15168a 2313858i bk13: 15168a 2318289i bk14: 15956a 2302549i bk15: 15956a 2306436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69063
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a6c7ca340 :  mf: uid=13496967, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5991993), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085740 n_act=11260 n_pre=11244 n_req=88872 n_rd=240072 n_write=115416 bw_util=0.2886
n_activity=1209493 dram_eff=0.5878
bk0: 16124a 2304928i bk1: 16124a 2309585i bk2: 15728a 2310084i bk3: 15728a 2314424i bk4: 14992a 2324794i bk5: 14992a 2326708i bk6: 14116a 2328860i bk7: 14116a 2331190i bk8: 13908a 2327160i bk9: 13908a 2330635i bk10: 14304a 2326193i bk11: 14304a 2328256i bk12: 15168a 2315029i bk13: 15168a 2320307i bk14: 15696a 2306582i bk15: 15696a 2311751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2463732 n_nop=2085462 n_act=11215 n_pre=11199 n_req=88964 n_rd=240272 n_write=115584 bw_util=0.2889
n_activity=1210590 dram_eff=0.5879
bk0: 16120a 2304943i bk1: 16120a 2311327i bk2: 15728a 2313584i bk3: 15728a 2315444i bk4: 15000a 2323584i bk5: 15000a 2324264i bk6: 14120a 2328093i bk7: 14120a 2331048i bk8: 13908a 2328191i bk9: 13908a 2330802i bk10: 14140a 2327739i bk11: 14140a 2331067i bk12: 15420a 2310640i bk13: 15420a 2314494i bk14: 15700a 2307649i bk15: 15700a 2311397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30010, Miss_rate = 0.675, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 30009, Miss_rate = 0.676, Pending_hits = 1413, Reservation_fails = 1
L2_cache_bank[2]: Access = 44401, Miss = 30022, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 30021, Miss_rate = 0.676, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 30029, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 30028, Miss_rate = 0.676, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 30022, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 30022, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 30031, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 30029, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30022, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 30023, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 30009, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 30008, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 30031, Miss_rate = 0.675, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30032, Miss_rate = 0.675, Pending_hits = 1449, Reservation_fails = 1
L2_cache_bank[16]: Access = 44412, Miss = 30009, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 30009, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 30009, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30009, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 30034, Miss_rate = 0.675, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 30034, Miss_rate = 0.675, Pending_hits = 1422, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 660452
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 18478
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 297982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 342914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61557
	minimum = 6
	maximum = 44
Network latency average = 8.48472
	minimum = 6
	maximum = 44
Slowest packet = 1919898
Flit latency average = 6.96816
	minimum = 6
	maximum = 40
Slowest flit = 5291785
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239132
	minimum = 0.0189232 (at node 1)
	maximum = 0.0283848 (at node 23)
Accepted packet rate average = 0.0239132
	minimum = 0.0189232 (at node 1)
	maximum = 0.0283848 (at node 23)
Injected flit rate average = 0.0659084
	minimum = 0.0436057 (at node 1)
	maximum = 0.0873657 (at node 42)
Accepted flit rate average= 0.0659084
	minimum = 0.0606777 (at node 1)
	maximum = 0.0910166 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.23065 (21 samples)
	minimum = 6 (21 samples)
	maximum = 116.19 (21 samples)
Network latency average = 8.8948 (21 samples)
	minimum = 6 (21 samples)
	maximum = 111.667 (21 samples)
Flit latency average = 7.56375 (21 samples)
	minimum = 6 (21 samples)
	maximum = 108 (21 samples)
Fragmentation average = 0.0525093 (21 samples)
	minimum = 0 (21 samples)
	maximum = 66.3333 (21 samples)
Injected packet rate average = 0.022341 (21 samples)
	minimum = 0.0176792 (21 samples)
	maximum = 0.0265184 (21 samples)
Accepted packet rate average = 0.022341 (21 samples)
	minimum = 0.0176792 (21 samples)
	maximum = 0.0265184 (21 samples)
Injected flit rate average = 0.0615753 (21 samples)
	minimum = 0.0407379 (21 samples)
	maximum = 0.0816279 (21 samples)
Accepted flit rate average = 0.0615753 (21 samples)
	minimum = 0.05669 (21 samples)
	maximum = 0.0850331 (21 samples)
Injected packet size average = 2.75616 (21 samples)
Accepted packet size average = 2.75616 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 54 sec (3354 sec)
gpgpu_simulation_rate = 180628 (inst/sec)
gpgpu_simulation_rate = 1786 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39073
gpu_sim_insn = 28848876
gpu_ipc =     738.3328
gpu_tot_sim_cycle = 6253221
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     101.4957
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 11862
partiton_reqs_in_parallel = 859606
partiton_reqs_in_parallel_total    = 29094463
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7902
partiton_reqs_in_parallel_util = 859606
partiton_reqs_in_parallel_util_total    = 29094463
gpu_sim_cycle_parition_util = 39073
gpu_tot_sim_cycle_parition_util    = 1325837
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9458
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.8103 GB/Sec
L2_BW_total  =      15.5152 GB/Sec
gpu_total_sim_rate=183326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106193, 102042, 102231, 105942, 106204, 102080, 102251, 105964, 29017, 27864, 27945, 18067, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 191240
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 653
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:659749	W0_Idle:6620557	W0_Scoreboard:47020889	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1495 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 6253220 
mrq_lat_table:461604 	71332 	48737 	108655 	132076 	100879 	58182 	28439 	10631 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	637856 	368354 	1160 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	882907 	38723 	247 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	578726 	109993 	1757 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1581 	173 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.863118  7.629766  8.310391  8.134743  7.280350  7.316981  7.959581  7.865385  8.084570  8.013235  7.598039  7.311321  8.853116  8.672965  7.803011  7.584146 
dram[1]:  8.192866  8.214569  7.485714  7.304243  6.846951  6.862745  9.013559  8.689543  8.487539  8.487539  7.266043  7.076823  7.821756  7.670951  7.717122  7.412395 
dram[2]:  8.239272  8.071338  8.334717  8.088591  7.176116  7.073722  8.128440  7.682081  8.489097  7.898551  7.673729  7.504144  8.828403  8.624277  7.111758  6.980571 
dram[3]:  8.436751  8.504698  7.447466  7.410824  6.992949  6.863898  9.198962  8.412974  7.741477  7.445355  7.353261  7.235294  8.130790  7.651282  7.732912  7.307416 
dram[4]:  8.392053  8.436751  8.129555  8.042724  7.129426  6.941736  8.281155  8.281155  8.158683  7.898551  7.980826  7.864826  8.451841  8.085366  6.977169  6.858586 
dram[5]:  7.920817  7.705590  7.738966  7.585908  7.061669  6.912426  9.113712  8.993400  7.504132  7.544322  7.710826  7.334688  8.698251  8.287500  7.479804  7.292363 
dram[6]:  8.438095  8.149803  8.193591  8.258411  7.076549  7.059394  8.209337  8.111608  8.107142  7.918605  7.665722  7.558659  7.718254  7.577922  7.253194  7.244780 
dram[7]:  7.919540  7.723537  7.531288  7.333333  7.459667  7.044740  9.113712  8.963816  6.997389  6.784810  7.854108  7.533967  8.505831  8.371593  7.522892  7.235226 
dram[8]:  8.345895  8.235060  8.283401  8.216867  6.871582  6.855279  8.039823  8.184685  7.952522  7.613636  7.744413  7.658840  7.885135  7.597656  7.524096  7.048533 
dram[9]:  7.830655  7.773006  7.778200  7.475030  7.801620  7.383142  8.567610  8.621836  7.168449  7.000000  7.809859  7.473046  8.657270  8.432081  7.283671  7.214876 
dram[10]:  8.617687  8.688615  8.085639  8.259758  6.827627  6.654776  8.733974  8.706070  7.955490  7.573446  7.435967  7.238727  7.882431  7.729275  7.453659  7.346154 
average row locality = 1024596/132035 = 7.760033
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4158      4157      4134      4134      3958      3958      3623      3623      3689      3689      3687      3687      4031      4031      4162      4162 
dram[1]:      4156      4156      4068      4068      4025      4025      3624      3624      3689      3689      3697      3697      4032      4032      4163      4162 
dram[2]:      4224      4224      4068      4068      4024      4024      3622      3622      3690      3690      3695      3695      4032      4032      4107      4106 
dram[3]:      4224      4224      4067      4067      4026      4026      3623      3623      3690      3690      3685      3685      4032      4032      4107      4107 
dram[4]:      4224      4224      4066      4066      3969      3968      3689      3689      3690      3690      3684      3684      4031      4031      4110      4109 
dram[5]:      4156      4157      4124      4124      3970      3971      3690      3690      3688      3687      3686      3686      4031      4031      4109      4109 
dram[6]:      4156      4156      4124      4123      3954      3954      3691      3691      3688      3688      3685      3685      3965      3965      4177      4177 
dram[7]:      4155      4156      4125      4125      3956      3956      3690      3690      3644      3644      3752      3752      3965      3965      4176      4176 
dram[8]:      4155      4155      4125      4125      3931      3931      3691      3691      3644      3644      3752      3752      3965      3965      4177      4177 
dram[9]:      4223      4223      4124      4124      3933      3933      3689      3689      3646      3646      3752      3752      3965      3965      4109      4109 
dram[10]:      4222      4222      4124      4124      3935      3935      3690      3690      3646      3646      3709      3709      4031      4031      4110      4110 
total reads: 691956
bank skew: 4224/3622 = 1.17
chip skew: 62934/62879 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       1501      1427      1545      1335      1487      1155      1386      1318      1762      1586      2068      1555      1778      1423      1370      1311
dram[1]:       1501      1424      1525      1310      1482      1154      1385      1319      1763      1585      2043      1552      1778      1422      1369      1310
dram[2]:       1512      1437      1524      1312      1481      1154      1391      1323      1761      1586      2042      1553      1758      1422      1359      1299
dram[3]:       1510      1436      1534      1318      1481      1153      1390      1324      1763      1586      2032      1549      1759      1422      1357      1300
dram[4]:       1510      1436      1533      1319      1477      1164      1392      1322      1763      1586      2033      1550      1758      1422      1360      1298
dram[5]:       1516      1439      1539      1321      1478      1165      1393      1322      1764      1587      2039      1555      1758      1422      1358      1299
dram[6]:       1514      1440      1540      1321      1473      1159      1392      1322      1762      1585      2037      1556      1745      1431      1367      1307
dram[7]:       1514      1441      1539      1320      1471      1159      1425      1344      1754      1574      2047      1561      1745      1433      1367      1305
dram[8]:       1512      1441      1559      1320      1480      1157      1425      1344      1753      1575      2046      1560      1736      1422      1366      1307
dram[9]:       1519      1448      1559      1320      1478      1157      1420      1344      1754      1573      2047      1559      1734      1423      1355      1292
dram[10]:       1521      1448      1548      1321      1478      1155      1419      1344      1754      1575      2081      1548      1740      1414      1354      1295
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2140199 n_act=11828 n_pre=11812 n_req=93111 n_rd=251532 n_write=120912 bw_util=0.2937
n_activity=1269372 dram_eff=0.5868
bk0: 16632a 2373046i bk1: 16628a 2380738i bk2: 16536a 2375907i bk3: 16536a 2381022i bk4: 15832a 2388588i bk5: 15832a 2390205i bk6: 14492a 2397529i bk7: 14492a 2401395i bk8: 14756a 2393042i bk9: 14756a 2393800i bk10: 14748a 2393069i bk11: 14748a 2397636i bk12: 16124a 2379221i bk13: 16124a 2384233i bk14: 16648a 2370240i bk15: 16648a 2373899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75609
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139627 n_act=12066 n_pre=12050 n_req=93135 n_rd=251628 n_write=120912 bw_util=0.2938
n_activity=1270528 dram_eff=0.5864
bk0: 16624a 2372577i bk1: 16624a 2381106i bk2: 16272a 2379842i bk3: 16272a 2383290i bk4: 16100a 2384666i bk5: 16100a 2385782i bk6: 14496a 2397879i bk7: 14496a 2401372i bk8: 14756a 2393720i bk9: 14756a 2395718i bk10: 14788a 2393776i bk11: 14788a 2397836i bk12: 16128a 2377339i bk13: 16128a 2380528i bk14: 16652a 2368509i bk15: 16648a 2373664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139799 n_act=11904 n_pre=11888 n_req=93173 n_rd=251692 n_write=121000 bw_util=0.2939
n_activity=1269422 dram_eff=0.5872
bk0: 16896a 2369644i bk1: 16896a 2373629i bk2: 16272a 2377830i bk3: 16272a 2383973i bk4: 16096a 2383266i bk5: 16096a 2385752i bk6: 14488a 2397234i bk7: 14488a 2400637i bk8: 14760a 2393941i bk9: 14760a 2396238i bk10: 14780a 2394818i bk11: 14780a 2399759i bk12: 16128a 2379239i bk13: 16128a 2384173i bk14: 16428a 2371706i bk15: 16424a 2375324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139543 n_act=12106 n_pre=12090 n_req=93136 n_rd=251632 n_write=120912 bw_util=0.2938
n_activity=1268084 dram_eff=0.5876
bk0: 16896a 2370261i bk1: 16896a 2377212i bk2: 16268a 2378399i bk3: 16268a 2382116i bk4: 16104a 2382794i bk5: 16104a 2386149i bk6: 14492a 2395892i bk7: 14492a 2400117i bk8: 14760a 2392282i bk9: 14760a 2392508i bk10: 14740a 2395539i bk11: 14740a 2398565i bk12: 16128a 2374505i bk13: 16128a 2380090i bk14: 16428a 2373788i bk15: 16428a 2375838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a6cee23e0 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6253216), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139789 n_act=11907 n_pre=11891 n_req=93174 n_rd=251696 n_write=121000 bw_util=0.2939
n_activity=1267644 dram_eff=0.588
bk0: 16896a 2369690i bk1: 16896a 2377382i bk2: 16264a 2378378i bk3: 16264a 2384161i bk4: 15876a 2384540i bk5: 15872a 2388020i bk6: 14756a 2394550i bk7: 14756a 2398153i bk8: 14760a 2392732i bk9: 14760a 2396314i bk10: 14736a 2395238i bk11: 14736a 2401100i bk12: 16124a 2379148i bk13: 16124a 2382805i bk14: 16440a 2370706i bk15: 16436a 2374871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139721 n_act=12015 n_pre=11999 n_req=93137 n_rd=251636 n_write=120912 bw_util=0.2938
n_activity=1269547 dram_eff=0.5869
bk0: 16624a 2372610i bk1: 16628a 2379269i bk2: 16496a 2378132i bk3: 16496a 2378573i bk4: 15880a 2387330i bk5: 15884a 2389312i bk6: 14760a 2393935i bk7: 14760a 2399064i bk8: 14752a 2392541i bk9: 14748a 2393744i bk10: 14744a 2395957i bk11: 14744a 2399894i bk12: 16124a 2378997i bk13: 16124a 2380830i bk14: 16436a 2375123i bk15: 16436a 2377250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70789
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139865 n_act=12003 n_pre=11987 n_req=93107 n_rd=251516 n_write=120912 bw_util=0.2937
n_activity=1266472 dram_eff=0.5881
bk0: 16624a 2372777i bk1: 16624a 2377984i bk2: 16496a 2377150i bk3: 16492a 2380641i bk4: 15816a 2386567i bk5: 15816a 2390406i bk6: 14764a 2393654i bk7: 14764a 2397514i bk8: 14752a 2391141i bk9: 14752a 2395257i bk10: 14740a 2393428i bk11: 14740a 2399629i bk12: 15860a 2379236i bk13: 15860a 2382926i bk14: 16708a 2367893i bk15: 16708a 2371359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139251 n_act=12126 n_pre=12110 n_req=93199 n_rd=251708 n_write=121088 bw_util=0.294
n_activity=1267394 dram_eff=0.5883
bk0: 16620a 2373460i bk1: 16624a 2378401i bk2: 16500a 2376296i bk3: 16500a 2379627i bk4: 15824a 2388020i bk5: 15824a 2389601i bk6: 14760a 2394763i bk7: 14760a 2397290i bk8: 14576a 2391978i bk9: 14576a 2393523i bk10: 15008a 2390025i bk11: 15008a 2394382i bk12: 15860a 2380237i bk13: 15860a 2385553i bk14: 16704a 2370775i bk15: 16704a 2374557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139759 n_act=12054 n_pre=12038 n_req=93108 n_rd=251520 n_write=120912 bw_util=0.2937
n_activity=1271026 dram_eff=0.586
bk0: 16620a 2373420i bk1: 16620a 2380909i bk2: 16500a 2379030i bk3: 16500a 2382285i bk4: 15724a 2390364i bk5: 15724a 2391286i bk6: 14764a 2391071i bk7: 14764a 2395377i bk8: 14576a 2394527i bk9: 14576a 2399411i bk10: 15008a 2393112i bk11: 15008a 2394215i bk12: 15860a 2379859i bk13: 15860a 2384605i bk14: 16708a 2367893i bk15: 16708a 2371597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139771 n_act=12044 n_pre=12028 n_req=93110 n_rd=251528 n_write=120912 bw_util=0.2937
n_activity=1268389 dram_eff=0.5873
bk0: 16892a 2370307i bk1: 16892a 2375137i bk2: 16496a 2375003i bk3: 16496a 2379620i bk4: 15732a 2390186i bk5: 15732a 2392593i bk6: 14756a 2394855i bk7: 14756a 2397484i bk8: 14584a 2393606i bk9: 14584a 2396840i bk10: 15008a 2392322i bk11: 15008a 2394768i bk12: 15860a 2381185i bk13: 15860a 2386613i bk14: 16436a 2372297i bk15: 16436a 2376995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7079
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a6cff1560 :  mf: uid=14139611, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6253220), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2536283 n_nop=2139510 n_act=11983 n_pre=11967 n_req=93206 n_rd=251735 n_write=121088 bw_util=0.294
n_activity=1269845 dram_eff=0.5872
bk0: 16888a 2369678i bk1: 16888a 2376613i bk2: 16496a 2378738i bk3: 16496a 2380633i bk4: 15740a 2389220i bk5: 15739a 2389824i bk6: 14760a 2394232i bk7: 14760a 2397650i bk8: 14584a 2394225i bk9: 14584a 2397021i bk10: 14836a 2394122i bk11: 14836a 2397455i bk12: 16124a 2376484i bk13: 16124a 2380938i bk14: 16440a 2372970i bk15: 16440a 2376958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31442, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31441, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 1
L2_cache_bank[2]: Access = 46514, Miss = 31454, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31453, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31462, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31461, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31454, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31454, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31463, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31461, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31454, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31455, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31440, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31439, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31463, Miss_rate = 0.675, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31464, Miss_rate = 0.675, Pending_hits = 1456, Reservation_fails = 1
L2_cache_bank[16]: Access = 46525, Miss = 31440, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31440, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31441, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31441, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31467, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31467, Miss_rate = 0.676, Pending_hits = 1430, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 691956
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 18616
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 359298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52625
	minimum = 6
	maximum = 44
Network latency average = 8.4025
	minimum = 6
	maximum = 44
Slowest packet = 1957358
Flit latency average = 6.86316
	minimum = 6
	maximum = 40
Slowest flit = 5443683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238043
	minimum = 0.018837 (at node 0)
	maximum = 0.0282555 (at node 3)
Accepted packet rate average = 0.0238043
	minimum = 0.018837 (at node 0)
	maximum = 0.0282555 (at node 3)
Injected flit rate average = 0.0656081
	minimum = 0.043407 (at node 0)
	maximum = 0.0869676 (at node 42)
Accepted flit rate average= 0.0656081
	minimum = 0.0604013 (at node 0)
	maximum = 0.090602 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19864 (22 samples)
	minimum = 6 (22 samples)
	maximum = 112.909 (22 samples)
Network latency average = 8.87243 (22 samples)
	minimum = 6 (22 samples)
	maximum = 108.591 (22 samples)
Flit latency average = 7.53191 (22 samples)
	minimum = 6 (22 samples)
	maximum = 104.909 (22 samples)
Fragmentation average = 0.0501225 (22 samples)
	minimum = 0 (22 samples)
	maximum = 63.3182 (22 samples)
Injected packet rate average = 0.0224075 (22 samples)
	minimum = 0.0177318 (22 samples)
	maximum = 0.0265973 (22 samples)
Accepted packet rate average = 0.0224075 (22 samples)
	minimum = 0.0177318 (22 samples)
	maximum = 0.0265973 (22 samples)
Injected flit rate average = 0.0617586 (22 samples)
	minimum = 0.0408592 (22 samples)
	maximum = 0.0818706 (22 samples)
Accepted flit rate average = 0.0617586 (22 samples)
	minimum = 0.0568587 (22 samples)
	maximum = 0.0852862 (22 samples)
Injected packet size average = 2.75616 (22 samples)
Accepted packet size average = 2.75616 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 42 sec (3462 sec)
gpgpu_simulation_rate = 183326 (inst/sec)
gpgpu_simulation_rate = 1806 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38822
gpu_sim_insn = 28848876
gpu_ipc =     743.1064
gpu_tot_sim_cycle = 6514193
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     101.8582
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 12800
partiton_reqs_in_parallel = 854084
partiton_reqs_in_parallel_total    = 29954069
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7294
partiton_reqs_in_parallel_util = 854084
partiton_reqs_in_parallel_util_total    = 29954069
gpu_sim_cycle_parition_util = 38822
gpu_tot_sim_cycle_parition_util    = 1364910
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9473
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.5396 GB/Sec
L2_BW_total  =      15.5703 GB/Sec
gpu_total_sim_rate=185809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111020, 106685, 106878, 110763, 111031, 106722, 106898, 110774, 29017, 27864, 27945, 18067, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 191288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 701
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:690224	W0_Idle:6635397	W0_Scoreboard:48144085	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1440 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 6514192 
mrq_lat_table:483391 	75508 	51301 	113083 	137451 	105234 	60986 	29471 	10734 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	671128 	381549 	1197 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	927344 	40783 	253 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	604923 	115060 	1875 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1656 	175 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.097379  7.860606  8.516557  8.339818  7.490123  7.527295  8.198822  8.103348  8.313869  8.241679  7.805785  7.515915  9.118075  8.935715  8.003690  7.783493 
dram[1]:  8.431729  8.453715  7.682539  7.499404  7.052273  7.068337  9.264559  8.937400  8.721287  8.721287  7.471053  7.279487  8.072258  7.918987  7.917275  7.592765 
dram[2]:  8.481434  8.311167  8.537313  8.289855  7.386905  7.282864  8.369925  7.917497  8.722817  8.125535  7.883333  7.711957  9.093023  8.886364  7.304000  7.171717 
dram[3]:  8.681520  8.750330  7.643985  7.607013  7.200696  7.069476  9.451612  8.657854  7.944212  7.645638  7.560161  7.440790  8.363636  7.879093  7.909654  7.501173 
dram[4]:  8.636245  8.681520  8.331126  8.243774  7.338554  7.147887  8.527653  8.527653  8.364170  8.102418  8.194202  8.077143  8.711699  8.340000  7.184269  7.064088 
dram[5]:  8.155974  7.937576  7.939281  7.784933  7.269690  7.117990  9.369458  9.247974  7.705007  7.745578  7.921568  7.541333  8.935715  8.521798  7.656287  7.485949 
dram[6]:  8.680054  8.388099  8.419186  8.484768  7.285372  7.267942  8.454815  8.355783  8.312408  8.122682  7.876045  7.767857  7.964844  7.822251  7.466286  7.457763 
dram[7]:  8.154717  7.955828  7.729795  7.529965  7.674242  7.252983  9.369458  9.218094  7.191271  6.976339  8.069638  7.745989  8.738571  8.603375  7.702830  7.431172 
dram[8]:  8.586755  8.474510  8.509960  8.442688  7.076291  7.059719  8.283019  8.429837  8.154294  7.813110  7.958791  7.872283  8.134309  7.842308  7.740521  7.242794 
dram[9]:  8.066992  8.008464  7.978829  7.673054  8.019947  7.595718  8.817619  8.872473  7.362681  7.192554  8.024931  7.684350  8.890988  8.664306  7.459743  7.407879 
dram[10]:  8.864793  8.936572  8.309987  8.486093  7.031468  6.855682  8.985826  8.957614  8.155749  7.771151  7.644772  7.445170  8.133940  7.978316  7.648325  7.540094 
average row locality = 1071220/134249 = 7.979352
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4347      4346      4318      4318      4131      4131      3796      3796      3855      3855      3849      3849      4223      4223      4354      4354 
dram[1]:      4345      4345      4249      4249      4201      4201      3797      3797      3855      3855      3860      3860      4224      4224      4355      4354 
dram[2]:      4416      4416      4249      4249      4200      4200      3795      3795      3856      3856      3858      3858      4224      4224      4296      4295 
dram[3]:      4416      4416      4248      4248      4202      4202      3796      3796      3856      3856      3848      3848      4224      4224      4296      4296 
dram[4]:      4416      4416      4247      4247      4143      4142      3865      3865      3856      3856      3847      3847      4223      4223      4299      4298 
dram[5]:      4345      4346      4307      4307      4144      4145      3866      3866      3854      3853      3849      3849      4223      4223      4298      4298 
dram[6]:      4345      4345      4307      4306      4128      4128      3867      3867      3854      3854      3848      3848      4154      4154      4369      4369 
dram[7]:      4344      4345      4308      4308      4130      4130      3866      3866      3808      3808      3918      3918      4154      4154      4368      4368 
dram[8]:      4344      4344      4308      4308      4104      4104      3867      3867      3808      3808      3918      3918      4154      4154      4369      4369 
dram[9]:      4415      4415      4307      4307      4106      4106      3865      3865      3809      3809      3918      3918      4154      4154      4298      4298 
dram[10]:      4414      4414      4307      4307      4108      4108      3866      3866      3809      3809      3873      3873      4223      4223      4299      4299 
total reads: 723460
bank skew: 4416/3795 = 1.16
chip skew: 65798/65743 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       1446      1374      1489      1288      1435      1117      1334      1268      1696      1527      1989      1498      1706      1368      1319      1263
dram[1]:       1445      1371      1470      1264      1431      1116      1332      1270      1696      1526      1965      1495      1706      1366      1318      1262
dram[2]:       1456      1384      1469      1265      1430      1116      1339      1273      1695      1527      1964      1496      1687      1366      1309      1252
dram[3]:       1454      1383      1479      1272      1429      1115      1337      1275      1697      1527      1954      1492      1688      1366      1307      1252
dram[4]:       1454      1383      1478      1273      1426      1125      1340      1272      1697      1527      1955      1493      1687      1366      1310      1250
dram[5]:       1460      1386      1484      1274      1426      1126      1340      1273      1697      1528      1960      1497      1687      1366      1308      1252
dram[6]:       1458      1387      1484      1275      1421      1120      1339      1272      1696      1526      1959      1498      1674      1375      1316      1259
dram[7]:       1458      1388      1483      1274      1420      1120      1371      1294      1687      1516      1968      1503      1674      1376      1317      1257
dram[8]:       1456      1388      1503      1274      1428      1118      1371      1294      1686      1516      1967      1502      1666      1366      1316      1259
dram[9]:       1463      1395      1503      1274      1426      1118      1366      1294      1688      1515      1968      1501      1664      1367      1305      1245
dram[10]:       1464      1395      1492      1275      1426      1117      1365      1294      1688      1516      2001      1491      1670      1359      1304      1247
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194944 n_act=12026 n_pre=12010 n_req=97347 n_rd=262980 n_write=126408 bw_util=0.2986
n_activity=1325092 dram_eff=0.5877
bk0: 17388a 2438081i bk1: 17384a 2446687i bk2: 17272a 2441415i bk3: 17272a 2447168i bk4: 16524a 2454933i bk5: 16524a 2456439i bk6: 15184a 2464055i bk7: 15184a 2468083i bk8: 15420a 2459483i bk9: 15420a 2460170i bk10: 15396a 2459747i bk11: 15396a 2464179i bk12: 16892a 2444787i bk13: 16892a 2450239i bk14: 17416a 2435001i bk15: 17416a 2439371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194360 n_act=12266 n_pre=12250 n_req=97373 n_rd=263084 n_write=126408 bw_util=0.2986
n_activity=1326363 dram_eff=0.5873
bk0: 17380a 2437953i bk1: 17380a 2447066i bk2: 16996a 2445723i bk3: 16996a 2449386i bk4: 16804a 2451276i bk5: 16804a 2452230i bk6: 15188a 2463946i bk7: 15188a 2468096i bk8: 15420a 2460292i bk9: 15420a 2462101i bk10: 15440a 2460228i bk11: 15440a 2464778i bk12: 16896a 2442630i bk13: 16896a 2446270i bk14: 17420a 2433795i bk15: 17416a 2438939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194536 n_act=12102 n_pre=12086 n_req=97411 n_rd=263148 n_write=126496 bw_util=0.2988
n_activity=1325179 dram_eff=0.5881
bk0: 17664a 2434763i bk1: 17664a 2439131i bk2: 16996a 2443535i bk3: 16996a 2450016i bk4: 16800a 2449744i bk5: 16800a 2452134i bk6: 15180a 2463442i bk7: 15180a 2466940i bk8: 15424a 2460470i bk9: 15424a 2462352i bk10: 15432a 2461502i bk11: 15432a 2466912i bk12: 16896a 2444842i bk13: 16896a 2450142i bk14: 17184a 2436880i bk15: 17180a 2440377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73305
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194260 n_act=12314 n_pre=12298 n_req=97374 n_rd=263088 n_write=126408 bw_util=0.2987
n_activity=1323828 dram_eff=0.5884
bk0: 17664a 2435393i bk1: 17664a 2443249i bk2: 16992a 2443857i bk3: 16992a 2448112i bk4: 16808a 2449033i bk5: 16808a 2452636i bk6: 15184a 2462200i bk7: 15184a 2466435i bk8: 15424a 2458273i bk9: 15424a 2458855i bk10: 15392a 2461661i bk11: 15392a 2465550i bk12: 16896a 2440033i bk13: 16896a 2445764i bk14: 17184a 2439124i bk15: 17184a 2441273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194510 n_act=12105 n_pre=12089 n_req=97416 n_rd=263160 n_write=126504 bw_util=0.2988
n_activity=1323486 dram_eff=0.5888
bk0: 17664a 2435176i bk1: 17664a 2442975i bk2: 16988a 2444387i bk3: 16988a 2450133i bk4: 16572a 2450834i bk5: 16568a 2454765i bk6: 15460a 2460775i bk7: 15460a 2464570i bk8: 15424a 2458942i bk9: 15424a 2462758i bk10: 15388a 2461348i bk11: 15388a 2467914i bk12: 16892a 2444680i bk13: 16892a 2448825i bk14: 17196a 2435833i bk15: 17192a 2440563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194438 n_act=12223 n_pre=12207 n_req=97375 n_rd=263092 n_write=126408 bw_util=0.2987
n_activity=1325862 dram_eff=0.5875
bk0: 17380a 2437652i bk1: 17384a 2445506i bk2: 17228a 2444125i bk3: 17228a 2444682i bk4: 16576a 2453721i bk5: 16580a 2455453i bk6: 15464a 2460318i bk7: 15464a 2465250i bk8: 15416a 2458851i bk9: 15412a 2460533i bk10: 15396a 2462334i bk11: 15396a 2466451i bk12: 16892a 2444142i bk13: 16892a 2446185i bk14: 17192a 2440502i bk15: 17192a 2442742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71524
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194610 n_act=12197 n_pre=12181 n_req=97345 n_rd=262972 n_write=126408 bw_util=0.2986
n_activity=1322071 dram_eff=0.589
bk0: 17380a 2438152i bk1: 17380a 2443836i bk2: 17228a 2443339i bk3: 17224a 2446568i bk4: 16512a 2453229i bk5: 16512a 2457189i bk6: 15468a 2459641i bk7: 15468a 2464000i bk8: 15416a 2457205i bk9: 15416a 2461657i bk10: 15392a 2459721i bk11: 15392a 2466772i bk12: 16616a 2444522i bk13: 16616a 2448540i bk14: 17476a 2432809i bk15: 17476a 2436785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73862
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2193952 n_act=12334 n_pre=12318 n_req=97441 n_rd=263172 n_write=126592 bw_util=0.2989
n_activity=1323485 dram_eff=0.589
bk0: 17376a 2439071i bk1: 17380a 2444672i bk2: 17232a 2442216i bk3: 17232a 2445433i bk4: 16520a 2454132i bk5: 16520a 2456063i bk6: 15464a 2460760i bk7: 15464a 2463456i bk8: 15232a 2458298i bk9: 15232a 2460152i bk10: 15672a 2456253i bk11: 15672a 2460739i bk12: 16616a 2445725i bk13: 16616a 2451245i bk14: 17472a 2436049i bk15: 17472a 2440040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71412
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194500 n_act=12250 n_pre=12234 n_req=97346 n_rd=262976 n_write=126408 bw_util=0.2986
n_activity=1326652 dram_eff=0.587
bk0: 17376a 2438482i bk1: 17376a 2446882i bk2: 17232a 2444863i bk3: 17232a 2448769i bk4: 16416a 2456925i bk5: 16416a 2457740i bk6: 15468a 2457157i bk7: 15468a 2461308i bk8: 15232a 2460933i bk9: 15232a 2465797i bk10: 15672a 2459262i bk11: 15672a 2460863i bk12: 16616a 2445174i bk13: 16616a 2450440i bk14: 17476a 2432600i bk15: 17476a 2437084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72097
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a6d6010e0 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6514192), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194498 n_act=12252 n_pre=12236 n_req=97346 n_rd=262974 n_write=126408 bw_util=0.2986
n_activity=1324316 dram_eff=0.5881
bk0: 17660a 2435395i bk1: 17660a 2441310i bk2: 17228a 2440770i bk3: 17226a 2445560i bk4: 16424a 2456621i bk5: 16424a 2459150i bk6: 15460a 2460803i bk7: 15460a 2464047i bk8: 15236a 2459974i bk9: 15236a 2463599i bk10: 15672a 2458481i bk11: 15672a 2461475i bk12: 16616a 2446679i bk13: 16616a 2452255i bk14: 17192a 2437595i bk15: 17192a 2442603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71333
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2608368 n_nop=2194238 n_act=12181 n_pre=12165 n_req=97446 n_rd=263192 n_write=126592 bw_util=0.2989
n_activity=1326105 dram_eff=0.5879
bk0: 17656a 2434814i bk1: 17656a 2442779i bk2: 17228a 2444952i bk3: 17228a 2446691i bk4: 16432a 2455610i bk5: 16432a 2456145i bk6: 15464a 2460501i bk7: 15464a 2463633i bk8: 15236a 2460608i bk9: 15236a 2463816i bk10: 15492a 2460322i bk11: 15492a 2464300i bk12: 16892a 2441806i bk13: 16892a 2446796i bk14: 17196a 2438330i bk15: 17196a 2442517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32873, Miss_rate = 0.676, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32872, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 1
L2_cache_bank[2]: Access = 48627, Miss = 32886, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32885, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32894, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32893, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32886, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32886, Miss_rate = 0.677, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32896, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32894, Miss_rate = 0.676, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32886, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32887, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32872, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32871, Miss_rate = 0.676, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32896, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32897, Miss_rate = 0.676, Pending_hits = 1461, Reservation_fails = 1
L2_cache_bank[16]: Access = 48639, Miss = 32872, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32872, Miss_rate = 0.676, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32872, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32872, Miss_rate = 0.676, Pending_hits = 1438, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32899, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32899, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 723460
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18703
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58019
	minimum = 6
	maximum = 66
Network latency average = 8.44532
	minimum = 6
	maximum = 64
Slowest packet = 2048062
Flit latency average = 6.9187
	minimum = 6
	maximum = 60
Slowest flit = 5644862
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239582
	minimum = 0.0189588 (at node 0)
	maximum = 0.0284382 (at node 11)
Accepted packet rate average = 0.0239582
	minimum = 0.0189588 (at node 0)
	maximum = 0.0284382 (at node 11)
Injected flit rate average = 0.0660323
	minimum = 0.0436877 (at node 0)
	maximum = 0.0875299 (at node 42)
Accepted flit rate average= 0.0660323
	minimum = 0.0607918 (at node 0)
	maximum = 0.0911878 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.17175 (23 samples)
	minimum = 6 (23 samples)
	maximum = 110.87 (23 samples)
Network latency average = 8.85386 (23 samples)
	minimum = 6 (23 samples)
	maximum = 106.652 (23 samples)
Flit latency average = 7.50524 (23 samples)
	minimum = 6 (23 samples)
	maximum = 102.957 (23 samples)
Fragmentation average = 0.0479433 (23 samples)
	minimum = 0 (23 samples)
	maximum = 60.5652 (23 samples)
Injected packet rate average = 0.0224749 (23 samples)
	minimum = 0.0177852 (23 samples)
	maximum = 0.0266774 (23 samples)
Accepted packet rate average = 0.0224749 (23 samples)
	minimum = 0.0177852 (23 samples)
	maximum = 0.0266774 (23 samples)
Injected flit rate average = 0.0619444 (23 samples)
	minimum = 0.0409822 (23 samples)
	maximum = 0.0821167 (23 samples)
Accepted flit rate average = 0.0619444 (23 samples)
	minimum = 0.0570297 (23 samples)
	maximum = 0.0855428 (23 samples)
Injected packet size average = 2.75616 (23 samples)
Accepted packet size average = 2.75616 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 31 sec (3571 sec)
gpgpu_simulation_rate = 185809 (inst/sec)
gpgpu_simulation_rate = 1824 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39166
gpu_sim_insn = 28848876
gpu_ipc =     736.5796
gpu_tot_sim_cycle = 6775509
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     102.1876
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 13109
partiton_reqs_in_parallel = 861652
partiton_reqs_in_parallel_total    = 30808153
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6742
partiton_reqs_in_parallel_util = 861652
partiton_reqs_in_parallel_util_total    = 30808153
gpu_sim_cycle_parition_util = 39166
gpu_tot_sim_cycle_parition_util    = 1403732
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9487
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.5424 GB/Sec
L2_BW_total  =      15.6203 GB/Sec
gpu_total_sim_rate=188144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13898290
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115847, 111322, 111525, 115585, 115858, 111356, 111545, 115589, 29017, 27864, 27945, 18067, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 191319
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 732
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:720491	W0_Idle:6651076	W0_Scoreboard:49288862	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1389 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 6775508 
mrq_lat_table:502335 	78014 	53337 	118667 	144526 	110877 	64231 	31027 	10769 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	699503 	399656 	1219 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	971668 	42956 	259 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631406 	119930 	1906 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1732 	177 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  7.971732  7.787112  8.366127  8.182704  7.344907  7.361949  8.001379  7.892517  8.088435  8.044655  7.737255  7.389513  8.810555  8.692924  7.862109  7.658013 
dram[1]:  8.301841  8.363412  7.513143  7.248071  6.890658  6.905319  9.108320  8.777610  8.553957  8.578644  7.348203  7.187879  7.845783  7.706509  7.764302  7.464246 
dram[2]:  8.357921  8.179882  8.417414  8.126081  7.211111  7.116228  8.180536  7.806191  8.530847  7.981208  7.749020  7.570881  8.835821  8.648074  7.143623  7.007360 
dram[3]:  8.501845  8.607721  7.460840  7.427119  7.087336  6.921109  9.222575  8.468613  7.772549  7.517067  7.353674  7.281135  8.150187  7.761621  7.768065  7.340308 
dram[4]:  8.480982  8.522811  8.123610  8.063804  7.205883  7.014317  8.338009  8.361463  8.178817  7.938585  8.032653  7.967611  8.533421  8.169385  7.018948  6.866117 
dram[5]:  8.007101  7.769231  7.830410  7.686567  7.190745  6.941176  9.133640  8.995461  7.552732  7.609475  7.720262  7.428931  8.716198  8.379665  7.533333  7.358720 
dram[6]:  8.553729  8.261294  8.174603  8.193391  7.155406  7.107383  8.364276  8.225450  8.198621  8.000000  7.718954  7.658885  7.717576  7.570749  7.286631  7.247872 
dram[7]:  7.987013  7.750287  7.617747  7.382580  7.548694  7.109620  9.218605  9.077863  7.037304  6.888103  7.887875  7.648546  8.546309  8.466755  7.568889  7.270010 
dram[8]:  8.403727  8.300613  8.297398  8.215951  6.943832  6.898250  8.202759  8.248266  8.021948  7.644444  7.746479  7.687420  7.988708  7.717576  7.570000  7.111691 
dram[9]:  7.934558  7.880274  7.830410  7.497200  7.805693  7.385246  8.653566  8.704246  7.213317  7.073761  7.908497  7.571965  8.639077  8.478029  7.286339  7.207568 
dram[10]:  8.713745  8.757921  8.095526  8.296159  6.872549  6.697452  8.861401  8.782866  7.980900  7.567917  7.453066  7.342787  7.959658  7.816327  7.509009  7.392461 
average row locality = 1117844/142995 = 7.817364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4536      4535      4510      4510      4318      4318      3953      3953      4025      4025      4023      4023      4399      4399      4541      4541 
dram[1]:      4534      4534      4438      4438      4391      4391      3954      3954      4025      4025      4034      4034      4400      4400      4542      4541 
dram[2]:      4608      4608      4438      4438      4390      4390      3952      3952      4026      4026      4032      4032      4400      4400      4481      4480 
dram[3]:      4608      4608      4437      4437      4392      4392      3953      3953      4026      4026      4021      4021      4400      4400      4481      4481 
dram[4]:      4608      4608      4436      4436      4330      4329      4025      4025      4026      4026      4020      4020      4399      4399      4484      4483 
dram[5]:      4534      4535      4499      4499      4331      4332      4026      4026      4024      4023      4022      4022      4399      4399      4483      4483 
dram[6]:      4534      4534      4499      4498      4314      4314      4027      4027      4024      4024      4021      4021      4327      4327      4557      4557 
dram[7]:      4533      4534      4500      4500      4316      4316      4026      4026      3976      3976      4094      4094      4327      4327      4556      4556 
dram[8]:      4533      4533      4500      4500      4289      4289      4027      4027      3976      3976      4094      4094      4327      4327      4557      4557 
dram[9]:      4607      4607      4499      4499      4291      4291      4025      4025      3978      3978      4094      4094      4327      4327      4483      4483 
dram[10]:      4606      4606      4499      4499      4293      4293      4026      4026      3978      3978      4047      4047      4399      4399      4484      4484 
total reads: 754964
bank skew: 4608/3952 = 1.17
chip skew: 68664/68605 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       1395      1326      1435      1242      1381      1077      1289      1226      1634      1472      1913      1444      1649      1323      1274      1220
dram[1]:       1394      1324      1417      1219      1377      1076      1288      1228      1634      1471      1891      1441      1648      1322      1274      1219
dram[2]:       1405      1336      1415      1221      1376      1076      1294      1231      1633      1472      1890      1442      1630      1322      1264      1209
dram[3]:       1403      1335      1425      1227      1376      1075      1292      1232      1635      1472      1880      1438      1631      1321      1263      1210
dram[4]:       1402      1334      1424      1228      1373      1085      1295      1230      1635      1472      1882      1439      1630      1322      1265      1208
dram[5]:       1408      1337      1429      1229      1373      1086      1295      1230      1635      1473      1887      1443      1630      1322      1264      1209
dram[6]:       1407      1339      1430      1229      1368      1080      1294      1230      1634      1472      1886      1444      1618      1330      1272      1216
dram[7]:       1406      1339      1429      1228      1367      1081      1325      1250      1626      1461      1895      1449      1618      1332      1272      1215
dram[8]:       1404      1340      1448      1229      1375      1078      1325      1251      1625      1461      1894      1448      1610      1322      1271      1216
dram[9]:       1411      1346      1448      1229      1373      1078      1320      1250      1626      1460      1895      1447      1608      1323      1260      1203
dram[10]:       1413      1346      1438      1229      1373      1077      1319      1251      1626      1462      1926      1437      1614      1314      1260      1205
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2249156 n_act=12806 n_pre=12790 n_req=101585 n_rd=274436 n_write=131904 bw_util=0.3031
n_activity=1384538 dram_eff=0.587
bk0: 18144a 2503546i bk1: 18140a 2512419i bk2: 18040a 2506256i bk3: 18040a 2512392i bk4: 17272a 2520576i bk5: 17272a 2521946i bk6: 15812a 2530641i bk7: 15812a 2534740i bk8: 16100a 2526027i bk9: 16100a 2526662i bk10: 16092a 2526147i bk11: 16092a 2530584i bk12: 17596a 2510608i bk13: 17596a 2516887i bk14: 18164a 2499896i bk15: 18164a 2504665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9a6df416c0 :  mf: uid=15424899, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6775505), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248536 n_act=13064 n_pre=13048 n_req=101611 n_rd=274540 n_write=131904 bw_util=0.3032
n_activity=1385140 dram_eff=0.5869
bk0: 18136a 2503367i bk1: 18136a 2512890i bk2: 17752a 2510935i bk3: 17752a 2514536i bk4: 17564a 2516384i bk5: 17564a 2517448i bk6: 15816a 2530376i bk7: 15816a 2534736i bk8: 16100a 2526429i bk9: 16100a 2528491i bk10: 16136a 2526644i bk11: 16136a 2531408i bk12: 17600a 2508227i bk13: 17600a 2512130i bk14: 18168a 2499273i bk15: 18164a 2504370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7465
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248716 n_act=12890 n_pre=12874 n_req=101653 n_rd=274612 n_write=132000 bw_util=0.3033
n_activity=1384103 dram_eff=0.5875
bk0: 18432a 2500180i bk1: 18432a 2504788i bk2: 17752a 2508794i bk3: 17752a 2515534i bk4: 17560a 2514951i bk5: 17560a 2517573i bk6: 15808a 2529973i bk7: 15808a 2533943i bk8: 16104a 2526824i bk9: 16104a 2528974i bk10: 16128a 2527388i bk11: 16128a 2533286i bk12: 17600a 2510594i bk13: 17600a 2516637i bk14: 17924a 2502145i bk15: 17920a 2505634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7f9a9422d340 :  mf: uid=15424900, sid21:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (6775508), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248414 n_act=13124 n_pre=13108 n_req=101612 n_rd=274542 n_write=131904 bw_util=0.3032
n_activity=1382863 dram_eff=0.5878
bk0: 18432a 2500545i bk1: 18432a 2508791i bk2: 17748a 2508985i bk3: 17748a 2513625i bk4: 17568a 2514491i bk5: 17566a 2517833i bk6: 15812a 2528297i bk7: 15812a 2532894i bk8: 16104a 2524579i bk9: 16104a 2525104i bk10: 16084a 2528147i bk11: 16084a 2532486i bk12: 17600a 2505464i bk13: 17600a 2512078i bk14: 17924a 2504503i bk15: 17924a 2506557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248694 n_act=12899 n_pre=12883 n_req=101654 n_rd=274616 n_write=132000 bw_util=0.3033
n_activity=1382574 dram_eff=0.5882
bk0: 18432a 2500436i bk1: 18432a 2508357i bk2: 17744a 2509379i bk3: 17744a 2515639i bk4: 17320a 2516196i bk5: 17316a 2520453i bk6: 16100a 2527168i bk7: 16100a 2531437i bk8: 16104a 2525072i bk9: 16104a 2529289i bk10: 16080a 2527207i bk11: 16080a 2534430i bk12: 17596a 2511092i bk13: 17596a 2515194i bk14: 17936a 2501043i bk15: 17932a 2505312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74088
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248654 n_act=13001 n_pre=12985 n_req=101613 n_rd=274548 n_write=131904 bw_util=0.3032
n_activity=1384934 dram_eff=0.587
bk0: 18136a 2503004i bk1: 18140a 2511062i bk2: 17996a 2509697i bk3: 17996a 2510052i bk4: 17324a 2519031i bk5: 17328a 2520861i bk6: 16104a 2526660i bk7: 16104a 2531613i bk8: 16096a 2525045i bk9: 16092a 2527061i bk10: 16088a 2528838i bk11: 16088a 2533256i bk12: 17596a 2510095i bk13: 17596a 2512155i bk14: 17932a 2505882i bk15: 17932a 2508268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248770 n_act=13007 n_pre=12991 n_req=101581 n_rd=274420 n_write=131904 bw_util=0.3031
n_activity=1381020 dram_eff=0.5884
bk0: 18136a 2503488i bk1: 18136a 2509292i bk2: 17996a 2508525i bk3: 17992a 2511714i bk4: 17256a 2518708i bk5: 17256a 2522993i bk6: 16108a 2526683i bk7: 16108a 2530579i bk8: 16096a 2523489i bk9: 16096a 2528173i bk10: 16084a 2525375i bk11: 16084a 2533122i bk12: 17308a 2510273i bk13: 17308a 2514405i bk14: 18228a 2497948i bk15: 18228a 2501842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75821
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248156 n_act=13114 n_pre=13098 n_req=101681 n_rd=274628 n_write=132096 bw_util=0.3034
n_activity=1381986 dram_eff=0.5886
bk0: 18132a 2504495i bk1: 18136a 2510021i bk2: 18000a 2507213i bk3: 18000a 2510588i bk4: 17264a 2519310i bk5: 17264a 2521555i bk6: 16104a 2527273i bk7: 16104a 2530161i bk8: 15904a 2524718i bk9: 15904a 2526711i bk10: 16376a 2522219i bk11: 16376a 2527527i bk12: 17308a 2511596i bk13: 17308a 2517601i bk14: 18224a 2501254i bk15: 18224a 2505228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248676 n_act=13052 n_pre=13036 n_req=101582 n_rd=274424 n_write=131904 bw_util=0.3031
n_activity=1385638 dram_eff=0.5865
bk0: 18132a 2503793i bk1: 18132a 2512558i bk2: 18000a 2509903i bk3: 18000a 2514228i bk4: 17156a 2522500i bk5: 17156a 2523254i bk6: 16108a 2523888i bk7: 16108a 2527763i bk8: 15904a 2526777i bk9: 15904a 2532154i bk10: 16376a 2525115i bk11: 16376a 2527024i bk12: 17308a 2511150i bk13: 17308a 2516777i bk14: 18228a 2497886i bk15: 18228a 2502639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73786
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248656 n_act=13058 n_pre=13042 n_req=101584 n_rd=274432 n_write=131904 bw_util=0.3031
n_activity=1383265 dram_eff=0.5875
bk0: 18428a 2500591i bk1: 18428a 2506602i bk2: 17996a 2505479i bk3: 17996a 2510762i bk4: 17164a 2521990i bk5: 17164a 2524646i bk6: 16100a 2527196i bk7: 16100a 2530788i bk8: 15912a 2526249i bk9: 15912a 2530198i bk10: 16376a 2524831i bk11: 16376a 2528305i bk12: 17308a 2512479i bk13: 17308a 2518484i bk14: 17932a 2502574i bk15: 17932a 2507539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2681092 n_nop=2248394 n_act=12981 n_pre=12965 n_req=101688 n_rd=274656 n_write=132096 bw_util=0.3034
n_activity=1384889 dram_eff=0.5874
bk0: 18424a 2499673i bk1: 18424a 2508251i bk2: 17996a 2510190i bk3: 17996a 2512217i bk4: 17172a 2521224i bk5: 17172a 2521779i bk6: 16104a 2526946i bk7: 16104a 2530243i bk8: 15912a 2526646i bk9: 15912a 2529871i bk10: 16188a 2526417i bk11: 16188a 2531121i bk12: 17596a 2507700i bk13: 17596a 2512605i bk14: 17936a 2503903i bk15: 17936a 2507995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74794

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34305, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34304, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 1
L2_cache_bank[2]: Access = 50740, Miss = 34318, Miss_rate = 0.676, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 34317, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 34327, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34326, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 34318, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34318, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34328, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 34326, Miss_rate = 0.676, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34318, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34319, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34303, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 34302, Miss_rate = 0.676, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34328, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34329, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 1
L2_cache_bank[16]: Access = 50752, Miss = 34303, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34303, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34304, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34304, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34332, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34332, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 754964
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18854
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.095

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52731
	minimum = 6
	maximum = 38
Network latency average = 8.40527
	minimum = 6
	maximum = 38
Slowest packet = 2142029
Flit latency average = 6.87124
	minimum = 6
	maximum = 34
Slowest flit = 5903969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237477
	minimum = 0.0187923 (at node 0)
	maximum = 0.0281884 (at node 19)
Accepted packet rate average = 0.0237477
	minimum = 0.0187923 (at node 0)
	maximum = 0.0281884 (at node 19)
Injected flit rate average = 0.0654523
	minimum = 0.043304 (at node 0)
	maximum = 0.0867611 (at node 42)
Accepted flit rate average= 0.0654523
	minimum = 0.0602579 (at node 0)
	maximum = 0.0903868 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.14489 (24 samples)
	minimum = 6 (24 samples)
	maximum = 107.833 (24 samples)
Network latency average = 8.83516 (24 samples)
	minimum = 6 (24 samples)
	maximum = 103.792 (24 samples)
Flit latency average = 7.47883 (24 samples)
	minimum = 6 (24 samples)
	maximum = 100.083 (24 samples)
Fragmentation average = 0.0459456 (24 samples)
	minimum = 0 (24 samples)
	maximum = 58.0417 (24 samples)
Injected packet rate average = 0.0225279 (24 samples)
	minimum = 0.0178271 (24 samples)
	maximum = 0.0267403 (24 samples)
Accepted packet rate average = 0.0225279 (24 samples)
	minimum = 0.0178271 (24 samples)
	maximum = 0.0267403 (24 samples)
Injected flit rate average = 0.0620906 (24 samples)
	minimum = 0.041079 (24 samples)
	maximum = 0.0823102 (24 samples)
Accepted flit rate average = 0.0620906 (24 samples)
	minimum = 0.0571642 (24 samples)
	maximum = 0.0857446 (24 samples)
Injected packet size average = 2.75616 (24 samples)
Accepted packet size average = 2.75616 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 20 sec (3680 sec)
gpgpu_simulation_rate = 188144 (inst/sec)
gpgpu_simulation_rate = 1841 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38831
gpu_sim_insn = 28848876
gpu_ipc =     742.9341
gpu_tot_sim_cycle = 7036490
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     102.4974
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 13497
partiton_reqs_in_parallel = 854282
partiton_reqs_in_parallel_total    = 31669805
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6222
partiton_reqs_in_parallel_util = 854282
partiton_reqs_in_parallel_util_total    = 31669805
gpu_sim_cycle_parition_util = 38831
gpu_tot_sim_cycle_parition_util    = 1442898
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9501
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.5133 GB/Sec
L2_BW_total  =      15.6674 GB/Sec
gpu_total_sim_rate=190748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477518
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120675, 115959, 116171, 120401, 120689, 115993, 116196, 120405, 33857, 32508, 32603, 22896, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 191347
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:750928	W0_Idle:6665949	W0_Scoreboard:50411590	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1342 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 7036489 
mrq_lat_table:524201 	82073 	55802 	123185 	149894 	115408 	66950 	32046 	10848 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	732636 	413005 	1241 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	1016007 	45114 	263 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	657578 	125062 	1986 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1808 	178 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.188153  8.001135  8.555692  8.371258  7.538286  7.555555  8.221467  8.111260  8.298927  8.254666  7.929215  7.578106  9.053263  8.934297  8.064994  7.858889 
dram[1]:  8.522370  8.584653  7.711387  7.426710  7.079748  7.094637  9.339506  9.005953  8.744350  8.769122  7.537241  7.375149  8.076010  7.934656  7.930493  7.629989 
dram[2]:  8.581645  8.401401  8.603773  8.311057  7.405049  7.308776  8.402778  8.023872  8.745763  8.190476  7.942085  7.762264  9.078772  8.888889  7.335797  7.197927 
dram[3]:  8.727273  8.834355  7.658454  7.607341  7.279396  7.110643  9.454687  8.693966  7.958869  7.701492  7.543558  7.470231  8.364083  7.971864  7.948513  7.502160 
dram[4]:  8.706167  8.748481  8.308627  8.248492  7.398883  7.204570  8.564918  8.588643  8.367568  8.125984  8.228915  8.163346  8.772903  8.404202  7.209544  7.054822 
dram[5]:  8.224037  7.983013  8.033448  7.887882  7.383501  7.130248  9.368580  9.229167  7.737500  7.794710  7.913771  7.619579  8.934297  8.595448  7.729700  7.520563 
dram[6]:  8.777086  8.481348  8.381468  8.380264  7.348165  7.299448  8.591413  8.450953  8.387534  8.166227  7.912484  7.851852  7.943847  7.794842  7.482613  7.443396 
dram[7]:  8.203725  7.963842  7.818182  7.563518  7.746776  7.301658  9.454268  9.312312  7.215640  7.064965  8.086008  7.844334  8.760211  8.680157  7.768053  7.450157 
dram[8]:  8.625459  8.521161  8.505494  8.402895  7.132753  7.086486  8.427989  8.474044  8.185484  7.807693  7.943254  7.883605  8.218789  7.943847  7.769146  7.305555 
dram[9]:  8.152888  8.097863  8.014959  7.679162  8.006105  7.580347  8.883954  8.935159  7.391990  7.251191  8.106821  7.766954  8.853529  8.691504  7.480086  7.400426 
dram[10]:  8.941615  8.986267  8.301550  8.504273  7.060280  6.882476  9.093842  9.014535  8.143048  7.729695  7.644883  7.533414  8.191566  8.046154  7.688053  7.587336 
average row locality = 1164468/145195 = 8.020028
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4725      4724      4694      4694      4491      4491      4126      4126      4191      4191      4185      4185      4591      4591      4733      4733 
dram[1]:      4723      4723      4619      4619      4567      4567      4127      4127      4191      4191      4197      4197      4592      4592      4734      4733 
dram[2]:      4800      4800      4619      4619      4566      4566      4125      4125      4192      4192      4195      4195      4592      4592      4670      4669 
dram[3]:      4800      4800      4618      4618      4568      4568      4126      4126      4192      4192      4184      4184      4592      4592      4670      4670 
dram[4]:      4800      4800      4617      4617      4504      4503      4201      4201      4192      4192      4183      4183      4591      4591      4673      4672 
dram[5]:      4723      4724      4682      4682      4505      4506      4202      4202      4190      4189      4185      4185      4591      4591      4672      4672 
dram[6]:      4723      4723      4682      4681      4488      4488      4203      4203      4190      4190      4184      4184      4516      4516      4749      4749 
dram[7]:      4722      4723      4683      4683      4490      4490      4202      4202      4140      4140      4260      4260      4516      4516      4748      4748 
dram[8]:      4722      4722      4683      4683      4462      4462      4203      4203      4140      4140      4260      4260      4516      4516      4749      4749 
dram[9]:      4799      4799      4682      4682      4464      4464      4201      4201      4141      4141      4260      4260      4516      4516      4672      4672 
dram[10]:      4798      4798      4682      4682      4466      4466      4202      4202      4141      4141      4211      4211      4591      4591      4673      4673 
total reads: 786468
bank skew: 4800/4125 = 1.16
chip skew: 71528/71469 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       1348      1282      1388      1203      1337      1045      1245      1184      1578      1422      1847      1395      1588      1276      1231      1179
dram[1]:       1348      1279      1371      1180      1334      1044      1244      1186      1578      1421      1825      1392      1588      1275      1231      1179
dram[2]:       1358      1291      1369      1182      1332      1044      1249      1189      1577      1422      1824      1393      1570      1275      1222      1169
dram[3]:       1356      1290      1379      1188      1332      1043      1248      1190      1579      1422      1815      1389      1572      1275      1220      1170
dram[4]:       1355      1290      1377      1189      1329      1053      1250      1188      1579      1422      1816      1391      1570      1275      1223      1168
dram[5]:       1361      1293      1383      1190      1330      1053      1251      1188      1579      1423      1821      1394      1570      1275      1221      1169
dram[6]:       1360      1294      1383      1190      1325      1047      1250      1188      1578      1422      1820      1395      1558      1283      1229      1176
dram[7]:       1359      1294      1382      1189      1323      1048      1279      1208      1570      1412      1828      1400      1559      1284      1229      1174
dram[8]:       1357      1295      1401      1190      1332      1046      1280      1208      1569      1412      1827      1399      1551      1275      1228      1176
dram[9]:       1364      1301      1401      1190      1330      1046      1274      1208      1571      1411      1828      1398      1549      1276      1218      1163
dram[10]:       1365      1301      1391      1190      1330      1044      1274      1208      1570      1412      1858      1389      1555      1268      1218      1165
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303926 n_act=13000 n_pre=12984 n_req=105821 n_rd=285884 n_write=137400 bw_util=0.3075
n_activity=1440371 dram_eff=0.5877
bk0: 18900a 2568897i bk1: 18896a 2578636i bk2: 18776a 2572156i bk3: 18776a 2578469i bk4: 17964a 2587128i bk5: 17964a 2588286i bk6: 16504a 2596745i bk7: 16504a 2601578i bk8: 16764a 2592578i bk9: 16764a 2592962i bk10: 16740a 2592531i bk11: 16740a 2597413i bk12: 18364a 2576352i bk13: 18364a 2582571i bk14: 18932a 2564785i bk15: 18932a 2570334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303278 n_act=13268 n_pre=13252 n_req=105849 n_rd=285996 n_write=137400 bw_util=0.3076
n_activity=1440775 dram_eff=0.5877
bk0: 18892a 2568779i bk1: 18892a 2578228i bk2: 18476a 2576781i bk3: 18476a 2580565i bk4: 18268a 2582769i bk5: 18268a 2583765i bk6: 16508a 2596997i bk7: 16508a 2601186i bk8: 16764a 2592835i bk9: 16764a 2595253i bk10: 16788a 2593059i bk11: 16788a 2597747i bk12: 18368a 2573605i bk13: 18368a 2577937i bk14: 18936a 2564117i bk15: 18932a 2569855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303478 n_act=13084 n_pre=13068 n_req=105891 n_rd=286068 n_write=137496 bw_util=0.3077
n_activity=1439596 dram_eff=0.5884
bk0: 19200a 2565489i bk1: 19200a 2570447i bk2: 18476a 2574893i bk3: 18476a 2581945i bk4: 18264a 2581044i bk5: 18264a 2583840i bk6: 16500a 2596040i bk7: 16500a 2600675i bk8: 16768a 2593271i bk9: 16768a 2595330i bk10: 16780a 2594062i bk11: 16780a 2600123i bk12: 18368a 2576094i bk13: 18368a 2582633i bk14: 18680a 2567623i bk15: 18676a 2571231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303150 n_act=13330 n_pre=13314 n_req=105850 n_rd=286000 n_write=137400 bw_util=0.3076
n_activity=1438901 dram_eff=0.5885
bk0: 19200a 2565537i bk1: 19200a 2574683i bk2: 18472a 2574903i bk3: 18472a 2580115i bk4: 18272a 2580834i bk5: 18272a 2584351i bk6: 16504a 2594964i bk7: 16504a 2599656i bk8: 16768a 2590573i bk9: 16768a 2591539i bk10: 16736a 2595053i bk11: 16736a 2598876i bk12: 18368a 2570324i bk13: 18368a 2577625i bk14: 18680a 2569894i bk15: 18680a 2572179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303432 n_act=13097 n_pre=13081 n_req=105896 n_rd=286080 n_write=137504 bw_util=0.3077
n_activity=1438197 dram_eff=0.589
bk0: 19200a 2565398i bk1: 19200a 2574014i bk2: 18468a 2575211i bk3: 18468a 2581914i bk4: 18016a 2582571i bk5: 18012a 2586877i bk6: 16804a 2593071i bk7: 16804a 2597708i bk8: 16768a 2591479i bk9: 16768a 2595753i bk10: 16732a 2593588i bk11: 16732a 2601215i bk12: 18364a 2576723i bk13: 18364a 2580999i bk14: 18692a 2566396i bk15: 18688a 2570852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303400 n_act=13203 n_pre=13187 n_req=105851 n_rd=286004 n_write=137400 bw_util=0.3076
n_activity=1441020 dram_eff=0.5876
bk0: 18892a 2568423i bk1: 18896a 2577224i bk2: 18728a 2575759i bk3: 18728a 2576135i bk4: 18020a 2585100i bk5: 18024a 2587375i bk6: 16808a 2592870i bk7: 16808a 2598181i bk8: 16760a 2591169i bk9: 16756a 2593633i bk10: 16740a 2595648i bk11: 16740a 2599771i bk12: 18364a 2575199i bk13: 18364a 2577991i bk14: 18688a 2571477i bk15: 18688a 2574096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74034
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303524 n_act=13205 n_pre=13189 n_req=105819 n_rd=285876 n_write=137400 bw_util=0.3075
n_activity=1436765 dram_eff=0.5892
bk0: 18892a 2568704i bk1: 18892a 2575052i bk2: 18728a 2574438i bk3: 18724a 2577808i bk4: 17952a 2585017i bk5: 17952a 2589026i bk6: 16812a 2592738i bk7: 16812a 2597203i bk8: 16760a 2589553i bk9: 16760a 2594781i bk10: 16736a 2591540i bk11: 16736a 2599873i bk12: 18064a 2576073i bk13: 18064a 2580388i bk14: 18996a 2563075i bk15: 18996a 2567054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2302886 n_act=13316 n_pre=13300 n_req=105923 n_rd=286092 n_write=137600 bw_util=0.3078
n_activity=1437958 dram_eff=0.5893
bk0: 18888a 2569772i bk1: 18892a 2575817i bk2: 18732a 2573122i bk3: 18732a 2576794i bk4: 17960a 2585476i bk5: 17960a 2588139i bk6: 16808a 2593541i bk7: 16808a 2596500i bk8: 16560a 2591131i bk9: 16560a 2593386i bk10: 17040a 2588940i bk11: 17040a 2593879i bk12: 18064a 2576846i bk13: 18064a 2583025i bk14: 18992a 2566454i bk15: 18992a 2570964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73955
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303426 n_act=13252 n_pre=13236 n_req=105820 n_rd=285880 n_write=137400 bw_util=0.3075
n_activity=1441582 dram_eff=0.5872
bk0: 18888a 2569243i bk1: 18888a 2578421i bk2: 18732a 2575809i bk3: 18732a 2580418i bk4: 17848a 2588798i bk5: 17848a 2589472i bk6: 16812a 2589763i bk7: 16812a 2594160i bk8: 16560a 2593297i bk9: 16560a 2599015i bk10: 17040a 2591818i bk11: 17040a 2593722i bk12: 18064a 2576607i bk13: 18064a 2582790i bk14: 18996a 2562801i bk15: 18996a 2568378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7435
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a6e586710 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7036489), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303412 n_act=13260 n_pre=13244 n_req=105820 n_rd=285878 n_write=137400 bw_util=0.3075
n_activity=1438965 dram_eff=0.5883
bk0: 19196a 2565914i bk1: 19196a 2572345i bk2: 18728a 2571280i bk3: 18726a 2577178i bk4: 17856a 2588247i bk5: 17856a 2591074i bk6: 16804a 2593182i bk7: 16804a 2597070i bk8: 16564a 2592475i bk9: 16564a 2596654i bk10: 17040a 2591082i bk11: 17040a 2595149i bk12: 18064a 2577813i bk13: 18064a 2584077i bk14: 18688a 2567916i bk15: 18688a 2573040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73719
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2753194 n_nop=2303136 n_act=13181 n_pre=13165 n_req=105928 n_rd=286112 n_write=137600 bw_util=0.3078
n_activity=1440992 dram_eff=0.5881
bk0: 19192a 2564892i bk1: 19192a 2573594i bk2: 18728a 2575754i bk3: 18728a 2578188i bk4: 17864a 2587768i bk5: 17864a 2588444i bk6: 16808a 2593481i bk7: 16808a 2596509i bk8: 16564a 2593286i bk9: 16564a 2596613i bk10: 16844a 2592785i bk11: 16844a 2597479i bk12: 18364a 2573295i bk13: 18364a 2578587i bk14: 18692a 2568808i bk15: 18692a 2573625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35736, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35735, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 1
L2_cache_bank[2]: Access = 52853, Miss = 35750, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35749, Miss_rate = 0.676, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35759, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35758, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35750, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35750, Miss_rate = 0.677, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35761, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35759, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35750, Miss_rate = 0.676, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35751, Miss_rate = 0.676, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35735, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35734, Miss_rate = 0.676, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35761, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35762, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 1
L2_cache_bank[16]: Access = 52866, Miss = 35735, Miss_rate = 0.676, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35735, Miss_rate = 0.676, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35735, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35735, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35764, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35764, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 786468
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18933
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.096

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59323
	minimum = 6
	maximum = 46
Network latency average = 8.46793
	minimum = 6
	maximum = 40
Slowest packet = 2234118
Flit latency average = 6.94626
	minimum = 6
	maximum = 36
Slowest flit = 6160578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239526
	minimum = 0.0189544 (at node 5)
	maximum = 0.0284316 (at node 0)
Accepted packet rate average = 0.0239526
	minimum = 0.0189544 (at node 5)
	maximum = 0.0284316 (at node 0)
Injected flit rate average = 0.066017
	minimum = 0.0436776 (at node 5)
	maximum = 0.0875097 (at node 42)
Accepted flit rate average= 0.066017
	minimum = 0.0607777 (at node 5)
	maximum = 0.0911666 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.12283 (25 samples)
	minimum = 6 (25 samples)
	maximum = 105.36 (25 samples)
Network latency average = 8.82048 (25 samples)
	minimum = 6 (25 samples)
	maximum = 101.24 (25 samples)
Flit latency average = 7.45752 (25 samples)
	minimum = 6 (25 samples)
	maximum = 97.52 (25 samples)
Fragmentation average = 0.0441078 (25 samples)
	minimum = 0 (25 samples)
	maximum = 55.72 (25 samples)
Injected packet rate average = 0.0225849 (25 samples)
	minimum = 0.0178722 (25 samples)
	maximum = 0.026808 (25 samples)
Accepted packet rate average = 0.0225849 (25 samples)
	minimum = 0.0178722 (25 samples)
	maximum = 0.026808 (25 samples)
Injected flit rate average = 0.0622476 (25 samples)
	minimum = 0.0411829 (25 samples)
	maximum = 0.0825182 (25 samples)
Accepted flit rate average = 0.0622476 (25 samples)
	minimum = 0.0573088 (25 samples)
	maximum = 0.0859615 (25 samples)
Injected packet size average = 2.75616 (25 samples)
Accepted packet size average = 2.75616 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 1 sec (3781 sec)
gpgpu_simulation_rate = 190748 (inst/sec)
gpgpu_simulation_rate = 1861 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39369
gpu_sim_insn = 28848876
gpu_ipc =     732.7816
gpu_tot_sim_cycle = 7298009
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     102.7775
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 13852
partiton_reqs_in_parallel = 866118
partiton_reqs_in_parallel_total    = 32524087
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5752
partiton_reqs_in_parallel_util = 866118
partiton_reqs_in_parallel_util_total    = 32524087
gpu_sim_cycle_parition_util = 39369
gpu_tot_sim_cycle_parition_util    = 1481729
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9514
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     111.9621 GB/Sec
L2_BW_total  =      15.7100 GB/Sec
gpu_total_sim_rate=193167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056746
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125502, 120598, 120818, 125218, 125516, 120636, 120843, 125215, 33857, 32508, 32603, 22896, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 191383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:780587	W0_Idle:6681195	W0_Scoreboard:51553315	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1300 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 7298008 
mrq_lat_table:542985 	84473 	57916 	128745 	156974 	121002 	70365 	33706 	10865 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	761087 	431042 	1257 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1060373 	47229 	284 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684100 	129873 	2037 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1884 	180 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.030668  7.790648  8.413873  8.242355  7.368703  7.352941  8.078406  7.915617  8.091708  8.011194  7.839853  7.474359  8.840852  8.796758  7.862032  7.689331 
dram[1]:  8.377143  8.473989  7.633440  7.349845  6.900883  6.928079  9.163265  8.754874  8.634048  8.657258  7.368119  7.235360  7.848721  7.703057  7.771670  7.478128 
dram[2]:  8.441939  8.237624  8.508961  8.214533  7.255934  7.167176  8.268421  7.874687  8.498681  7.972772  7.813869  7.628266  8.909091  8.732674  7.185075  6.989351 
dram[3]:  8.597015  8.676709  7.503688  7.472193  7.096872  6.942744  9.161808  8.539402  7.875306  7.596698  7.422274  7.370968  8.185615  7.770925  7.814935  7.383436 
dram[4]:  8.499433  8.518771  8.212226  8.155785  7.271865  7.062436  8.408616  8.364935  8.175127  7.933497  8.077021  7.996250  8.645833  8.280517  7.054688  6.872502 
dram[5]:  8.028478  7.807242  7.858071  7.757219  7.227225  6.979777  9.150568  9.047752  7.648456  7.702153  7.841912  7.510563  8.753101  8.398809  7.579224  7.400615 
dram[6]:  8.654073  8.358039  8.251422  8.231555  7.178311  7.104231  8.367533  8.218112  8.235294  8.070175  7.764563  7.764563  7.804299  7.682628  7.300693  7.264764 
dram[7]:  8.027382  7.789586  7.643836  7.394495  7.592062  7.135751  9.309249  9.124646  7.119101  6.917030  7.993902  7.711765  8.623750  8.548946  7.639751  7.357926 
dram[8]:  8.492468  8.356898  8.386127  8.271379  6.991812  6.935025  8.239130  8.218112  8.102302  7.708029  7.785036  7.766588  8.078454  7.804299  7.609278  7.166019 
dram[9]:  7.956429  7.922751  7.824164  7.516062  7.881199  7.451472  8.727642  8.751359  7.218679  7.089486  7.955097  7.622093  8.667086  8.559553  7.303337  7.215784 
dram[10]:  8.796710  8.776084  8.195480  8.384971  6.911021  6.720747  8.897790  8.824657  8.022785  7.599520  7.450346  7.382151  7.971751  7.873884  7.540710  7.401639 
average row locality = 1211092/154001 = 7.864182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4914      4913      4886      4886      4678      4678      4283      4283      4361      4361      4359      4359      4767      4767      4920      4920 
dram[1]:      4912      4912      4808      4808      4757      4757      4284      4284      4361      4361      4371      4371      4768      4768      4921      4920 
dram[2]:      4992      4992      4808      4808      4756      4756      4282      4282      4362      4362      4369      4369      4768      4768      4855      4854 
dram[3]:      4992      4992      4807      4807      4758      4758      4283      4283      4362      4362      4357      4357      4768      4768      4855      4855 
dram[4]:      4992      4992      4806      4806      4691      4690      4361      4361      4362      4362      4356      4356      4767      4767      4858      4857 
dram[5]:      4912      4913      4874      4874      4692      4693      4362      4362      4360      4359      4358      4358      4767      4767      4857      4857 
dram[6]:      4912      4912      4874      4873      4674      4674      4363      4363      4360      4360      4357      4357      4689      4689      4937      4937 
dram[7]:      4911      4912      4875      4875      4676      4676      4362      4362      4308      4308      4436      4436      4689      4689      4936      4936 
dram[8]:      4911      4911      4875      4875      4647      4647      4363      4363      4308      4308      4436      4436      4689      4689      4937      4937 
dram[9]:      4991      4991      4874      4874      4649      4649      4361      4361      4310      4310      4436      4436      4689      4689      4857      4857 
dram[10]:      4990      4990      4874      4874      4651      4651      4362      4362      4310      4310      4385      4385      4767      4767      4858      4858 
total reads: 817972
bank skew: 4992/4282 = 1.17
chip skew: 74394/74331 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       1305      1241      1342      1164      1292      1011      1207      1148      1525      1376      1783      1349      1539      1238      1194      1143
dram[1]:       1305      1239      1325      1142      1288      1010      1206      1150      1525      1375      1763      1346      1539      1237      1193      1142
dram[2]:       1314      1250      1324      1144      1287      1010      1211      1153      1524      1376      1762      1348      1522      1237      1184      1133
dram[3]:       1313      1249      1333      1149      1287      1009      1209      1154      1527      1376      1753      1344      1523      1237      1183      1134
dram[4]:       1312      1249      1332      1150      1284      1019      1212      1152      1526      1376      1754      1345      1522      1237      1185      1132
dram[5]:       1317      1251      1337      1152      1285      1019      1213      1152      1526      1377      1759      1349      1522      1237      1183      1133
dram[6]:       1316      1253      1337      1152      1280      1014      1212      1152      1525      1375      1758      1350      1511      1245      1191      1140
dram[7]:       1316      1253      1336      1151      1279      1014      1240      1171      1518      1365      1766      1354      1511      1246      1191      1138
dram[8]:       1313      1254      1354      1151      1286      1012      1240      1171      1517      1366      1765      1353      1504      1237      1190      1139
dram[9]:       1320      1259      1354      1151      1285      1012      1235      1171      1518      1364      1766      1352      1501      1238      1181      1127
dram[10]:       1321      1259      1344      1152      1285      1011      1234      1171      1518      1366      1795      1343      1507      1230      1180      1129
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2358455 n_act=13810 n_pre=13794 n_req=110059 n_rd=297340 n_write=142896 bw_util=0.3115
n_activity=1499484 dram_eff=0.5872
bk0: 19656a 2634790i bk1: 19652a 2644650i bk2: 19544a 2638084i bk3: 19544a 2644442i bk4: 18712a 2653175i bk5: 18712a 2654448i bk6: 17132a 2663756i bk7: 17132a 2668398i bk8: 17444a 2659102i bk9: 17444a 2659570i bk10: 17436a 2658956i bk11: 17436a 2664041i bk12: 19068a 2642407i bk13: 19068a 2649244i bk14: 19680a 2630067i bk15: 19680a 2636061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80445
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357815 n_act=14074 n_pre=14058 n_req=110087 n_rd=297452 n_write=142896 bw_util=0.3116
n_activity=1499922 dram_eff=0.5872
bk0: 19648a 2633983i bk1: 19648a 2644382i bk2: 19232a 2642660i bk3: 19232a 2646660i bk4: 19028a 2648463i bk5: 19028a 2649623i bk6: 17136a 2664040i bk7: 17136a 2668122i bk8: 17444a 2659984i bk9: 17444a 2662043i bk10: 17484a 2659524i bk11: 17484a 2664548i bk12: 19072a 2639636i bk13: 19072a 2643951i bk14: 19684a 2629505i bk15: 19680a 2635502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2358027 n_act=13876 n_pre=13860 n_req=110133 n_rd=297532 n_write=143000 bw_util=0.3117
n_activity=1498341 dram_eff=0.588
bk0: 19968a 2631025i bk1: 19968a 2636008i bk2: 19232a 2640677i bk3: 19232a 2647601i bk4: 19024a 2646764i bk5: 19024a 2649881i bk6: 17128a 2663061i bk7: 17128a 2668136i bk8: 17448a 2659901i bk9: 17448a 2662178i bk10: 17476a 2660054i bk11: 17476a 2666574i bk12: 19072a 2642198i bk13: 19072a 2649650i bk14: 19420a 2633075i bk15: 19416a 2636726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357699 n_act=14130 n_pre=14114 n_req=110088 n_rd=297456 n_write=142896 bw_util=0.3116
n_activity=1497270 dram_eff=0.5882
bk0: 19968a 2631115i bk1: 19968a 2641023i bk2: 19228a 2640603i bk3: 19228a 2645837i bk4: 19032a 2646590i bk5: 19032a 2650283i bk6: 17132a 2661675i bk7: 17132a 2666775i bk8: 17448a 2657263i bk9: 17448a 2658250i bk10: 17428a 2661532i bk11: 17428a 2665477i bk12: 19072a 2636578i bk13: 19072a 2643920i bk14: 19420a 2635348i bk15: 19420a 2638159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77719
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a6eada700 :  mf: uid=16710187, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7298006), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357981 n_act=13897 n_pre=13881 n_req=110134 n_rd=297536 n_write=143000 bw_util=0.3117
n_activity=1496994 dram_eff=0.5886
bk0: 19968a 2630562i bk1: 19968a 2639744i bk2: 19224a 2640738i bk3: 19224a 2647867i bk4: 18764a 2648676i bk5: 18760a 2653019i bk6: 17444a 2660154i bk7: 17444a 2664482i bk8: 17448a 2658478i bk9: 17448a 2662551i bk10: 17424a 2660073i bk11: 17424a 2667813i bk12: 19068a 2643162i bk13: 19068a 2647779i bk14: 19432a 2631748i bk15: 19428a 2636806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357973 n_act=13991 n_pre=13975 n_req=110089 n_rd=297460 n_write=142896 bw_util=0.3116
n_activity=1499795 dram_eff=0.5872
bk0: 19648a 2633628i bk1: 19652a 2642893i bk2: 19496a 2641195i bk3: 19496a 2641672i bk4: 18768a 2650898i bk5: 18772a 2653098i bk6: 17448a 2659943i bk7: 17448a 2665154i bk8: 17440a 2658090i bk9: 17436a 2660471i bk10: 17432a 2662606i bk11: 17432a 2667195i bk12: 19068a 2641440i bk13: 19068a 2644822i bk14: 19428a 2637426i bk15: 19428a 2639744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f9a6ebc8e60 :  mf: uid=16710186, sid07:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (7298003), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2358085 n_act=14003 n_pre=13987 n_req=110055 n_rd=297324 n_write=142896 bw_util=0.3115
n_activity=1495563 dram_eff=0.5887
bk0: 19648a 2634185i bk1: 19648a 2640854i bk2: 19496a 2639809i bk3: 19492a 2643418i bk4: 18696a 2650941i bk5: 18696a 2655288i bk6: 17452a 2659436i bk7: 17452a 2664036i bk8: 17440a 2656337i bk9: 17440a 2661571i bk10: 17428a 2658003i bk11: 17428a 2666839i bk12: 18756a 2642569i bk13: 18756a 2646713i bk14: 19748a 2628202i bk15: 19748a 2632964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357447 n_act=14106 n_pre=14090 n_req=110163 n_rd=297548 n_write=143104 bw_util=0.3118
n_activity=1496874 dram_eff=0.5888
bk0: 19644a 2635401i bk1: 19648a 2641927i bk2: 19500a 2638546i bk3: 19500a 2642258i bk4: 18704a 2650840i bk5: 18704a 2654001i bk6: 17448a 2660402i bk7: 17448a 2663574i bk8: 17232a 2657868i bk9: 17232a 2660016i bk10: 17744a 2655592i bk11: 17744a 2660394i bk12: 18756a 2643268i bk13: 18756a 2649933i bk14: 19744a 2632119i bk15: 19744a 2636825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a6ed4d820 :  mf: uid=16710188, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7298008), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2358013 n_act=14038 n_pre=14022 n_req=110056 n_rd=297326 n_write=142896 bw_util=0.3115
n_activity=1500441 dram_eff=0.5868
bk0: 19644a 2634927i bk1: 19644a 2644573i bk2: 19500a 2641172i bk3: 19500a 2646073i bk4: 18588a 2654710i bk5: 18586a 2655599i bk6: 17452a 2656359i bk7: 17452a 2660974i bk8: 17232a 2659692i bk9: 17232a 2665616i bk10: 17744a 2658122i bk11: 17744a 2660370i bk12: 18756a 2642867i bk13: 18756a 2649374i bk14: 19748a 2628357i bk15: 19748a 2634089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7638
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357911 n_act=14084 n_pre=14068 n_req=110058 n_rd=297336 n_write=142896 bw_util=0.3115
n_activity=1498393 dram_eff=0.5876
bk0: 19964a 2631804i bk1: 19964a 2638157i bk2: 19496a 2636855i bk3: 19496a 2642712i bk4: 18596a 2654233i bk5: 18596a 2657110i bk6: 17444a 2660103i bk7: 17444a 2664139i bk8: 17240a 2659240i bk9: 17240a 2663497i bk10: 17744a 2657702i bk11: 17744a 2661807i bk12: 18756a 2643825i bk13: 18756a 2650762i bk14: 19428a 2633084i bk15: 19428a 2638755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75531
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2826295 n_nop=2357645 n_act=13993 n_pre=13977 n_req=110170 n_rd=297576 n_write=143104 bw_util=0.3118
n_activity=1500084 dram_eff=0.5875
bk0: 19960a 2630732i bk1: 19960a 2639365i bk2: 19496a 2641729i bk3: 19496a 2644170i bk4: 18604a 2653789i bk5: 18604a 2654441i bk6: 17448a 2660257i bk7: 17448a 2663218i bk8: 17240a 2660050i bk9: 17240a 2663484i bk10: 17540a 2658836i bk11: 17540a 2663919i bk12: 19068a 2639581i bk13: 19068a 2645000i bk14: 19432a 2634641i bk15: 19432a 2639538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37168, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 37167, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 1
L2_cache_bank[2]: Access = 54966, Miss = 37182, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 37181, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 37192, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 37191, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 37182, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 37182, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 37193, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 37191, Miss_rate = 0.676, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 37182, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 37183, Miss_rate = 0.676, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 37166, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 37165, Miss_rate = 0.676, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 37193, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37194, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 1
L2_cache_bank[16]: Access = 54979, Miss = 37166, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 37166, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 37167, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37167, Miss_rate = 0.676, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 37197, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 37197, Miss_rate = 0.676, Pending_hits = 1450, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 817972
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 19058
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53648
	minimum = 6
	maximum = 42
Network latency average = 8.4106
	minimum = 6
	maximum = 40
Slowest packet = 2326997
Flit latency average = 6.87133
	minimum = 6
	maximum = 36
Slowest flit = 6487048
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236253
	minimum = 0.0186954 (at node 0)
	maximum = 0.0280431 (at node 7)
Accepted packet rate average = 0.0236253
	minimum = 0.0186954 (at node 0)
	maximum = 0.0280431 (at node 7)
Injected flit rate average = 0.0651148
	minimum = 0.0430807 (at node 0)
	maximum = 0.0863138 (at node 42)
Accepted flit rate average= 0.0651148
	minimum = 0.0599472 (at node 0)
	maximum = 0.0899207 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.10028 (26 samples)
	minimum = 6 (26 samples)
	maximum = 102.923 (26 samples)
Network latency average = 8.80471 (26 samples)
	minimum = 6 (26 samples)
	maximum = 98.8846 (26 samples)
Flit latency average = 7.43498 (26 samples)
	minimum = 6 (26 samples)
	maximum = 95.1538 (26 samples)
Fragmentation average = 0.0424114 (26 samples)
	minimum = 0 (26 samples)
	maximum = 53.5769 (26 samples)
Injected packet rate average = 0.0226249 (26 samples)
	minimum = 0.0179039 (26 samples)
	maximum = 0.0268555 (26 samples)
Accepted packet rate average = 0.0226249 (26 samples)
	minimum = 0.0179039 (26 samples)
	maximum = 0.0268555 (26 samples)
Injected flit rate average = 0.0623579 (26 samples)
	minimum = 0.0412559 (26 samples)
	maximum = 0.0826641 (26 samples)
Accepted flit rate average = 0.0623579 (26 samples)
	minimum = 0.0574102 (26 samples)
	maximum = 0.0861138 (26 samples)
Injected packet size average = 2.75616 (26 samples)
Accepted packet size average = 2.75616 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 43 sec (3883 sec)
gpgpu_simulation_rate = 193167 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38792
gpu_sim_insn = 28848876
gpu_ipc =     743.6811
gpu_tot_sim_cycle = 7558951
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     103.0460
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 14333
partiton_reqs_in_parallel = 853424
partiton_reqs_in_parallel_total    = 33390205
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5302
partiton_reqs_in_parallel_util = 853424
partiton_reqs_in_parallel_util_total    = 33390205
gpu_sim_cycle_parition_util = 38792
gpu_tot_sim_cycle_parition_util    = 1521098
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9526
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.6274 GB/Sec
L2_BW_total  =      15.7508 GB/Sec
gpu_total_sim_rate=195610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15635974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130329, 125243, 125465, 130033, 130343, 125277, 125490, 130032, 33857, 32508, 32603, 22896, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 191411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:811086	W0_Idle:6696254	W0_Scoreboard:52677552	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1260 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 7558950 
mrq_lat_table:564213 	88489 	60449 	133103 	162440 	125664 	73334 	35009 	10954 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	793859 	444742 	1289 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1104521 	49563 	303 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	710368 	134898 	2128 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1959 	182 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.231351  7.988458  8.589306  8.416945  7.547669  7.531713  8.282637  8.118012  8.286245  8.204908  8.018072  7.649426  9.065433  9.020885  8.049526  7.859054 
dram[1]:  8.581737  8.679589  7.801478  7.515768  7.075728  7.103314  9.377332  8.965707  8.810277  8.833553  7.542986  7.408889  8.061471  7.913793  7.925311  7.631369 
dram[2]:  8.649611  8.442997  8.681551  8.385925  7.435714  7.345766  8.474709  8.076638  8.697009  8.166057  7.992806  7.805621  9.134328  8.956098  7.348678  7.165234 
dram[3]:  8.806342  8.886857  7.670820  7.639090  7.274451  7.118164  9.375896  8.748326  8.048135  7.767712  7.598398  7.546591  8.383562  7.965293  7.998934  7.533133 
dram[4]:  8.707726  8.727273  8.383655  8.308211  7.451042  7.238866  8.619047  8.574904  8.349563  8.106667  8.258706  8.177340  8.868358  8.498842  7.231214  7.046948 
dram[5]:  8.229189  8.005258  8.028815  7.927292  7.405797  7.155000  9.367832  9.264177  7.819883  7.873970  8.021739  7.687500  8.954878  8.598361  7.761117  7.550302 
dram[6]:  8.861466  8.562429  8.443322  8.404469  7.356701  7.281632  8.577465  8.426415  8.410063  8.244143  7.943780  7.943780  8.014509  7.891209  7.481951  7.445631 
dram[7]:  8.228108  7.987408  7.813084  7.561809  7.775599  7.313525  9.527739  9.341702  7.284607  7.080732  8.177885  7.893271  8.821867  8.746651  7.824490  7.539823 
dram[8]:  8.698286  8.561305  8.579247  8.444445  7.167004  7.109438  8.447667  8.426415  8.253450  7.859020  7.967213  7.948598  8.292148  8.014509  7.793699  7.345786 
dram[9]:  8.158447  8.124347  7.994687  7.684372  8.067198  7.632543  8.941255  8.965194  7.383838  7.253583  8.138756  7.802752  8.865432  8.757318  7.482553  7.394089 
dram[10]:  9.008111  8.987284  8.386845  8.578107  7.085000  6.892024  9.112926  9.039136  8.193027  7.749116  7.627563  7.558691  8.186176  8.087005  7.706366  7.566532 
average row locality = 1257716/156211 = 8.051392
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5103      5102      5070      5070      4851      4851      4456      4456      4527      4527      4521      4521      4959      4959      5112      5112 
dram[1]:      5101      5101      4989      4989      4933      4933      4457      4457      4527      4527      4534      4534      4960      4960      5113      5112 
dram[2]:      5184      5184      4989      4989      4932      4932      4455      4455      4528      4528      4532      4532      4960      4960      5044      5043 
dram[3]:      5184      5184      4988      4988      4934      4934      4456      4456      4528      4528      4520      4520      4960      4960      5044      5044 
dram[4]:      5184      5184      4987      4987      4865      4864      4537      4537      4528      4528      4519      4519      4959      4959      5047      5046 
dram[5]:      5101      5102      5057      5057      4866      4867      4538      4538      4526      4525      4521      4521      4959      4959      5046      5046 
dram[6]:      5101      5101      5057      5056      4848      4848      4539      4539      4526      4526      4520      4520      4878      4878      5129      5129 
dram[7]:      5100      5101      5058      5058      4850      4850      4538      4538      4472      4472      4602      4602      4878      4878      5128      5128 
dram[8]:      5100      5100      5058      5058      4820      4820      4539      4539      4472      4472      4602      4602      4878      4878      5129      5129 
dram[9]:      5183      5183      5057      5057      4822      4822      4537      4537      4473      4473      4602      4602      4878      4878      5046      5046 
dram[10]:      5182      5182      5057      5057      4824      4824      4538      4538      4473      4473      4549      4549      4959      4959      5047      5047 
total reads: 849476
bank skew: 5184/4455 = 1.16
chip skew: 77258/77195 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       1265      1203      1302      1130      1254       984      1169      1113      1477      1333      1726      1308      1487      1198      1157      1108
dram[1]:       1265      1201      1286      1109      1251       983      1168      1115      1477      1332      1706      1305      1487      1197      1156      1108
dram[2]:       1274      1212      1284      1111      1250       983      1173      1117      1476      1333      1705      1306      1471      1197      1148      1099
dram[3]:       1272      1211      1293      1116      1250       981      1172      1119      1479      1333      1696      1302      1472      1197      1146      1099
dram[4]:       1272      1211      1292      1117      1247       991      1174      1116      1478      1333      1698      1304      1471      1197      1149      1098
dram[5]:       1277      1213      1297      1118      1247       991      1175      1116      1478      1334      1702      1307      1471      1197      1147      1099
dram[6]:       1276      1214      1298      1118      1243       986      1174      1116      1477      1332      1702      1308      1460      1204      1154      1105
dram[7]:       1275      1215      1297      1118      1242       986      1201      1135      1470      1323      1709      1312      1460      1206      1155      1104
dram[8]:       1273      1215      1314      1118      1249       984      1201      1135      1469      1324      1708      1312      1453      1197      1154      1105
dram[9]:       1279      1221      1314      1118      1247       984      1196      1135      1471      1322      1709      1311      1451      1198      1145      1093
dram[10]:       1281      1221      1304      1118      1247       983      1196      1135      1470      1324      1737      1302      1456      1191      1144      1095
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2413149 n_act=14006 n_pre=13990 n_req=114295 n_rd=308788 n_write=148392 bw_util=0.3155
n_activity=1555040 dram_eff=0.588
bk0: 20412a 2700070i bk1: 20408a 2710530i bk2: 20280a 2704031i bk3: 20280a 2710513i bk4: 19404a 2719565i bk5: 19404a 2720477i bk6: 17824a 2729595i bk7: 17824a 2735079i bk8: 18108a 2725466i bk9: 18108a 2725812i bk10: 18084a 2725396i bk11: 18084a 2730981i bk12: 19836a 2707412i bk13: 19836a 2714826i bk14: 20448a 2695080i bk15: 20448a 2700837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412481 n_act=14280 n_pre=14264 n_req=114325 n_rd=308908 n_write=148392 bw_util=0.3156
n_activity=1555497 dram_eff=0.588
bk0: 20404a 2699177i bk1: 20404a 2709868i bk2: 19956a 2708596i bk3: 19956a 2712613i bk4: 19732a 2714721i bk5: 19732a 2716031i bk6: 17828a 2730550i bk7: 17828a 2734998i bk8: 18108a 2726010i bk9: 18108a 2728291i bk10: 18136a 2725866i bk11: 18136a 2731328i bk12: 19840a 2704635i bk13: 19840a 2709084i bk14: 20452a 2694481i bk15: 20448a 2700581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412713 n_act=14072 n_pre=14056 n_req=114371 n_rd=308988 n_write=148496 bw_util=0.3157
n_activity=1553817 dram_eff=0.5889
bk0: 20736a 2696235i bk1: 20736a 2701726i bk2: 19956a 2706617i bk3: 19956a 2713818i bk4: 19728a 2712862i bk5: 19728a 2716096i bk6: 17820a 2728902i bk7: 17820a 2734645i bk8: 18112a 2726307i bk9: 18112a 2728683i bk10: 18128a 2726490i bk11: 18128a 2733227i bk12: 19840a 2707677i bk13: 19840a 2715384i bk14: 20176a 2698337i bk15: 20172a 2701537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412365 n_act=14336 n_pre=14320 n_req=114326 n_rd=308912 n_write=148392 bw_util=0.3156
n_activity=1552886 dram_eff=0.589
bk0: 20736a 2696484i bk1: 20736a 2706853i bk2: 19952a 2706636i bk3: 19952a 2711685i bk4: 19736a 2712747i bk5: 19736a 2716429i bk6: 17824a 2727964i bk7: 17824a 2733080i bk8: 18112a 2723557i bk9: 18112a 2724664i bk10: 18080a 2727767i bk11: 18080a 2732413i bk12: 19840a 2702229i bk13: 19840a 2709597i bk14: 20176a 2700350i bk15: 20176a 2703626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78417
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412643 n_act=14097 n_pre=14081 n_req=114376 n_rd=309000 n_write=148504 bw_util=0.3157
n_activity=1552889 dram_eff=0.5892
bk0: 20736a 2695802i bk1: 20736a 2705780i bk2: 19948a 2706776i bk3: 19948a 2713879i bk4: 19460a 2714682i bk5: 19456a 2719314i bk6: 18148a 2725895i bk7: 18148a 2731098i bk8: 18112a 2724452i bk9: 18112a 2728956i bk10: 18076a 2726664i bk11: 18076a 2734746i bk12: 19836a 2708284i bk13: 19836a 2713342i bk14: 20188a 2696672i bk15: 20184a 2702036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412639 n_act=14197 n_pre=14181 n_req=114327 n_rd=308916 n_write=148392 bw_util=0.3156
n_activity=1555415 dram_eff=0.588
bk0: 20404a 2699020i bk1: 20408a 2709073i bk2: 20228a 2706857i bk3: 20228a 2707470i bk4: 19464a 2717584i bk5: 19468a 2719775i bk6: 18152a 2725886i bk7: 18152a 2731903i bk8: 18104a 2724106i bk9: 18100a 2726644i bk10: 18084a 2728991i bk11: 18084a 2733736i bk12: 19836a 2706620i bk13: 19836a 2709910i bk14: 20184a 2702489i bk15: 20184a 2705482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7685
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412771 n_act=14199 n_pre=14183 n_req=114293 n_rd=308780 n_write=148392 bw_util=0.3155
n_activity=1550895 dram_eff=0.5896
bk0: 20404a 2699203i bk1: 20404a 2706709i bk2: 20228a 2705366i bk3: 20224a 2709353i bk4: 19392a 2717593i bk5: 19392a 2721704i bk6: 18156a 2725121i bk7: 18156a 2730388i bk8: 18104a 2722491i bk9: 18104a 2727932i bk10: 18080a 2724207i bk11: 18080a 2733782i bk12: 19512a 2707912i bk13: 19512a 2712418i bk14: 20516a 2693001i bk15: 20516a 2697601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412105 n_act=14308 n_pre=14292 n_req=114405 n_rd=309012 n_write=148608 bw_util=0.3158
n_activity=1552577 dram_eff=0.5895
bk0: 20400a 2700688i bk1: 20404a 2707844i bk2: 20232a 2704299i bk3: 20232a 2708290i bk4: 19400a 2717103i bk5: 19400a 2720469i bk6: 18152a 2726647i bk7: 18152a 2730282i bk8: 17888a 2724018i bk9: 17888a 2726349i bk10: 18408a 2721500i bk11: 18408a 2726906i bk12: 19512a 2708629i bk13: 19512a 2715804i bk14: 20512a 2697200i bk15: 20512a 2702168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76855
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412689 n_act=14238 n_pre=14222 n_req=114294 n_rd=308784 n_write=148392 bw_util=0.3155
n_activity=1555571 dram_eff=0.5878
bk0: 20400a 2700057i bk1: 20400a 2710202i bk2: 20232a 2706763i bk3: 20232a 2711458i bk4: 19280a 2721062i bk5: 19280a 2722272i bk6: 18156a 2722338i bk7: 18156a 2726831i bk8: 17888a 2725721i bk9: 17888a 2731948i bk10: 18408a 2724369i bk11: 18408a 2726872i bk12: 19512a 2708025i bk13: 19512a 2715315i bk14: 20516a 2692954i bk15: 20516a 2699408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77324
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a95be43b0 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7558950), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412594 n_act=14286 n_pre=14270 n_req=114294 n_rd=308783 n_write=148392 bw_util=0.3155
n_activity=1553833 dram_eff=0.5884
bk0: 20732a 2697111i bk1: 20732a 2703566i bk2: 20228a 2702490i bk3: 20227a 2708698i bk4: 19288a 2720676i bk5: 19288a 2723428i bk6: 18148a 2725756i bk7: 18148a 2730628i bk8: 17892a 2725323i bk9: 17892a 2730440i bk10: 18408a 2723681i bk11: 18408a 2728019i bk12: 19512a 2709314i bk13: 19512a 2716228i bk14: 20184a 2698415i bk15: 20184a 2704101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2898325 n_nop=2412315 n_act=14193 n_pre=14177 n_req=114410 n_rd=309032 n_write=148608 bw_util=0.3158
n_activity=1555932 dram_eff=0.5883
bk0: 20728a 2695783i bk1: 20728a 2704654i bk2: 20228a 2707452i bk3: 20228a 2710125i bk4: 19296a 2719867i bk5: 19296a 2720770i bk6: 18152a 2726439i bk7: 18152a 2729481i bk8: 17892a 2726620i bk9: 17892a 2730244i bk10: 18196a 2725175i bk11: 18196a 2730656i bk12: 19836a 2705075i bk13: 19836a 2710605i bk14: 20188a 2700290i bk15: 20188a 2704903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38599, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38598, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 1
L2_cache_bank[2]: Access = 57079, Miss = 38614, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38613, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38624, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38623, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38614, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38614, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38626, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38624, Miss_rate = 0.676, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38614, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38615, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38598, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38597, Miss_rate = 0.676, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38626, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38627, Miss_rate = 0.676, Pending_hits = 1483, Reservation_fails = 1
L2_cache_bank[16]: Access = 57093, Miss = 38598, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38598, Miss_rate = 0.676, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38598, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38598, Miss_rate = 0.676, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38629, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38629, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 849476
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 19131
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 387329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 441218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.099

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59431
	minimum = 6
	maximum = 50
Network latency average = 8.46514
	minimum = 6
	maximum = 49
Slowest packet = 2420099
Flit latency average = 6.94756
	minimum = 6
	maximum = 45
Slowest flit = 6673841
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239767
	minimum = 0.0189735 (at node 0)
	maximum = 0.0284602 (at node 15)
Accepted packet rate average = 0.0239767
	minimum = 0.0189735 (at node 0)
	maximum = 0.0284602 (at node 15)
Injected flit rate average = 0.0660834
	minimum = 0.0437215 (at node 0)
	maximum = 0.0875976 (at node 42)
Accepted flit rate average= 0.0660834
	minimum = 0.0608389 (at node 0)
	maximum = 0.0912583 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.08154 (27 samples)
	minimum = 6 (27 samples)
	maximum = 100.963 (27 samples)
Network latency average = 8.79213 (27 samples)
	minimum = 6 (27 samples)
	maximum = 97.037 (27 samples)
Flit latency average = 7.41693 (27 samples)
	minimum = 6 (27 samples)
	maximum = 93.2963 (27 samples)
Fragmentation average = 0.0408406 (27 samples)
	minimum = 0 (27 samples)
	maximum = 51.5926 (27 samples)
Injected packet rate average = 0.022675 (27 samples)
	minimum = 0.0179435 (27 samples)
	maximum = 0.0269149 (27 samples)
Accepted packet rate average = 0.022675 (27 samples)
	minimum = 0.0179435 (27 samples)
	maximum = 0.0269149 (27 samples)
Injected flit rate average = 0.0624959 (27 samples)
	minimum = 0.0413472 (27 samples)
	maximum = 0.0828469 (27 samples)
Accepted flit rate average = 0.0624959 (27 samples)
	minimum = 0.0575372 (27 samples)
	maximum = 0.0863043 (27 samples)
Injected packet size average = 2.75616 (27 samples)
Accepted packet size average = 2.75616 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 23 sec (3983 sec)
gpgpu_simulation_rate = 195561 (inst/sec)
gpgpu_simulation_rate = 1897 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 38989
gpu_sim_insn = 28848876
gpu_ipc =     739.9235
gpu_tot_sim_cycle = 7820090
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     103.2940
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 14728
partiton_reqs_in_parallel = 857758
partiton_reqs_in_parallel_total    = 34243629
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4886
partiton_reqs_in_parallel_util = 857758
partiton_reqs_in_parallel_util_total    = 34243629
gpu_sim_cycle_parition_util = 38989
gpu_tot_sim_cycle_parition_util    = 1559890
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9537
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     113.0533 GB/Sec
L2_BW_total  =      15.7885 GB/Sec
gpu_total_sim_rate=197788

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135157, 129879, 130112, 134840, 135170, 129914, 130138, 134852, 38693, 37145, 37260, 24095, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 191448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 861
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:841052	W0_Idle:6711858	W0_Scoreboard:53816995	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1223 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 7820089 
mrq_lat_table:583968 	91000 	62537 	138689 	169389 	130845 	76331 	36550 	10970 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	822738 	462358 	1298 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	1148902 	51676 	310 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	737086 	139512 	2180 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2034 	184 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.032554  7.732615  8.437029  8.294180  7.345238  7.359841  8.067938  7.898483  8.132474  8.038239  7.893714  7.548634  8.887719  8.866978  7.893320  7.701362 
dram[1]:  8.479054  8.589771  7.647059  7.367916  6.884545  6.897086  9.210884  8.758085  8.574783  8.660424  7.385272  7.261280  7.851240  7.669021  7.886454  7.547188 
dram[2]:  8.373832  8.186802  8.569833  8.291892  7.184061  7.063433  8.223573  7.842410  8.471307  7.983890  7.906286  7.712375  8.994082  8.786127  7.207600  7.011722 
dram[3]:  8.587859  8.680302  7.511263  7.511263  7.078505  6.910584  9.209524  8.579214  7.965557  7.717464  7.401719  7.338658  8.216216  7.794872  7.903455  7.364583 
dram[4]:  8.551432  8.533334  8.289730  8.201070  7.286274  7.063688  8.327731  8.327731  8.210650  7.965557  8.153846  8.039673  8.625425  8.341383  7.059891  6.890168 
dram[5]:  8.014214  7.778325  7.834504  7.726014  7.258789  7.013207  9.069281  9.069281  7.664088  7.731327  7.805210  7.499456  8.764706  8.452725  7.589268  7.380455 
dram[6]:  8.722651  8.406816  8.318424  8.229715  7.198058  7.115163  8.290322  8.115789  8.286738  8.150412  7.839591  7.821794  7.830348  7.716511  7.339797  7.252737 
dram[7]:  8.013198  7.731636  7.636364  7.404739  7.692946  7.186047  9.312752  9.165126  7.175605  6.998974  7.923681  7.665581  8.670945  8.620649  7.598470  7.311868 
dram[8]:  8.626229  8.387885  8.427184  8.301806  7.020038  6.901501  8.211834  8.153936  8.133492  7.745743  7.715847  7.732749  8.156970  7.846885  7.643269  7.161261 
dram[9]:  7.959526  7.851022  7.866063  7.561471  7.895923  7.493890  8.725786  8.660424  7.253985  7.192834  7.977401  7.632432  8.794083  8.670945  7.359508  7.236279 
dram[10]:  8.869087  8.849616  8.196222  8.407966  6.892322  6.716241  8.906290  8.771175  8.021152  7.592881  7.512433  7.448017  7.932150  7.874611  7.568093  7.423664 
average row locality = 1304340/165515 = 7.880494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5292      5291      5262      5262      5038      5038      4613      4613      4697      4697      4695      4695      5135      5135      5299      5299 
dram[1]:      5290      5290      5178      5178      5123      5123      4614      4614      4697      4697      4708      4708      5136      5136      5300      5299 
dram[2]:      5376      5376      5178      5178      5122      5122      4612      4612      4698      4698      4706      4706      5136      5136      5229      5228 
dram[3]:      5376      5376      5177      5177      5124      5124      4613      4613      4698      4698      4693      4693      5136      5136      5229      5229 
dram[4]:      5376      5376      5176      5176      5052      5051      4697      4697      4698      4698      4692      4692      5135      5135      5232      5231 
dram[5]:      5290      5291      5249      5249      5053      5054      4698      4698      4696      4695      4694      4694      5135      5135      5231      5231 
dram[6]:      5290      5290      5249      5248      5034      5034      4699      4699      4696      4696      4693      4693      5051      5051      5317      5317 
dram[7]:      5289      5290      5250      5250      5036      5036      4698      4698      4640      4640      4778      4778      5051      5051      5316      5316 
dram[8]:      5289      5289      5250      5250      5005      5005      4699      4699      4640      4640      4778      4778      5051      5051      5317      5317 
dram[9]:      5375      5375      5249      5249      5007      5007      4697      4697      4642      4642      4778      4778      5051      5051      5231      5231 
dram[10]:      5374      5374      5249      5249      5009      5009      4698      4698      4642      4642      4723      4723      5135      5135      5232      5232 
total reads: 880980
bank skew: 5376/4612 = 1.17
chip skew: 80124/80057 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       1228      1168      1262      1096      1215       955      1137      1082      1432      1293      1672      1268      1445      1165      1124      1077
dram[1]:       1228      1166      1247      1076      1212       954      1135      1084      1432      1292      1652      1266      1445      1164      1123      1077
dram[2]:       1236      1177      1245      1078      1211       954      1141      1086      1431      1293      1652      1267      1429      1164      1115      1068
dram[3]:       1235      1176      1254      1083      1211       953      1139      1088      1433      1293      1643      1263      1430      1164      1114      1068
dram[4]:       1234      1176      1252      1084      1208       961      1141      1085      1433      1293      1644      1264      1429      1164      1116      1067
dram[5]:       1239      1178      1257      1085      1209       962      1142      1085      1433      1294      1649      1268      1429      1164      1115      1068
dram[6]:       1238      1179      1258      1085      1204       957      1141      1085      1432      1292      1648      1269      1419      1171      1122      1074
dram[7]:       1238      1179      1257      1085      1203       957      1167      1103      1425      1283      1656      1273      1419      1173      1122      1073
dram[8]:       1236      1180      1273      1085      1210       955      1167      1103      1425      1284      1655      1272      1412      1165      1121      1074
dram[9]:       1242      1185      1274      1085      1209       955      1163      1103      1425      1282      1655      1271      1410      1166      1112      1062
dram[10]:       1243      1185      1264      1085      1209       954      1162      1103      1425      1284      1682      1263      1415      1158      1112      1064
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466929 n_act=14838 n_pre=14822 n_req=118533 n_rd=320244 n_write=153888 bw_util=0.3192
n_activity=1614805 dram_eff=0.5872
bk0: 21168a 2765380i bk1: 21164a 2775629i bk2: 21048a 2768908i bk3: 21048a 2776302i bk4: 20152a 2785039i bk5: 20152a 2785828i bk6: 18452a 2795894i bk7: 18452a 2801421i bk8: 18788a 2791413i bk9: 18788a 2791976i bk10: 18780a 2791193i bk11: 18780a 2797254i bk12: 20540a 2772986i bk13: 20540a 2781122i bk14: 21196a 2760412i bk15: 21196a 2766067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9a6fa21780 :  mf: uid=17995475, sid25:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7820084), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466261 n_act=15112 n_pre=15096 n_req=118563 n_rd=320364 n_write=153888 bw_util=0.3193
n_activity=1615509 dram_eff=0.5871
bk0: 21160a 2764572i bk1: 21160a 2775542i bk2: 20712a 2773657i bk3: 20712a 2777947i bk4: 20492a 2779559i bk5: 20492a 2780767i bk6: 18456a 2796687i bk7: 18456a 2801268i bk8: 18788a 2792258i bk9: 18788a 2794923i bk10: 18832a 2791863i bk11: 18832a 2797545i bk12: 20544a 2770101i bk13: 20544a 2774918i bk14: 21200a 2759740i bk15: 21196a 2765561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466409 n_act=14938 n_pre=14922 n_req=118613 n_rd=320452 n_write=154000 bw_util=0.3194
n_activity=1614200 dram_eff=0.5878
bk0: 21504a 2761123i bk1: 21504a 2766630i bk2: 20712a 2771968i bk3: 20712a 2779346i bk4: 20488a 2777671i bk5: 20488a 2780824i bk6: 18448a 2795214i bk7: 18448a 2801262i bk8: 18792a 2792450i bk9: 18792a 2795167i bk10: 18824a 2792330i bk11: 18824a 2799427i bk12: 20544a 2774044i bk13: 20544a 2782026i bk14: 20916a 2763170i bk15: 20912a 2766476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79912
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7f9a6f9dfd40 :  mf: uid=17995476, sid25:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (7820089), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466122 n_act=15180 n_pre=15164 n_req=118564 n_rd=320367 n_write=153888 bw_util=0.3193
n_activity=1612361 dram_eff=0.5883
bk0: 21504a 2761736i bk1: 21504a 2771922i bk2: 20708a 2771436i bk3: 20708a 2777143i bk4: 20496a 2777982i bk5: 20495a 2781244i bk6: 18452a 2793829i bk7: 18452a 2799634i bk8: 18792a 2789605i bk9: 18792a 2791037i bk10: 18772a 2793898i bk11: 18772a 2798146i bk12: 20544a 2767671i bk13: 20544a 2775300i bk14: 20916a 2765620i bk15: 20916a 2768797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466427 n_act=14927 n_pre=14911 n_req=118614 n_rd=320456 n_write=154000 bw_util=0.3194
n_activity=1612800 dram_eff=0.5884
bk0: 21504a 2760860i bk1: 21504a 2770756i bk2: 20704a 2772101i bk3: 20704a 2779557i bk4: 20208a 2780107i bk5: 20204a 2784670i bk6: 18788a 2791616i bk7: 18788a 2797257i bk8: 18792a 2790359i bk9: 18792a 2795238i bk10: 18768a 2793042i bk11: 18768a 2801024i bk12: 20540a 2774142i bk13: 20540a 2779746i bk14: 20928a 2761502i bk15: 20924a 2767469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78446
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466335 n_act=15071 n_pre=15055 n_req=118565 n_rd=320372 n_write=153888 bw_util=0.3193
n_activity=1615709 dram_eff=0.5871
bk0: 21160a 2764447i bk1: 21164a 2774223i bk2: 20996a 2771384i bk3: 20996a 2772532i bk4: 20212a 2782547i bk5: 20216a 2785040i bk6: 18792a 2791681i bk7: 18792a 2798376i bk8: 18784a 2790101i bk9: 18780a 2793004i bk10: 18776a 2795214i bk11: 18776a 2799936i bk12: 20540a 2772438i bk13: 20540a 2775914i bk14: 20924a 2767570i bk15: 20924a 2770375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78099
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466551 n_act=15035 n_pre=15019 n_req=118529 n_rd=320228 n_write=153888 bw_util=0.3192
n_activity=1610143 dram_eff=0.5889
bk0: 21160a 2763911i bk1: 21160a 2772021i bk2: 20996a 2770389i bk3: 20992a 2774585i bk4: 20136a 2783013i bk5: 20136a 2786989i bk6: 18796a 2790632i bk7: 18796a 2796168i bk8: 18784a 2788598i bk9: 18784a 2794271i bk10: 18772a 2790227i bk11: 18772a 2800146i bk12: 20204a 2774048i bk13: 20204a 2778365i bk14: 21268a 2758076i bk15: 21268a 2762511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80375
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2465813 n_act=15172 n_pre=15156 n_req=118645 n_rd=320468 n_write=154112 bw_util=0.3195
n_activity=1612183 dram_eff=0.5887
bk0: 21156a 2765686i bk1: 21160a 2772915i bk2: 21000a 2769143i bk3: 21000a 2772996i bk4: 20144a 2782492i bk5: 20144a 2785731i bk6: 18792a 2792732i bk7: 18792a 2796740i bk8: 18560a 2790045i bk9: 18560a 2792393i bk10: 19112a 2787457i bk11: 19112a 2793031i bk12: 20204a 2774372i bk13: 20204a 2781969i bk14: 21264a 2762199i bk15: 21264a 2767068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78053
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466437 n_act=15090 n_pre=15074 n_req=118530 n_rd=320232 n_write=153888 bw_util=0.3192
n_activity=1615308 dram_eff=0.587
bk0: 21156a 2765508i bk1: 21156a 2775660i bk2: 21000a 2772073i bk3: 21000a 2777112i bk4: 20020a 2786369i bk5: 20020a 2787550i bk6: 18796a 2788100i bk7: 18796a 2792559i bk8: 18560a 2791408i bk9: 18560a 2797996i bk10: 19112a 2790292i bk11: 19112a 2792517i bk12: 20204a 2774045i bk13: 20204a 2781434i bk14: 21268a 2758499i bk15: 21268a 2764682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7884
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466389 n_act=15110 n_pre=15094 n_req=118532 n_rd=320240 n_write=153888 bw_util=0.3192
n_activity=1613036 dram_eff=0.5879
bk0: 21500a 2762044i bk1: 21500a 2768352i bk2: 20996a 2767088i bk3: 20996a 2773700i bk4: 20028a 2786243i bk5: 20028a 2789104i bk6: 18788a 2791885i bk7: 18788a 2796916i bk8: 18568a 2791195i bk9: 18568a 2796580i bk10: 19112a 2789308i bk11: 19112a 2794271i bk12: 20204a 2775238i bk13: 20204a 2782571i bk14: 20924a 2763537i bk15: 20924a 2769374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78162
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2970721 n_nop=2466043 n_act=15043 n_pre=15027 n_req=118652 n_rd=320496 n_write=154112 bw_util=0.3195
n_activity=1615560 dram_eff=0.5875
bk0: 21496a 2760887i bk1: 21496a 2770032i bk2: 20996a 2772556i bk3: 20996a 2775643i bk4: 20036a 2785033i bk5: 20036a 2786231i bk6: 18792a 2792219i bk7: 18792a 2795203i bk8: 18568a 2792956i bk9: 18568a 2796563i bk10: 18892a 2791320i bk11: 18892a 2796655i bk12: 20540a 2770571i bk13: 20540a 2775921i bk14: 20928a 2765660i bk15: 20928a 2770055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40031, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 40030, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 1
L2_cache_bank[2]: Access = 59192, Miss = 40046, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 40045, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 40057, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 40056, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 40046, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 40046, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 40058, Miss_rate = 0.676, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 40056, Miss_rate = 0.676, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 40046, Miss_rate = 0.676, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 40047, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 40029, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 40028, Miss_rate = 0.676, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 40058, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40059, Miss_rate = 0.676, Pending_hits = 1490, Reservation_fails = 1
L2_cache_bank[16]: Access = 59206, Miss = 40029, Miss_rate = 0.676, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 40029, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 40030, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40030, Miss_rate = 0.676, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 40062, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 40062, Miss_rate = 0.676, Pending_hits = 1463, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 880980
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 19267
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.100

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50812
	minimum = 6
	maximum = 46
Network latency average = 8.38252
	minimum = 6
	maximum = 42
Slowest packet = 2515051
Flit latency average = 6.83196
	minimum = 6
	maximum = 38
Slowest flit = 6932311
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238555
	minimum = 0.0188776 (at node 1)
	maximum = 0.0283164 (at node 23)
Accepted packet rate average = 0.0238555
	minimum = 0.0188776 (at node 1)
	maximum = 0.0283164 (at node 23)
Injected flit rate average = 0.0657495
	minimum = 0.0435006 (at node 1)
	maximum = 0.087155 (at node 42)
Accepted flit rate average= 0.0657495
	minimum = 0.0605314 (at node 1)
	maximum = 0.0907972 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.06106 (28 samples)
	minimum = 6 (28 samples)
	maximum = 99 (28 samples)
Network latency average = 8.77751 (28 samples)
	minimum = 6 (28 samples)
	maximum = 95.0714 (28 samples)
Flit latency average = 7.39603 (28 samples)
	minimum = 6 (28 samples)
	maximum = 91.3214 (28 samples)
Fragmentation average = 0.039382 (28 samples)
	minimum = 0 (28 samples)
	maximum = 49.75 (28 samples)
Injected packet rate average = 0.0227172 (28 samples)
	minimum = 0.0179768 (28 samples)
	maximum = 0.026965 (28 samples)
Accepted packet rate average = 0.0227172 (28 samples)
	minimum = 0.0179768 (28 samples)
	maximum = 0.026965 (28 samples)
Injected flit rate average = 0.0626121 (28 samples)
	minimum = 0.0414241 (28 samples)
	maximum = 0.0830007 (28 samples)
Accepted flit rate average = 0.0626121 (28 samples)
	minimum = 0.0576442 (28 samples)
	maximum = 0.0864648 (28 samples)
Injected packet size average = 2.75616 (28 samples)
Accepted packet size average = 2.75616 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 4 sec (4084 sec)
gpgpu_simulation_rate = 197788 (inst/sec)
gpgpu_simulation_rate = 1914 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38890
gpu_sim_insn = 28848876
gpu_ipc =     741.8071
gpu_tot_sim_cycle = 8081130
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     103.5273
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 15355
partiton_reqs_in_parallel = 855580
partiton_reqs_in_parallel_total    = 35101387
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4495
partiton_reqs_in_parallel_util = 855580
partiton_reqs_in_parallel_util_total    = 35101387
gpu_sim_cycle_parition_util = 38890
gpu_tot_sim_cycle_parition_util    = 1598879
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9548
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.3411 GB/Sec
L2_BW_total  =      15.8239 GB/Sec
gpu_total_sim_rate=199956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139984, 134517, 134759, 139659, 139997, 134558, 134785, 139670, 38693, 37145, 37260, 24095, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 191496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 909
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:871641	W0_Idle:6726990	W0_Scoreboard:54940716	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1188 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 8081129 
mrq_lat_table:605763 	94970 	65148 	143158 	174913 	135207 	79193 	37510 	11041 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	855823 	475753 	1322 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1193344 	53720 	326 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	763218 	144666 	2278 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2110 	185 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.219095  7.915779  8.600212  8.456726  7.511286  7.526057  8.257648  8.086406  8.313658  8.218535  8.059752  7.711974  9.096886  9.075950  8.052011  7.859195 
dram[1]:  8.670201  8.781955  7.803343  7.522275  7.046805  7.059513  9.410188  8.954082  8.738442  8.824325  7.547945  7.422798  8.048980  7.848756  8.029354  7.689785 
dram[2]:  8.566154  8.377131  8.730474  8.451544  7.350235  7.228070  8.414868  8.029748  8.655421  8.163636  8.073280  7.877888  9.204201  8.994299  7.359818  7.162667 
dram[3]:  8.782334  8.875664  7.666667  7.651880  7.243293  7.073171  9.408847  8.773750  8.108352  7.859956  7.565217  7.501577  8.400426  7.975733  8.059000  7.517724 
dram[4]:  8.745550  8.727273  8.449414  8.360379  7.452958  7.227658  8.522511  8.522511  8.372960  8.126697  8.323220  8.208285  8.832026  8.544962  7.224014  7.052494 
dram[5]:  8.200602  7.962025  7.993076  7.883903  7.425121  7.176471  9.270618  9.270618  7.823529  7.873903  7.972067  7.663802  8.952327  8.638555  7.743516  7.533645 
dram[6]:  8.916031  8.597266  8.497371  8.407908  7.364073  7.280152  8.484670  8.308314  8.449411  8.312500  8.006734  7.988802  8.009346  7.894575  7.508660  7.420721 
dram[7]:  8.199599  7.914811  7.793635  7.560337  7.864615  7.351870  9.515873  9.367188  7.314700  7.137374  8.094131  7.833869  8.855339  8.804794  7.755179  7.466908 
dram[8]:  8.818770  8.578175  8.607029  8.462828  7.183192  7.063138  8.405374  8.346868  8.274005  7.903803  7.884574  7.901622  8.356446  8.042753  7.814991  7.328292 
dram[9]:  8.147317  8.037536  8.024826  7.718243  8.068929  7.662639  8.924317  8.858375  7.407757  7.330913  8.148272  7.800427  8.979046  8.855339  7.498605  7.388634 
dram[10]:  9.066233  9.046587  8.374093  8.569459  7.053753  6.875339  9.106329  8.970075  8.160508  7.731947  7.677695  7.612699  8.114198  8.056180  7.722222  7.577068 
average row locality = 1350964/167761 = 8.052909
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5481      5480      5446      5446      5211      5211      4786      4786      4863      4863      4857      4857      5327      5327      5491      5491 
dram[1]:      5479      5479      5359      5359      5299      5299      4787      4787      4863      4863      4871      4871      5328      5328      5492      5491 
dram[2]:      5568      5568      5359      5359      5298      5298      4785      4785      4864      4864      4869      4869      5328      5328      5418      5417 
dram[3]:      5568      5568      5358      5358      5300      5300      4786      4786      4864      4864      4856      4856      5328      5328      5418      5418 
dram[4]:      5568      5568      5357      5357      5226      5225      4873      4873      4864      4864      4855      4855      5327      5327      5421      5420 
dram[5]:      5479      5480      5432      5432      5227      5228      4874      4874      4862      4861      4857      4857      5327      5327      5420      5420 
dram[6]:      5479      5479      5432      5431      5208      5208      4875      4875      4862      4862      4856      4856      5240      5240      5509      5509 
dram[7]:      5478      5479      5433      5433      5210      5210      4874      4874      4804      4804      4944      4944      5240      5240      5508      5508 
dram[8]:      5478      5478      5433      5433      5178      5178      4875      4875      4804      4804      4944      4944      5240      5240      5509      5509 
dram[9]:      5567      5567      5432      5432      5180      5180      4873      4873      4805      4805      4944      4944      5240      5240      5420      5420 
dram[10]:      5566      5566      5432      5432      5182      5182      4874      4874      4805      4805      4887      4887      5327      5327      5421      5421 
total reads: 912484
bank skew: 5568/4785 = 1.16
chip skew: 82988/82921 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       1193      1136      1227      1067      1183       931      1104      1051      1390      1256      1622      1233      1400      1131      1092      1047
dram[1]:       1193      1133      1212      1047      1180       930      1103      1053      1391      1255      1604      1230      1400      1130      1092      1046
dram[2]:       1202      1144      1211      1049      1179       930      1108      1055      1390      1256      1603      1231      1385      1129      1084      1038
dram[3]:       1200      1143      1220      1054      1179       929      1106      1057      1392      1256      1595      1227      1386      1130      1083      1039
dram[4]:       1199      1143      1218      1055      1176       937      1109      1054      1391      1256      1595      1229      1385      1129      1085      1037
dram[5]:       1204      1145      1223      1056      1177       938      1109      1054      1391      1257      1600      1232      1385      1129      1083      1038
dram[6]:       1203      1146      1223      1057      1172       933      1108      1055      1390      1255      1599      1233      1375      1136      1090      1044
dram[7]:       1203      1146      1223      1056      1171       933      1134      1071      1384      1247      1607      1237      1375      1138      1090      1043
dram[8]:       1201      1147      1238      1056      1178       931      1134      1072      1383      1247      1606      1236      1369      1130      1090      1044
dram[9]:       1207      1152      1239      1056      1176       931      1129      1071      1384      1246      1606      1235      1367      1131      1081      1033
dram[10]:       1208      1152      1230      1056      1177       930      1129      1072      1384      1247      1632      1227      1371      1124      1081      1035
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521801 n_act=15036 n_pre=15020 n_req=122769 n_rd=331692 n_write=159384 bw_util=0.3228
n_activity=1670891 dram_eff=0.5878
bk0: 21924a 2830940i bk1: 21920a 2841827i bk2: 21784a 2834755i bk3: 21784a 2842455i bk4: 20844a 2851744i bk5: 20844a 2852104i bk6: 19144a 2862094i bk7: 19144a 2868120i bk8: 19452a 2858308i bk9: 19452a 2858808i bk10: 19428a 2857785i bk11: 19428a 2864238i bk12: 21308a 2838328i bk13: 21308a 2846816i bk14: 21964a 2825731i bk15: 21964a 2831737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521105 n_act=15320 n_pre=15304 n_req=122801 n_rd=331820 n_write=159384 bw_util=0.3228
n_activity=1671603 dram_eff=0.5877
bk0: 21916a 2830364i bk1: 21916a 2841687i bk2: 21436a 2839573i bk3: 21436a 2844284i bk4: 21196a 2845983i bk5: 21196a 2847514i bk6: 19148a 2863096i bk7: 19148a 2867787i bk8: 19452a 2858393i bk9: 19452a 2861579i bk10: 19484a 2858666i bk11: 19484a 2864548i bk12: 21312a 2835618i bk13: 21312a 2840669i bk14: 21968a 2824744i bk15: 21964a 2831090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521273 n_act=15136 n_pre=15120 n_req=122851 n_rd=331908 n_write=159496 bw_util=0.323
n_activity=1670123 dram_eff=0.5885
bk0: 22272a 2826507i bk1: 22272a 2832473i bk2: 21436a 2837891i bk3: 21436a 2845517i bk4: 21192a 2844025i bk5: 21192a 2847565i bk6: 19140a 2861701i bk7: 19140a 2867949i bk8: 19456a 2859134i bk9: 19456a 2861998i bk10: 19476a 2858779i bk11: 19476a 2866384i bk12: 21312a 2839420i bk13: 21312a 2847798i bk14: 21672a 2828947i bk15: 21668a 2831975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2520957 n_act=15392 n_pre=15376 n_req=122802 n_rd=331824 n_write=159384 bw_util=0.3229
n_activity=1668055 dram_eff=0.589
bk0: 22272a 2827074i bk1: 22272a 2837616i bk2: 21432a 2837277i bk3: 21432a 2843342i bk4: 21200a 2844224i bk5: 21200a 2847587i bk6: 19144a 2860108i bk7: 19144a 2865934i bk8: 19456a 2855536i bk9: 19456a 2857701i bk10: 19424a 2860366i bk11: 19424a 2864969i bk12: 21312a 2832511i bk13: 21312a 2840821i bk14: 21672a 2830865i bk15: 21672a 2834437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521275 n_act=15125 n_pre=15109 n_req=122856 n_rd=331920 n_write=159504 bw_util=0.323
n_activity=1668944 dram_eff=0.5889
bk0: 22272a 2826704i bk1: 22272a 2836891i bk2: 21428a 2838267i bk3: 21428a 2845739i bk4: 20904a 2846689i bk5: 20900a 2851306i bk6: 19492a 2857953i bk7: 19492a 2863872i bk8: 19456a 2856790i bk9: 19456a 2861706i bk10: 19420a 2859306i bk11: 19420a 2867740i bk12: 21308a 2839390i bk13: 21308a 2845739i bk14: 21684a 2826898i bk15: 21680a 2833468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521179 n_act=15279 n_pre=15263 n_req=122803 n_rd=331828 n_write=159384 bw_util=0.3229
n_activity=1671952 dram_eff=0.5876
bk0: 21916a 2830237i bk1: 21920a 2840542i bk2: 21728a 2837272i bk3: 21728a 2838596i bk4: 20908a 2849107i bk5: 20912a 2851810i bk6: 19496a 2857841i bk7: 19496a 2864861i bk8: 19448a 2856547i bk9: 19444a 2859444i bk10: 19428a 2862094i bk11: 19428a 2866917i bk12: 21308a 2838182i bk13: 21308a 2841577i bk14: 21680a 2832987i bk15: 21680a 2836347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78621
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521415 n_act=15233 n_pre=15217 n_req=122767 n_rd=331684 n_write=159384 bw_util=0.3228
n_activity=1666030 dram_eff=0.5895
bk0: 21916a 2829343i bk1: 21916a 2838016i bk2: 21728a 2836258i bk3: 21724a 2840703i bk4: 20832a 2849749i bk5: 20832a 2853819i bk6: 19500a 2856806i bk7: 19500a 2862539i bk8: 19448a 2854987i bk9: 19448a 2860968i bk10: 19424a 2856558i bk11: 19424a 2867103i bk12: 20960a 2839044i bk13: 20960a 2844375i bk14: 22036a 2823653i bk15: 22036a 2827892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80537
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2520637 n_act=15382 n_pre=15366 n_req=122887 n_rd=331932 n_write=159616 bw_util=0.3231
n_activity=1668333 dram_eff=0.5893
bk0: 21912a 2831226i bk1: 21916a 2839482i bk2: 21732a 2835085i bk3: 21732a 2839548i bk4: 20840a 2848874i bk5: 20840a 2852456i bk6: 19496a 2859058i bk7: 19496a 2863857i bk8: 19216a 2856818i bk9: 19216a 2859161i bk10: 19776a 2853665i bk11: 19776a 2859776i bk12: 20960a 2839761i bk13: 20960a 2847570i bk14: 22032a 2827626i bk15: 22032a 2832580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78309
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521301 n_act=15288 n_pre=15272 n_req=122768 n_rd=331688 n_write=159384 bw_util=0.3228
n_activity=1670811 dram_eff=0.5878
bk0: 21912a 2831279i bk1: 21912a 2841598i bk2: 21732a 2837794i bk3: 21732a 2843174i bk4: 20712a 2852807i bk5: 20712a 2854475i bk6: 19500a 2853930i bk7: 19500a 2858654i bk8: 19216a 2857679i bk9: 19216a 2864615i bk10: 19776a 2856778i bk11: 19776a 2859489i bk12: 20960a 2839404i bk13: 20960a 2847578i bk14: 22036a 2823763i bk15: 22036a 2830267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79241
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a6421a2d0 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8081129), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2521238 n_act=15320 n_pre=15304 n_req=122768 n_rd=331687 n_write=159384 bw_util=0.3228
n_activity=1668731 dram_eff=0.5886
bk0: 22268a 2827426i bk1: 22268a 2834013i bk2: 21728a 2833352i bk3: 21727a 2840229i bk4: 20720a 2853040i bk5: 20720a 2855820i bk6: 19492a 2857962i bk7: 19492a 2863512i bk8: 19220a 2857720i bk9: 19220a 2863053i bk10: 19776a 2855347i bk11: 19776a 2860736i bk12: 20960a 2840503i bk13: 20960a 2848258i bk14: 21680a 2828826i bk15: 21680a 2834712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78702
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3042933 n_nop=2520879 n_act=15251 n_pre=15235 n_req=122892 n_rd=331952 n_write=159616 bw_util=0.3231
n_activity=1671291 dram_eff=0.5882
bk0: 22264a 2826428i bk1: 22264a 2835579i bk2: 21728a 2838426i bk3: 21728a 2841769i bk4: 20728a 2851480i bk5: 20728a 2853226i bk6: 19496a 2858776i bk7: 19496a 2861781i bk8: 19220a 2859280i bk9: 19220a 2863133i bk10: 19548a 2857854i bk11: 19548a 2863582i bk12: 21308a 2836018i bk13: 21308a 2841732i bk14: 21684a 2831054i bk15: 21684a 2835620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41462, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41461, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 1
L2_cache_bank[2]: Access = 61305, Miss = 41478, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41477, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41489, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41488, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41478, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41478, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41491, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41489, Miss_rate = 0.676, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41478, Miss_rate = 0.676, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41479, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41461, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41460, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41491, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41492, Miss_rate = 0.676, Pending_hits = 1493, Reservation_fails = 1
L2_cache_bank[16]: Access = 61320, Miss = 41461, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41461, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41461, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41461, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41494, Miss_rate = 0.676, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41494, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 912484
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19339
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 473986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57943
	minimum = 6
	maximum = 50
Network latency average = 8.45065
	minimum = 6
	maximum = 47
Slowest packet = 2606150
Flit latency average = 6.92685
	minimum = 6
	maximum = 43
Slowest flit = 7183122
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239163
	minimum = 0.0189257 (at node 0)
	maximum = 0.0283885 (at node 3)
Accepted packet rate average = 0.0239163
	minimum = 0.0189257 (at node 0)
	maximum = 0.0283885 (at node 3)
Injected flit rate average = 0.0659168
	minimum = 0.0436113 (at node 0)
	maximum = 0.0873769 (at node 42)
Accepted flit rate average= 0.0659168
	minimum = 0.0606855 (at node 0)
	maximum = 0.0910283 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.04445 (29 samples)
	minimum = 6 (29 samples)
	maximum = 97.3103 (29 samples)
Network latency average = 8.76623 (29 samples)
	minimum = 6 (29 samples)
	maximum = 93.4138 (29 samples)
Flit latency average = 7.37986 (29 samples)
	minimum = 6 (29 samples)
	maximum = 89.6552 (29 samples)
Fragmentation average = 0.038024 (29 samples)
	minimum = 0 (29 samples)
	maximum = 48.0345 (29 samples)
Injected packet rate average = 0.0227585 (29 samples)
	minimum = 0.0180096 (29 samples)
	maximum = 0.0270141 (29 samples)
Accepted packet rate average = 0.0227585 (29 samples)
	minimum = 0.0180096 (29 samples)
	maximum = 0.0270141 (29 samples)
Injected flit rate average = 0.062726 (29 samples)
	minimum = 0.0414995 (29 samples)
	maximum = 0.0831516 (29 samples)
Accepted flit rate average = 0.062726 (29 samples)
	minimum = 0.057749 (29 samples)
	maximum = 0.0866221 (29 samples)
Injected packet size average = 2.75616 (29 samples)
Accepted packet size average = 2.75616 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 44 sec (4184 sec)
gpgpu_simulation_rate = 199956 (inst/sec)
gpgpu_simulation_rate = 1931 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39089
gpu_sim_insn = 28848876
gpu_ipc =     738.0305
gpu_tot_sim_cycle = 8342369
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     103.7435
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 15638
partiton_reqs_in_parallel = 859958
partiton_reqs_in_parallel_total    = 35956967
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4132
partiton_reqs_in_parallel_util = 859958
partiton_reqs_in_parallel_util_total    = 35956967
gpu_sim_cycle_parition_util = 39089
gpu_tot_sim_cycle_parition_util    = 1637769
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9559
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.7641 GB/Sec
L2_BW_total  =      15.8567 GB/Sec
gpu_total_sim_rate=201975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144811, 139152, 139406, 144475, 144824, 139196, 139432, 144479, 38693, 37145, 37260, 24095, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 191517
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:901797	W0_Idle:6742608	W0_Scoreboard:56083626	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1156 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 8342368 
mrq_lat_table:624381 	97462 	67320 	148606 	182079 	140825 	82737 	39056 	11061 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884213 	493852 	1337 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	1237602 	55952 	339 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	789785 	149449 	2312 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2186 	187 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.126801  7.767677  8.457200  8.323092  7.407096  7.379535  8.204751  7.952851  8.186123  8.096950  7.958065  7.614198  8.889738  8.909190  7.876509  7.725865 
dram[1]:  8.534813  8.639428  7.673203  7.410280  6.940975  6.929121  9.205584  8.782083  8.563364  8.663170  7.474798  7.312624  7.899127  7.697543  7.943820  7.608072 
dram[2]:  8.462292  8.267942  8.623295  8.394279  7.237288  7.085589  8.335632  7.917030  8.525229  8.062906  7.902985  7.770440  9.048889  8.832972  7.252393  7.055038 
dram[3]:  8.614158  8.683417  7.587257  7.531622  7.137203  6.906383  9.227736  8.634523  8.028078  7.776151  7.473684  7.398798  8.259635  7.861004  7.891098  7.400533 
dram[4]:  8.597015  8.614158  8.341117  8.273917  7.339170  7.115282  8.314318  8.314318  8.260000  7.993548  8.149007  7.990260  8.626060  8.343238  7.100511  6.986588 
dram[5]:  8.093780  7.810711  7.917692  7.770659  7.340092  7.054916  9.088019  9.132678  7.693582  7.773013  7.889957  7.566598  8.793736  8.429606  7.597994  7.376106 
dram[6]:  8.764767  8.483450  8.327363  8.309832  7.228389  7.150315  8.335202  8.134573  8.313199  8.203091  7.838641  7.855319  7.947106  7.776367  7.374026  7.317010 
dram[7]:  8.061964  7.824237  7.685950  7.453250  7.752195  7.217075  9.339196  9.223325  7.225296  7.044316  7.979958  7.735174  8.712254  8.646037  7.617174  7.373160 
dram[8]:  8.603255  8.348470  8.446014  8.344965  7.082659  6.969938  8.261111  8.224558  8.197309  7.862366  7.735174  7.751025  8.243271  7.915507  7.686823  7.169192 
dram[9]:  8.036279  7.903934  7.873001  7.587489  7.877123  7.502378  8.786052  8.744706  7.299401  7.241584  8.030786  7.703666  8.828159  8.712254  7.395741  7.266783 
dram[10]:  8.859488  8.859488  8.196866  8.427996  6.961165  6.758355  8.956627  8.808057  8.090708  7.634655  7.582485  7.521212  7.975514  7.905825  7.647707  7.442857 
average row locality = 1397588/176365 = 7.924407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5670      5669      5638      5638      5398      5398      4943      4943      5033      5033      5031      5031      5503      5503      5678      5678 
dram[1]:      5668      5668      5548      5548      5489      5489      4944      4944      5033      5033      5045      5045      5504      5504      5679      5678 
dram[2]:      5760      5760      5548      5548      5488      5488      4942      4942      5034      5034      5043      5043      5504      5504      5603      5602 
dram[3]:      5760      5760      5547      5547      5490      5490      4943      4943      5034      5034      5029      5029      5504      5504      5603      5603 
dram[4]:      5760      5760      5546      5546      5413      5412      5033      5033      5034      5034      5028      5028      5503      5503      5606      5605 
dram[5]:      5668      5669      5624      5624      5414      5415      5034      5034      5032      5031      5030      5030      5503      5503      5605      5605 
dram[6]:      5668      5668      5624      5623      5394      5394      5035      5035      5032      5032      5029      5029      5413      5413      5697      5697 
dram[7]:      5667      5668      5625      5625      5396      5396      5034      5034      4972      4972      5120      5120      5413      5413      5696      5696 
dram[8]:      5667      5667      5625      5625      5363      5363      5035      5035      4972      4972      5120      5120      5413      5413      5697      5697 
dram[9]:      5759      5759      5624      5624      5365      5365      5033      5033      4974      4974      5120      5120      5413      5413      5605      5605 
dram[10]:      5758      5758      5624      5624      5367      5367      5034      5034      4974      4974      5061      5061      5503      5503      5606      5606 
total reads: 943988
bank skew: 5760/4942 = 1.17
chip skew: 85854/85783 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       1161      1105      1193      1038      1149       905      1076      1024      1351      1221      1575      1198      1364      1102      1064      1020
dram[1]:       1161      1103      1179      1019      1146       905      1074      1026      1352      1221      1557      1195      1363      1102      1063      1019
dram[2]:       1169      1113      1177      1021      1145       904      1079      1028      1351      1221      1556      1197      1349      1101      1056      1011
dram[3]:       1168      1112      1186      1025      1145       904      1078      1030      1353      1222      1548      1193      1350      1101      1054      1012
dram[4]:       1167      1112      1184      1026      1142       912      1080      1027      1352      1221      1549      1195      1349      1101      1057      1010
dram[5]:       1172      1114      1189      1028      1143       913      1081      1027      1352      1222      1554      1198      1349      1101      1055      1011
dram[6]:       1171      1115      1189      1028      1139       908      1080      1028      1351      1221      1553      1199      1339      1108      1061      1017
dram[7]:       1170      1115      1188      1027      1138       908      1104      1044      1345      1212      1560      1202      1339      1110      1062      1016
dram[8]:       1168      1116      1203      1027      1144       906      1105      1045      1344      1213      1559      1202      1333      1102      1061      1017
dram[9]:       1174      1121      1204      1027      1143       906      1100      1044      1345      1211      1560      1201      1331      1103      1053      1006
dram[10]:       1175      1121      1195      1027      1143       905      1099      1044      1345      1213      1585      1193      1336      1096      1053      1008
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575886 n_act=15808 n_pre=15792 n_req=127007 n_rd=343148 n_write=164880 bw_util=0.3261
n_activity=1730009 dram_eff=0.5873
bk0: 22680a 2896158i bk1: 22676a 2907158i bk2: 22552a 2899528i bk3: 22552a 2907903i bk4: 21592a 2917207i bk5: 21592a 2917753i bk6: 19772a 2929131i bk7: 19772a 2935007i bk8: 20132a 2924459i bk9: 20132a 2925336i bk10: 20124a 2923928i bk11: 20124a 2930491i bk12: 22012a 2904229i bk13: 22012a 2913195i bk14: 22712a 2890816i bk15: 22712a 2897037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575158 n_act=16108 n_pre=16092 n_req=127039 n_rd=343276 n_write=164880 bw_util=0.3262
n_activity=1730458 dram_eff=0.5873
bk0: 22672a 2895372i bk1: 22672a 2907358i bk2: 22192a 2904418i bk3: 22192a 2909899i bk4: 21956a 2911614i bk5: 21956a 2912826i bk6: 19776a 2929219i bk7: 19776a 2934198i bk8: 20132a 2924590i bk9: 20132a 2927975i bk10: 20180a 2924832i bk11: 20180a 2931262i bk12: 22016a 2901254i bk13: 22016a 2906907i bk14: 22716a 2890194i bk15: 22712a 2896415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575382 n_act=15888 n_pre=15872 n_req=127093 n_rd=343372 n_write=165000 bw_util=0.3263
n_activity=1729090 dram_eff=0.588
bk0: 23040a 2891384i bk1: 23040a 2897698i bk2: 22192a 2902753i bk3: 22192a 2911308i bk4: 21952a 2909189i bk5: 21952a 2913299i bk6: 19768a 2928503i bk7: 19768a 2934770i bk8: 20136a 2925340i bk9: 20136a 2928406i bk10: 20172a 2924817i bk11: 20172a 2932796i bk12: 22016a 2905426i bk13: 22016a 2914172i bk14: 22412a 2893852i bk15: 22408a 2897339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575006 n_act=16182 n_pre=16166 n_req=127040 n_rd=343280 n_write=164880 bw_util=0.3262
n_activity=1727081 dram_eff=0.5885
bk0: 23040a 2892009i bk1: 23040a 2903218i bk2: 22188a 2902343i bk3: 22188a 2908758i bk4: 21960a 2909385i bk5: 21960a 2913110i bk6: 19772a 2926247i bk7: 19772a 2932691i bk8: 20136a 2922016i bk9: 20136a 2924001i bk10: 20116a 2926356i bk11: 20116a 2931325i bk12: 22016a 2897752i bk13: 22016a 2906902i bk14: 22412a 2896011i bk15: 22412a 2899970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575304 n_act=15925 n_pre=15909 n_req=127094 n_rd=343376 n_write=165000 bw_util=0.3264
n_activity=1728232 dram_eff=0.5883
bk0: 23040a 2891560i bk1: 23040a 2902415i bk2: 22184a 2903412i bk3: 22184a 2911269i bk4: 21652a 2911992i bk5: 21648a 2916910i bk6: 20132a 2924092i bk7: 20132a 2930230i bk8: 20136a 2922888i bk9: 20136a 2927701i bk10: 20112a 2925350i bk11: 20112a 2934035i bk12: 22012a 2905363i bk13: 22012a 2911617i bk14: 22424a 2891644i bk15: 22420a 2898912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575244 n_act=16061 n_pre=16045 n_req=127041 n_rd=343284 n_write=164880 bw_util=0.3262
n_activity=1730937 dram_eff=0.5872
bk0: 22672a 2895376i bk1: 22676a 2905683i bk2: 22496a 2902499i bk3: 22496a 2903959i bk4: 21656a 2914915i bk5: 21660a 2917392i bk6: 20136a 2923918i bk7: 20136a 2931625i bk8: 20128a 2922802i bk9: 20124a 2926138i bk10: 20120a 2928810i bk11: 20120a 2933365i bk12: 22012a 2904194i bk13: 22012a 2907122i bk14: 22420a 2898417i bk15: 22420a 2901708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80105
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575484 n_act=16017 n_pre=16001 n_req=127003 n_rd=343132 n_write=164880 bw_util=0.3261
n_activity=1725512 dram_eff=0.5888
bk0: 22672a 2894451i bk1: 22672a 2903220i bk2: 22496a 2901387i bk3: 22492a 2906211i bk4: 21576a 2914907i bk5: 21576a 2919438i bk6: 20140a 2922857i bk7: 20140a 2929228i bk8: 20128a 2921141i bk9: 20128a 2927186i bk10: 20116a 2922869i bk11: 20116a 2933587i bk12: 21652a 2904961i bk13: 21652a 2910714i bk14: 22788a 2888915i bk15: 22788a 2892993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82263
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2574714 n_act=16154 n_pre=16138 n_req=127127 n_rd=343388 n_write=165120 bw_util=0.3264
n_activity=1726809 dram_eff=0.589
bk0: 22668a 2896003i bk1: 22672a 2904991i bk2: 22500a 2899641i bk3: 22500a 2904701i bk4: 21584a 2914498i bk5: 21584a 2917727i bk6: 20136a 2925323i bk7: 20136a 2930476i bk8: 19888a 2922895i bk9: 19888a 2925485i bk10: 20480a 2919763i bk11: 20480a 2925952i bk12: 21652a 2905698i bk13: 21652a 2913924i bk14: 22784a 2892770i bk15: 22784a 2898039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79979
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575350 n_act=16082 n_pre=16066 n_req=127004 n_rd=343136 n_write=164880 bw_util=0.3261
n_activity=1729639 dram_eff=0.5874
bk0: 22668a 2896370i bk1: 22668a 2906932i bk2: 22500a 2902671i bk3: 22500a 2908709i bk4: 21452a 2918339i bk5: 21452a 2920197i bk6: 20140a 2919666i bk7: 20140a 2924902i bk8: 19888a 2923977i bk9: 19888a 2931196i bk10: 20480a 2923054i bk11: 20480a 2925892i bk12: 21652a 2905504i bk13: 21652a 2913588i bk14: 22788a 2889167i bk15: 22788a 2895013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80965
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2575290 n_act=16108 n_pre=16092 n_req=127006 n_rd=343144 n_write=164880 bw_util=0.3261
n_activity=1727370 dram_eff=0.5882
bk0: 23036a 2891987i bk1: 23036a 2899094i bk2: 22496a 2897896i bk3: 22496a 2905241i bk4: 21460a 2918374i bk5: 21460a 2921278i bk6: 20132a 2924222i bk7: 20132a 2930237i bk8: 19896a 2923825i bk9: 19896a 2929754i bk10: 20480a 2921756i bk11: 20480a 2926856i bk12: 21652a 2906347i bk13: 21652a 2914320i bk14: 22420a 2893869i bk15: 22420a 2900097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a64936ef0 :  mf: uid=19280764, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8342368), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3115514 n_nop=2574930 n_act=16033 n_pre=16017 n_req=127134 n_rd=343414 n_write=165120 bw_util=0.3265
n_activity=1729983 dram_eff=0.5879
bk0: 23032a 2891312i bk1: 23032a 2900745i bk2: 22496a 2903329i bk3: 22496a 2907110i bk4: 21468a 2917067i bk5: 21466a 2919172i bk6: 20136a 2924792i bk7: 20136a 2927830i bk8: 19896a 2925570i bk9: 19896a 2929538i bk10: 20244a 2923993i bk11: 20244a 2929851i bk12: 22012a 2901661i bk13: 22012a 2907567i bk14: 22424a 2896929i bk15: 22424a 2900923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42894, Miss_rate = 0.676, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42893, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 1
L2_cache_bank[2]: Access = 63418, Miss = 42910, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42909, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42922, Miss_rate = 0.676, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42921, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42910, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42910, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42923, Miss_rate = 0.676, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42921, Miss_rate = 0.676, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42910, Miss_rate = 0.676, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42911, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42892, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42891, Miss_rate = 0.676, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42923, Miss_rate = 0.676, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42924, Miss_rate = 0.676, Pending_hits = 1499, Reservation_fails = 1
L2_cache_bank[16]: Access = 63433, Miss = 42892, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42892, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42893, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42893, Miss_rate = 0.676, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42927, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42927, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 943988
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19476
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.102

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52832
	minimum = 6
	maximum = 40
Network latency average = 8.40783
	minimum = 6
	maximum = 40
Slowest packet = 2716098
Flit latency average = 6.87076
	minimum = 6
	maximum = 36
Slowest flit = 7486413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237945
	minimum = 0.0188293 (at node 0)
	maximum = 0.028244 (at node 11)
Accepted packet rate average = 0.0237945
	minimum = 0.0188293 (at node 0)
	maximum = 0.028244 (at node 11)
Injected flit rate average = 0.0655813
	minimum = 0.0433893 (at node 0)
	maximum = 0.0869321 (at node 42)
Accepted flit rate average= 0.0655813
	minimum = 0.0603766 (at node 0)
	maximum = 0.0905649 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.02725 (30 samples)
	minimum = 6 (30 samples)
	maximum = 95.4 (30 samples)
Network latency average = 8.75429 (30 samples)
	minimum = 6 (30 samples)
	maximum = 91.6333 (30 samples)
Flit latency average = 7.36289 (30 samples)
	minimum = 6 (30 samples)
	maximum = 87.8667 (30 samples)
Fragmentation average = 0.0367565 (30 samples)
	minimum = 0 (30 samples)
	maximum = 46.4333 (30 samples)
Injected packet rate average = 0.0227931 (30 samples)
	minimum = 0.0180369 (30 samples)
	maximum = 0.027055 (30 samples)
Accepted packet rate average = 0.0227931 (30 samples)
	minimum = 0.0180369 (30 samples)
	maximum = 0.027055 (30 samples)
Injected flit rate average = 0.0628212 (30 samples)
	minimum = 0.0415625 (30 samples)
	maximum = 0.0832776 (30 samples)
Accepted flit rate average = 0.0628212 (30 samples)
	minimum = 0.0578366 (30 samples)
	maximum = 0.0867536 (30 samples)
Injected packet size average = 2.75616 (30 samples)
Accepted packet size average = 2.75616 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 25 sec (4285 sec)
gpgpu_simulation_rate = 201975 (inst/sec)
gpgpu_simulation_rate = 1946 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38989
gpu_sim_insn = 28848876
gpu_ipc =     739.9235
gpu_tot_sim_cycle = 8603508
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     103.9477
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 16070
partiton_reqs_in_parallel = 857758
partiton_reqs_in_parallel_total    = 36816925
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3790
partiton_reqs_in_parallel_util = 857758
partiton_reqs_in_parallel_util_total    = 36816925
gpu_sim_cycle_parition_util = 38989
gpu_tot_sim_cycle_parition_util    = 1676858
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9569
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.0533 GB/Sec
L2_BW_total  =      15.8878 GB/Sec
gpu_total_sim_rate=203995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149638, 143788, 144053, 149294, 149651, 143839, 144079, 149290, 38693, 37145, 37260, 24095, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 191564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 977
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:932034	W0_Idle:6757616	W0_Scoreboard:57207790	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1126 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 8603507 
mrq_lat_table:645972 	101521 	69875 	153082 	187578 	145395 	85549 	40052 	11127 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	917131 	507415 	1360 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1281951 	58091 	352 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	816320 	154232 	2378 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2261 	189 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.301994  7.939146  8.609732  8.475073  7.562847  7.534991  8.364549  8.111351  8.355822  8.265878  8.113588  7.767276  9.085130  9.104752  8.024703  7.873429 
dram[1]:  8.713859  8.819374  7.804968  7.541333  7.093220  7.081218  9.368290  8.943981  8.736064  8.836594  7.627490  7.463938  8.068899  7.865672  8.077348  7.741395 
dram[2]:  8.642788  8.446547  8.773526  8.526633  7.393109  7.239619  8.496037  8.075350  8.697621  8.231511  8.058948  7.925466  9.245614  9.027837  7.394850  7.196324 
dram[3]:  8.796059  8.865938  7.732908  7.663054  7.291812  7.058179  9.414053  8.816687  8.161530  7.909372  7.627000  7.551485  8.432000  8.030477  8.036381  7.543783 
dram[4]:  8.778761  8.796059  8.490491  8.406343  7.495438  7.269027  8.477398  8.477398  8.411829  8.144220  8.307190  8.147436  8.819037  8.533401  7.254209  7.139188 
dram[5]:  8.268685  7.982648  8.066293  7.903934  7.496350  7.207895  9.276237  9.321212  7.826707  7.906282  8.046413  7.720648  8.969149  8.603062  7.742138  7.519197 
dram[6]:  8.945752  8.662042  8.494592  8.460333  7.383784  7.304813  8.498343  8.296656  8.465270  8.354733  7.994759  8.011555  8.115157  7.943160  7.532079  7.474533 
dram[7]:  8.236569  7.996340  7.833182  7.598945  7.913127  7.372302  9.529120  9.412485  7.355404  7.173789  8.139584  7.892929  8.884698  8.818182  7.763669  7.518360 
dram[8]:  8.782914  8.525854  8.614158  8.495575  7.235765  7.121716  8.423878  8.387132  8.346961  8.010605  7.892929  7.908907  8.413265  8.083333  7.847594  7.313123 
dram[9]:  8.212511  8.078733  8.021356  7.734109  8.038538  7.660075  8.971995  8.930314  7.428712  7.370732  8.190776  7.861167  9.001092  8.884698  7.525764  7.409286 
dram[10]:  9.043567  9.043567  8.346860  8.578947  7.112762  6.907470  9.122183  8.973163  8.238822  7.780639  7.737424  7.675649  8.145894  8.075670  7.792043  7.586267 
average row locality = 1444212/178655 = 8.083804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5859      5858      5822      5822      5571      5571      5116      5116      5199      5199      5193      5193      5695      5695      5870      5870 
dram[1]:      5857      5857      5729      5729      5665      5665      5117      5117      5199      5199      5208      5208      5696      5696      5871      5870 
dram[2]:      5952      5952      5729      5729      5664      5664      5115      5115      5200      5200      5206      5206      5696      5696      5792      5791 
dram[3]:      5952      5952      5728      5728      5666      5666      5116      5116      5200      5200      5192      5192      5696      5696      5792      5792 
dram[4]:      5952      5952      5727      5727      5587      5586      5209      5209      5200      5200      5191      5191      5695      5695      5795      5794 
dram[5]:      5857      5858      5807      5807      5588      5589      5210      5210      5198      5197      5193      5193      5695      5695      5794      5794 
dram[6]:      5857      5857      5807      5806      5568      5568      5211      5211      5198      5198      5192      5192      5602      5602      5889      5889 
dram[7]:      5856      5857      5808      5808      5570      5570      5210      5210      5136      5136      5286      5286      5602      5602      5888      5888 
dram[8]:      5856      5856      5808      5808      5536      5536      5211      5211      5136      5136      5286      5286      5602      5602      5889      5889 
dram[9]:      5951      5951      5807      5807      5538      5538      5209      5209      5137      5137      5286      5286      5602      5602      5794      5794 
dram[10]:      5950      5950      5807      5807      5540      5540      5210      5210      5137      5137      5225      5225      5695      5695      5795      5795 
total reads: 975492
bank skew: 5952/5115 = 1.16
chip skew: 88718/88647 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       1131      1077      1163      1012      1121       885      1047       997      1315      1189      1532      1167      1324      1072      1036       994
dram[1]:       1131      1075      1149       994      1118       884      1046       999      1315      1188      1514      1164      1324      1071      1036       993
dram[2]:       1139      1085      1147       996      1117       884      1051      1001      1314      1189      1514      1166      1310      1071      1028       985
dram[3]:       1137      1083      1155      1000      1117       883      1049      1003      1317      1189      1506      1162      1311      1071      1027       986
dram[4]:       1136      1083      1154      1001      1114       891      1051      1000      1316      1189      1507      1163      1310      1071      1029       984
dram[5]:       1141      1085      1158      1002      1115       891      1052      1001      1316      1190      1511      1166      1310      1071      1028       985
dram[6]:       1140      1086      1159      1003      1111       887      1051      1001      1315      1189      1510      1167      1301      1077      1034       991
dram[7]:       1140      1086      1158      1002      1110       887      1075      1016      1309      1180      1517      1171      1301      1079      1034       989
dram[8]:       1137      1087      1173      1002      1116       885      1075      1017      1308      1181      1516      1170      1295      1071      1033       991
dram[9]:       1143      1092      1173      1002      1115       885      1071      1016      1309      1180      1517      1170      1293      1073      1026       980
dram[10]:       1145      1092      1165      1002      1115       884      1070      1017      1309      1181      1541      1162      1297      1066      1025       982
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630934 n_act=16010 n_pre=15994 n_req=131243 n_rd=354596 n_write=170376 bw_util=0.3294
n_activity=1785523 dram_eff=0.588
bk0: 23436a 2961671i bk1: 23432a 2973307i bk2: 23288a 2965281i bk3: 23288a 2974154i bk4: 22284a 2983611i bk5: 22284a 2984118i bk6: 20464a 2995231i bk7: 20464a 3001772i bk8: 20796a 2991248i bk9: 20796a 2991742i bk10: 20772a 2990758i bk11: 20772a 2997304i bk12: 22780a 2969939i bk13: 22780a 2979104i bk14: 23480a 2956354i bk15: 23480a 2962504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84984
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a64feb920 :  mf: uid=19923408, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8603507), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630175 n_act=16322 n_pre=16306 n_req=131277 n_rd=354731 n_write=170376 bw_util=0.3294
n_activity=1786270 dram_eff=0.5879
bk0: 23428a 2961197i bk1: 23428a 2973330i bk2: 22916a 2970381i bk3: 22915a 2975886i bk4: 22660a 2977906i bk5: 22660a 2979387i bk6: 20468a 2995814i bk7: 20468a 3000661i bk8: 20796a 2990983i bk9: 20796a 2995073i bk10: 20832a 2991521i bk11: 20832a 2998307i bk12: 22784a 2966961i bk13: 22784a 2972841i bk14: 23484a 2955571i bk15: 23480a 2961983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630418 n_act=16092 n_pre=16076 n_req=131331 n_rd=354828 n_write=170496 bw_util=0.3296
n_activity=1785147 dram_eff=0.5885
bk0: 23808a 2957256i bk1: 23808a 2963841i bk2: 22916a 2968957i bk3: 22916a 2977958i bk4: 22656a 2975717i bk5: 22656a 2980036i bk6: 20460a 2995025i bk7: 20460a 3001551i bk8: 20800a 2992241i bk9: 20800a 2995560i bk10: 20824a 2991469i bk11: 20824a 2999788i bk12: 22784a 2971022i bk13: 22784a 2980329i bk14: 23168a 2958956i bk15: 23164a 2962755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630026 n_act=16394 n_pre=16378 n_req=131278 n_rd=354736 n_write=170376 bw_util=0.3294
n_activity=1782995 dram_eff=0.589
bk0: 23808a 2957397i bk1: 23808a 2969278i bk2: 22912a 2968232i bk3: 22912a 2975138i bk4: 22664a 2975715i bk5: 22664a 2980186i bk6: 20464a 2992798i bk7: 20464a 2999428i bk8: 20800a 2988457i bk9: 20800a 2990386i bk10: 20768a 2993331i bk11: 20768a 2998440i bk12: 22784a 2963297i bk13: 22784a 2972863i bk14: 23168a 2961678i bk15: 23168a 2965865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630324 n_act=16129 n_pre=16113 n_req=131336 n_rd=354840 n_write=170504 bw_util=0.3296
n_activity=1784060 dram_eff=0.5889
bk0: 23808a 2957152i bk1: 23808a 2968117i bk2: 22908a 2969349i bk3: 22908a 2977447i bk4: 22348a 2978747i bk5: 22344a 2983493i bk6: 20836a 2990489i bk7: 20836a 2996687i bk8: 20800a 2989333i bk9: 20800a 2994670i bk10: 20764a 2992253i bk11: 20764a 3000837i bk12: 22780a 2971031i bk13: 22780a 2977429i bk14: 23180a 2957148i bk15: 23176a 2964433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f9a6511df60 :  mf: uid=19923406, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8603507), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630264 n_act=16273 n_pre=16257 n_req=131279 n_rd=354740 n_write=170376 bw_util=0.3294
n_activity=1787356 dram_eff=0.5876
bk0: 23428a 2960997i bk1: 23432a 2971941i bk2: 23228a 2968631i bk3: 23228a 2969895i bk4: 22352a 2981650i bk5: 22356a 2984637i bk6: 20840a 2990515i bk7: 20840a 2998293i bk8: 20792a 2989281i bk9: 20788a 2992736i bk10: 20772a 2995886i bk11: 20772a 3000412i bk12: 22780a 2970106i bk13: 22780a 2972982i bk14: 23176a 2963882i bk15: 23176a 2967544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630520 n_act=16221 n_pre=16205 n_req=131241 n_rd=354588 n_write=170376 bw_util=0.3293
n_activity=1781323 dram_eff=0.5894
bk0: 23428a 2959843i bk1: 23428a 2969145i bk2: 23228a 2967491i bk3: 23224a 2972458i bk4: 22272a 2981388i bk5: 22272a 2986163i bk6: 20844a 2989263i bk7: 20844a 2995752i bk8: 20792a 2987588i bk9: 20792a 2993769i bk10: 20768a 2989615i bk11: 20768a 3000540i bk12: 22408a 2970145i bk13: 22408a 2976648i bk14: 23556a 2954521i bk15: 23556a 2958477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82675
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f9a875151c0 :  mf: uid=19923407, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8603504), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2629722 n_act=16364 n_pre=16348 n_req=131369 n_rd=354852 n_write=170624 bw_util=0.3297
n_activity=1782619 dram_eff=0.5896
bk0: 23424a 2961761i bk1: 23428a 2971196i bk2: 23232a 2966089i bk3: 23232a 2970918i bk4: 22280a 2981026i bk5: 22280a 2984700i bk6: 20840a 2991637i bk7: 20840a 2996983i bk8: 20544a 2989429i bk9: 20544a 2992127i bk10: 21144a 2986055i bk11: 21144a 2992611i bk12: 22408a 2971604i bk13: 22408a 2979709i bk14: 23552a 2958122i bk15: 23552a 2963512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8034
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630382 n_act=16288 n_pre=16272 n_req=131242 n_rd=354592 n_write=170376 bw_util=0.3293
n_activity=1785507 dram_eff=0.588
bk0: 23424a 2961760i bk1: 23424a 2972737i bk2: 23232a 2968959i bk3: 23232a 2975074i bk4: 22144a 2985352i bk5: 22144a 2987319i bk6: 20844a 2986001i bk7: 20844a 2991403i bk8: 20544a 2990697i bk9: 20544a 2998069i bk10: 21144a 2989554i bk11: 21144a 2992913i bk12: 22408a 2971112i bk13: 22408a 2979338i bk14: 23556a 2954785i bk15: 23556a 2960552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81152
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2630318 n_act=16320 n_pre=16304 n_req=131242 n_rd=354592 n_write=170376 bw_util=0.3293
n_activity=1783060 dram_eff=0.5888
bk0: 23804a 2957818i bk1: 23804a 2965304i bk2: 23228a 2964047i bk3: 23228a 2971628i bk4: 22152a 2985283i bk5: 22152a 2988229i bk6: 20836a 2990568i bk7: 20836a 2997015i bk8: 20548a 2990736i bk9: 20548a 2996281i bk10: 21144a 2988351i bk11: 21144a 2993629i bk12: 22408a 2972318i bk13: 22408a 2980270i bk14: 23176a 2959436i bk15: 23176a 2965566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80748
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3187910 n_nop=2629944 n_act=16243 n_pre=16227 n_req=131374 n_rd=354872 n_write=170624 bw_util=0.3297
n_activity=1785717 dram_eff=0.5886
bk0: 23800a 2956769i bk1: 23800a 2966263i bk2: 23228a 2969004i bk3: 23228a 2973377i bk4: 22160a 2983778i bk5: 22160a 2985830i bk6: 20840a 2991458i bk7: 20840a 2994467i bk8: 20548a 2992003i bk9: 20548a 2996478i bk10: 20900a 2990788i bk11: 20900a 2996783i bk12: 22780a 2967392i bk13: 22780a 2972966i bk14: 23180a 2962271i bk15: 23180a 2966518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8215

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44325, Miss_rate = 0.676, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44324, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 1
L2_cache_bank[2]: Access = 65531, Miss = 44342, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 44341, Miss_rate = 0.677, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 44354, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44353, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 44342, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44342, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44356, Miss_rate = 0.676, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 44354, Miss_rate = 0.676, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44342, Miss_rate = 0.676, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44343, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44324, Miss_rate = 0.677, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 44323, Miss_rate = 0.676, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44356, Miss_rate = 0.676, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44357, Miss_rate = 0.676, Pending_hits = 1503, Reservation_fails = 1
L2_cache_bank[16]: Access = 65547, Miss = 44324, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44324, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44324, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44324, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44359, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44359, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 975492
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19561
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54977
	minimum = 6
	maximum = 48
Network latency average = 8.4251
	minimum = 6
	maximum = 46
Slowest packet = 2792146
Flit latency average = 6.88641
	minimum = 6
	maximum = 42
Slowest flit = 7851278
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238555
	minimum = 0.0188776 (at node 0)
	maximum = 0.0283164 (at node 19)
Accepted packet rate average = 0.0238555
	minimum = 0.0188776 (at node 0)
	maximum = 0.0283164 (at node 19)
Injected flit rate average = 0.0657495
	minimum = 0.0435006 (at node 0)
	maximum = 0.087155 (at node 42)
Accepted flit rate average= 0.0657495
	minimum = 0.0605314 (at node 0)
	maximum = 0.0907972 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01184 (31 samples)
	minimum = 6 (31 samples)
	maximum = 93.871 (31 samples)
Network latency average = 8.74367 (31 samples)
	minimum = 6 (31 samples)
	maximum = 90.1613 (31 samples)
Flit latency average = 7.34752 (31 samples)
	minimum = 6 (31 samples)
	maximum = 86.3871 (31 samples)
Fragmentation average = 0.0355708 (31 samples)
	minimum = 0 (31 samples)
	maximum = 44.9355 (31 samples)
Injected packet rate average = 0.0228273 (31 samples)
	minimum = 0.018064 (31 samples)
	maximum = 0.0270957 (31 samples)
Accepted packet rate average = 0.0228273 (31 samples)
	minimum = 0.018064 (31 samples)
	maximum = 0.0270957 (31 samples)
Injected flit rate average = 0.0629157 (31 samples)
	minimum = 0.041625 (31 samples)
	maximum = 0.0834027 (31 samples)
Accepted flit rate average = 0.0629157 (31 samples)
	minimum = 0.0579236 (31 samples)
	maximum = 0.086884 (31 samples)
Injected packet size average = 2.75616 (31 samples)
Accepted packet size average = 2.75616 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 4 sec (4384 sec)
gpgpu_simulation_rate = 203995 (inst/sec)
gpgpu_simulation_rate = 1962 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39214
gpu_sim_insn = 28848876
gpu_ipc =     735.6780
gpu_tot_sim_cycle = 8864872
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     104.1373
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 16384
partiton_reqs_in_parallel = 862708
partiton_reqs_in_parallel_total    = 37674683
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3472
partiton_reqs_in_parallel_util = 862708
partiton_reqs_in_parallel_util_total    = 37674683
gpu_sim_cycle_parition_util = 39214
gpu_tot_sim_cycle_parition_util    = 1715847
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9579
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.4046 GB/Sec
L2_BW_total  =      15.9166 GB/Sec
gpu_total_sim_rate=205833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154466, 148423, 148700, 154109, 154481, 148480, 148726, 154113, 43529, 41791, 41917, 28925, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 191604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:962219	W0_Idle:6773235	W0_Scoreboard:58348250	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1098 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 8864871 
mrq_lat_table:665341 	104039 	72020 	158689 	194626 	150725 	88591 	41590 	11154 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	946009 	525015 	1386 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1326392 	60143 	363 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	842959 	158909 	2446 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2337 	191 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.151761  7.771749  8.555874  8.458923  7.448944  7.396853  8.239616  7.951696  8.199586  8.149024  8.015228  7.672498  8.946447  8.909743  7.875544  7.720990 
dram[1]:  8.600572  8.666667  7.682734  7.385004  6.979839  6.946228  9.222884  8.843429  8.627856  8.722773  7.483444  7.330862  7.927007  7.750223  7.994699  7.662151 
dram[2]:  8.478381  8.295230  8.705065  8.436958  7.235786  7.128501  8.309345  7.918117  8.591549  8.150051  7.947739  7.791133  9.059437  8.892529  7.304026  7.048374 
dram[3]:  8.653522  8.735545  7.588745  7.523605  7.153719  6.924800  9.265868  8.722661  8.067142  7.797443  7.466351  7.410160  8.329818  7.948765  7.936607  7.419867 
dram[4]:  8.621141  8.653522  8.451302  8.322887  7.259829  7.077500  8.320042  8.267987  8.321092  8.034448  8.212722  8.028543  8.609514  8.377049  7.125000  7.028459 
dram[5]:  8.091480  7.839270  7.949243  7.782912  7.374132  7.091820  9.125431  9.188876  7.734634  7.825272  7.885886  7.553212  8.855249  8.491691  7.618680  7.372305 
dram[6]:  8.767735  8.503299  8.397930  8.381221  7.193548  7.145025  8.287356  8.167869  8.425079  8.301571  7.900702  7.916583  7.946679  7.772187  7.416327  7.386179 
dram[7]:  8.061663  7.811255  7.756733  7.508831  7.833642  7.269297  9.318449  9.188876  7.269338  7.084469  8.029851  7.797101  8.784902  8.721766  7.659359  7.403423 
dram[8]:  8.632536  8.376044  8.494767  8.383099  7.114213  6.961093  8.287356  8.287356  8.289054  7.918782  7.767084  7.782063  8.239573  7.887651  7.699152  7.176146 
dram[9]:  8.076249  7.882806  7.935111  7.675838  7.949905  7.550269  8.839465  8.800222  7.312090  7.284781  8.045862  7.737296  8.913956  8.821391  7.415346  7.257959 
dram[10]:  8.902415  8.936954  8.242844  8.493815  6.999168  6.784678  8.960452  8.820912  8.152560  7.686699  7.615532  7.557564  7.969725  7.890100  7.665517  7.472269 
average row locality = 1490836/187377 = 7.956345
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6048      6047      6014      6014      5758      5758      5273      5273      5369      5369      5367      5367      5871      5871      6057      6057 
dram[1]:      6046      6046      5918      5918      5855      5855      5274      5274      5369      5369      5382      5382      5872      5872      6058      6057 
dram[2]:      6144      6144      5918      5918      5854      5854      5272      5272      5370      5370      5380      5380      5872      5872      5977      5976 
dram[3]:      6144      6144      5917      5917      5856      5856      5273      5273      5370      5370      5365      5365      5872      5872      5977      5977 
dram[4]:      6144      6144      5916      5916      5774      5773      5369      5369      5370      5370      5364      5364      5871      5871      5980      5979 
dram[5]:      6046      6047      5999      5999      5775      5776      5370      5370      5368      5367      5366      5366      5871      5871      5979      5979 
dram[6]:      6046      6046      5999      5998      5754      5754      5371      5371      5368      5368      5365      5365      5775      5775      6077      6077 
dram[7]:      6045      6046      6000      6000      5756      5756      5370      5370      5304      5304      5462      5462      5775      5775      6076      6076 
dram[8]:      6045      6045      6000      6000      5721      5721      5371      5371      5304      5304      5462      5462      5775      5775      6077      6077 
dram[9]:      6143      6143      5999      5999      5723      5723      5369      5369      5306      5306      5462      5462      5775      5775      5979      5979 
dram[10]:      6142      6142      5999      5999      5725      5725      5370      5370      5306      5306      5399      5399      5871      5871      5980      5980 
total reads: 1006996
bank skew: 6144/5272 = 1.17
chip skew: 91584/91509 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       1103      1050      1133       987      1091       863      1022       974      1281      1159      1490      1137      1292      1047      1011       970
dram[1]:       1102      1048      1119       969      1088       862      1021       976      1281      1158      1473      1134      1292      1047      1011       969
dram[2]:       1110      1058      1118       971      1087       862      1026       978      1280      1158      1473      1136      1278      1046      1004       962
dram[3]:       1109      1056      1126       975      1087       861      1024       979      1282      1159      1465      1132      1280      1046      1002       962
dram[4]:       1108      1056      1124       976      1085       868      1026       977      1282      1159      1466      1133      1279      1046      1005       961
dram[5]:       1113      1058      1128       977      1085       869      1027       977      1282      1159      1470      1136      1279      1046      1003       962
dram[6]:       1111      1059      1129       977      1082       865      1026       977      1281      1158      1470      1137      1269      1052      1009       967
dram[7]:       1111      1060      1128       977      1080       865      1049       992      1275      1150      1476      1141      1269      1054      1009       966
dram[8]:       1109      1060      1142       977      1087       863      1050       993      1274      1151      1475      1140      1264      1047      1009       967
dram[9]:       1115      1065      1143       977      1085       863      1045       992      1275      1149      1476      1140      1262      1048      1001       957
dram[10]:       1116      1065      1134       977      1085       862      1045       993      1275      1151      1500      1132      1266      1041      1001       959
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2685239 n_act=16788 n_pre=16772 n_req=135481 n_rd=366052 n_write=175872 bw_util=0.3324
n_activity=1844418 dram_eff=0.5876
bk0: 24192a 3027211i bk1: 24188a 3038714i bk2: 24056a 3031066i bk3: 24056a 3040474i bk4: 23032a 3049411i bk5: 23032a 3049932i bk6: 21092a 3061933i bk7: 21092a 3068573i bk8: 21476a 3057365i bk9: 21476a 3058189i bk10: 21468a 3057189i bk11: 21468a 3063922i bk12: 23484a 3036017i bk13: 23484a 3045501i bk14: 24228a 3021628i bk15: 24228a 3027765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684455 n_act=17112 n_pre=17096 n_req=135515 n_rd=366188 n_write=175872 bw_util=0.3325
n_activity=1845022 dram_eff=0.5876
bk0: 24184a 3026435i bk1: 24184a 3038828i bk2: 23672a 3036160i bk3: 23672a 3041347i bk4: 23420a 3043395i bk5: 23420a 3044857i bk6: 21096a 3062208i bk7: 21096a 3067160i bk8: 21476a 3056915i bk9: 21476a 3061884i bk10: 21528a 3057827i bk11: 21528a 3064375i bk12: 23488a 3032512i bk13: 23488a 3039025i bk14: 24232a 3021205i bk15: 24228a 3027715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684683 n_act=16882 n_pre=16866 n_req=135573 n_rd=366292 n_write=176000 bw_util=0.3326
n_activity=1843956 dram_eff=0.5882
bk0: 24576a 3022092i bk1: 24576a 3029260i bk2: 23672a 3034529i bk3: 23672a 3044239i bk4: 23416a 3041190i bk5: 23416a 3045605i bk6: 21088a 3061559i bk7: 21088a 3068411i bk8: 21480a 3058375i bk9: 21480a 3062246i bk10: 21520a 3057752i bk11: 21520a 3066088i bk12: 23488a 3037376i bk13: 23488a 3046454i bk14: 23908a 3024024i bk15: 23904a 3028215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684287 n_act=17194 n_pre=17178 n_req=135516 n_rd=366192 n_write=175872 bw_util=0.3325
n_activity=1842137 dram_eff=0.5885
bk0: 24576a 3022451i bk1: 24576a 3034767i bk2: 23668a 3033417i bk3: 23668a 3040681i bk4: 23424a 3041193i bk5: 23424a 3045541i bk6: 21092a 3059373i bk7: 21092a 3066564i bk8: 21480a 3055085i bk9: 21480a 3057083i bk10: 21460a 3059659i bk11: 21460a 3064850i bk12: 23488a 3028872i bk13: 23488a 3039846i bk14: 23908a 3027341i bk15: 23908a 3031502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a8be28c30 :  mf: uid=20566052, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8864871), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684555 n_act=16945 n_pre=16929 n_req=135574 n_rd=366294 n_write=176000 bw_util=0.3326
n_activity=1843074 dram_eff=0.5885
bk0: 24576a 3022356i bk1: 24576a 3033699i bk2: 23664a 3035185i bk3: 23664a 3043460i bk4: 23096a 3044044i bk5: 23090a 3049034i bk6: 21476a 3056777i bk7: 21476a 3063434i bk8: 21480a 3055716i bk9: 21480a 3061297i bk10: 21456a 3058735i bk11: 21456a 3067631i bk12: 23484a 3036876i bk13: 23484a 3043810i bk14: 23920a 3022506i bk15: 23916a 3029527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684521 n_act=17075 n_pre=17059 n_req=135517 n_rd=366196 n_write=175872 bw_util=0.3325
n_activity=1846419 dram_eff=0.5872
bk0: 24184a 3026192i bk1: 24188a 3037502i bk2: 23996a 3033887i bk3: 23996a 3035123i bk4: 23100a 3047538i bk5: 23104a 3050110i bk6: 21480a 3056866i bk7: 21480a 3065080i bk8: 21472a 3055792i bk9: 21468a 3059599i bk10: 21464a 3062174i bk11: 21464a 3066857i bk12: 23484a 3036316i bk13: 23484a 3039410i bk14: 23916a 3029650i bk15: 23916a 3033193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8163
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684801 n_act=17015 n_pre=16999 n_req=135477 n_rd=366036 n_write=175872 bw_util=0.3324
n_activity=1840539 dram_eff=0.5889
bk0: 24184a 3025251i bk1: 24184a 3035051i bk2: 23996a 3033092i bk3: 23992a 3038152i bk4: 23016a 3046635i bk5: 23016a 3051896i bk6: 21484a 3055598i bk7: 21484a 3062659i bk8: 21472a 3054104i bk9: 21472a 3060599i bk10: 21460a 3056348i bk11: 21460a 3067504i bk12: 23100a 3036830i bk13: 23100a 3042785i bk14: 24308a 3019706i bk15: 24308a 3023894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684015 n_act=17144 n_pre=17128 n_req=135609 n_rd=366308 n_write=176128 bw_util=0.3327
n_activity=1841535 dram_eff=0.5891
bk0: 24180a 3027324i bk1: 24184a 3036686i bk2: 24000a 3031614i bk3: 24000a 3036353i bk4: 23024a 3046787i bk5: 23024a 3050559i bk6: 21480a 3057881i bk7: 21480a 3063455i bk8: 21216a 3055325i bk9: 21216a 3058628i bk10: 21848a 3052213i bk11: 21848a 3058878i bk12: 23100a 3037797i bk13: 23100a 3046461i bk14: 24304a 3023605i bk15: 24304a 3028860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a65845280 :  mf: uid=20566050, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8864871), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684631 n_act=17098 n_pre=17082 n_req=135478 n_rd=366040 n_write=175872 bw_util=0.3324
n_activity=1844572 dram_eff=0.5876
bk0: 24180a 3026728i bk1: 24180a 3038330i bk2: 24000a 3034233i bk3: 24000a 3040603i bk4: 22884a 3051149i bk5: 22884a 3053089i bk6: 21484a 3052382i bk7: 21484a 3057975i bk8: 21216a 3057247i bk9: 21216a 3065084i bk10: 21848a 3056057i bk11: 21848a 3059702i bk12: 23100a 3037256i bk13: 23100a 3045674i bk14: 24308a 3019878i bk15: 24308a 3025582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684635 n_act=17092 n_pre=17076 n_req=135480 n_rd=366048 n_write=175872 bw_util=0.3324
n_activity=1841808 dram_eff=0.5885
bk0: 24572a 3023292i bk1: 24572a 3030477i bk2: 23996a 3029517i bk3: 23996a 3037399i bk4: 22892a 3051013i bk5: 22892a 3054251i bk6: 21476a 3056836i bk7: 21476a 3063775i bk8: 21224a 3056682i bk9: 21224a 3063132i bk10: 21848a 3054652i bk11: 21848a 3059991i bk12: 23100a 3038680i bk13: 23100a 3046955i bk14: 23916a 3024914i bk15: 23916a 3031239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81826
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a656703e0 :  mf: uid=20566051, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8864867), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3260723 n_nop=2684209 n_act=17033 n_pre=17017 n_req=135616 n_rd=366336 n_write=176128 bw_util=0.3327
n_activity=1844932 dram_eff=0.5881
bk0: 24568a 3022139i bk1: 24568a 3032002i bk2: 23996a 3034506i bk3: 23996a 3039291i bk4: 22900a 3049590i bk5: 22900a 3051536i bk6: 21480a 3057922i bk7: 21480a 3060909i bk8: 21224a 3058348i bk9: 21224a 3063375i bk10: 21596a 3057082i bk11: 21596a 3063263i bk12: 23484a 3033010i bk13: 23484a 3038916i bk14: 23920a 3027887i bk15: 23920a 3032318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45757, Miss_rate = 0.676, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45756, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 1
L2_cache_bank[2]: Access = 67644, Miss = 45774, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45773, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45787, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45786, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45774, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45774, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45788, Miss_rate = 0.676, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45786, Miss_rate = 0.676, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45774, Miss_rate = 0.676, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45775, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45755, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45754, Miss_rate = 0.676, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45788, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45789, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 1
L2_cache_bank[16]: Access = 67660, Miss = 45755, Miss_rate = 0.676, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45755, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45756, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45756, Miss_rate = 0.676, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45792, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45792, Miss_rate = 0.676, Pending_hits = 1484, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1006996
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19685
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51417
	minimum = 6
	maximum = 45
Network latency average = 8.39231
	minimum = 6
	maximum = 42
Slowest packet = 2942027
Flit latency average = 6.85405
	minimum = 6
	maximum = 38
Slowest flit = 8109003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237187
	minimum = 0.0187693 (at node 5)
	maximum = 0.0281539 (at node 0)
Accepted packet rate average = 0.0237187
	minimum = 0.0187693 (at node 5)
	maximum = 0.0281539 (at node 0)
Injected flit rate average = 0.0653722
	minimum = 0.043251 (at node 5)
	maximum = 0.0866549 (at node 42)
Accepted flit rate average= 0.0653722
	minimum = 0.0601841 (at node 5)
	maximum = 0.0902762 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.99629 (32 samples)
	minimum = 6 (32 samples)
	maximum = 92.3438 (32 samples)
Network latency average = 8.73269 (32 samples)
	minimum = 6 (32 samples)
	maximum = 88.6562 (32 samples)
Flit latency average = 7.3321 (32 samples)
	minimum = 6 (32 samples)
	maximum = 84.875 (32 samples)
Fragmentation average = 0.0344592 (32 samples)
	minimum = 0 (32 samples)
	maximum = 43.5312 (32 samples)
Injected packet rate average = 0.0228552 (32 samples)
	minimum = 0.018086 (32 samples)
	maximum = 0.0271288 (32 samples)
Accepted packet rate average = 0.0228552 (32 samples)
	minimum = 0.018086 (32 samples)
	maximum = 0.0271288 (32 samples)
Injected flit rate average = 0.0629924 (32 samples)
	minimum = 0.0416759 (32 samples)
	maximum = 0.0835044 (32 samples)
Accepted flit rate average = 0.0629924 (32 samples)
	minimum = 0.0579942 (32 samples)
	maximum = 0.08699 (32 samples)
Injected packet size average = 2.75615 (32 samples)
Accepted packet size average = 2.75615 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 45 sec (4485 sec)
gpgpu_simulation_rate = 205833 (inst/sec)
gpgpu_simulation_rate = 1976 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 39047
gpu_sim_insn = 28848876
gpu_ipc =     738.8244
gpu_tot_sim_cycle = 9126069
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     104.3180
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 17228
partiton_reqs_in_parallel = 859034
partiton_reqs_in_parallel_total    = 38537391
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3169
partiton_reqs_in_parallel_util = 859034
partiton_reqs_in_parallel_util_total    = 38537391
gpu_sim_cycle_parition_util = 39047
gpu_tot_sim_cycle_parition_util    = 1755061
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9588
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     112.8854 GB/Sec
L2_BW_total  =      15.9440 GB/Sec
gpu_total_sim_rate=207636

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19111342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159293, 153059, 153347, 158923, 159310, 153123, 153373, 158933, 43529, 41791, 41917, 28925, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 191635
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:992552	W0_Idle:6788463	W0_Scoreboard:59472258	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1071 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 9126068 
mrq_lat_table:687193 	108088 	74610 	163098 	200031 	155081 	91507 	42551 	11240 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	979089 	538410 	1415 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1370771 	62259 	369 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	869270 	163865 	2563 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2413 	193 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.316354  7.932652  8.699340  8.602051  7.595467  7.542857  8.389706  8.100406  8.358895  8.307927  8.161485  7.816523  9.130214  9.093212  8.014592  7.872681 
dram[1]:  8.769086  8.835708  7.806396  7.507897  7.123102  7.089101  9.397647  9.015801  8.790322  8.885870  7.626754  7.472960  8.086487  7.908370  8.134147  7.800334 
dram[2]:  8.647861  8.463045  8.846230  8.577398  7.381938  7.273469  8.459745  8.066667  8.753747  8.308943  8.094339  7.936709  9.244079  9.075834  7.437956  7.180893 
dram[3]:  8.824512  8.907216  7.712212  7.646909  7.298935  7.067407  9.440898  8.894209  8.192385  7.922481  7.610122  7.553488  8.491959  8.108401  8.073064  7.554366 
dram[4]:  8.791860  8.824512  8.591817  8.462980  7.405589  7.221305  8.473084  8.420782  8.463768  8.176000  8.361483  8.176233  8.790401  8.555767  7.269413  7.160812 
dram[5]:  8.255546  8.000860  8.088830  7.907997  7.521066  7.235732  9.302273  9.366133  7.859615  7.950389  8.032641  7.697630  9.020101  8.654774  7.754015  7.506546 
dram[6]:  8.937560  8.671016  8.539461  8.522706  7.338940  7.289891  8.457644  8.337068  8.568134  8.444215  8.047572  8.063555  8.104340  7.928636  7.564972  7.522472 
dram[7]:  8.225464  7.972579  7.895279  7.645885  7.985362  7.415463  9.496520  9.366133  7.391544  7.206093  8.179941  7.945559  8.946993  8.883603  7.797005  7.539823 
dram[8]:  8.801325  8.542700  8.636620  8.524560  7.258173  7.103364  8.457644  8.457644  8.429770  8.058116  7.915319  7.930410  8.399043  8.044913  7.850084  7.311233 
dram[9]:  8.241978  8.046571  8.074627  7.813934  8.101964  7.698667  9.014318  8.974781  7.433456  7.406077  8.196059  7.885308  9.076526  8.983624  7.537387  7.403551 
dram[10]:  9.075454  9.110259  8.399087  8.635681  7.141797  6.924860  9.136161  8.995605  8.291753  7.823930  7.761137  7.702728  8.129529  8.049327  7.801021  7.606965 
average row locality = 1537460/189647 = 8.106956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6237      6236      6198      6198      5931      5931      5446      5446      5535      5535      5529      5529      6063      6063      6249      6249 
dram[1]:      6235      6235      6099      6099      6031      6031      5447      5447      5535      5535      5545      5545      6064      6064      6250      6249 
dram[2]:      6336      6336      6099      6099      6030      6030      5445      5445      5536      5536      5543      5543      6064      6064      6166      6165 
dram[3]:      6336      6336      6098      6098      6032      6032      5446      5446      5536      5536      5528      5528      6064      6064      6166      6166 
dram[4]:      6336      6336      6097      6097      5948      5947      5545      5545      5536      5536      5527      5527      6063      6063      6169      6168 
dram[5]:      6235      6236      6182      6182      5949      5950      5546      5546      5534      5533      5529      5529      6063      6063      6168      6168 
dram[6]:      6235      6235      6182      6181      5928      5928      5547      5547      5534      5534      5528      5528      5964      5964      6269      6269 
dram[7]:      6234      6235      6183      6183      5930      5930      5546      5546      5468      5468      5628      5628      5964      5964      6268      6268 
dram[8]:      6234      6234      6183      6183      5894      5894      5547      5547      5468      5468      5628      5628      5964      5964      6269      6269 
dram[9]:      6335      6335      6182      6182      5896      5896      5545      5545      5469      5469      5628      5628      5964      5964      6168      6168 
dram[10]:      6334      6334      6182      6182      5898      5898      5546      5546      5469      5469      5563      5563      6063      6063      6169      6169 
total reads: 1038500
bank skew: 6336/5445 = 1.16
chip skew: 94448/94373 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:       1076      1025      1106       964      1066       844       997       950      1249      1130      1453      1110      1258      1021       987       947
dram[1]:       1076      1023      1093       947      1063       844       996       952      1249      1129      1436      1107      1258      1020       986       946
dram[2]:       1083      1032      1092       949      1062       843      1001       954      1248      1130      1435      1108      1244      1020       980       939
dram[3]:       1082      1031      1099       953      1062       842       999       955      1250      1131      1428      1105      1246      1020       978       939
dram[4]:       1081      1031      1097       954      1060       850      1001       953      1250      1130      1429      1106      1244      1020       981       938
dram[5]:       1086      1032      1102       955      1060       851      1002       953      1250      1131      1433      1109      1245      1020       979       939
dram[6]:       1085      1034      1102       955      1057       846      1001       953      1249      1130      1432      1109      1236      1025       985       944
dram[7]:       1084      1034      1101       954      1056       847      1023       968      1243      1122      1439      1113      1236      1027       985       943
dram[8]:       1082      1035      1115       955      1062       844      1024       969      1243      1122      1438      1112      1230      1020       984       944
dram[9]:       1087      1039      1116       955      1060       845      1019       968      1244      1121      1438      1112      1228      1021       977       934
dram[10]:       1089      1039      1108       955      1060       843      1019       968      1243      1123      1461      1104      1232      1015       977       936
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2740398 n_act=16988 n_pre=16972 n_req=139717 n_rd=377500 n_write=181368 bw_util=0.3353
n_activity=1900191 dram_eff=0.5882
bk0: 24948a 3092991i bk1: 24944a 3105179i bk2: 24792a 3097049i bk3: 24792a 3107189i bk4: 23724a 3116617i bk5: 23724a 3116909i bk6: 21784a 3128759i bk7: 21784a 3135457i bk8: 22140a 3124073i bk9: 22140a 3125053i bk10: 22116a 3124128i bk11: 22116a 3130863i bk12: 24252a 3101815i bk13: 24252a 3111149i bk14: 24996a 3086958i bk15: 24996a 3093547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9a65ec9f30 :  mf: uid=21208696, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9126068), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739596 n_act=17318 n_pre=17302 n_req=139753 n_rd=377642 n_write=181368 bw_util=0.3354
n_activity=1900986 dram_eff=0.5881
bk0: 24940a 3092297i bk1: 24940a 3105118i bk2: 24396a 3102463i bk3: 24394a 3107966i bk4: 24124a 3110348i bk5: 24124a 3111597i bk6: 21788a 3129035i bk7: 21788a 3133980i bk8: 22140a 3123703i bk9: 22140a 3129055i bk10: 22180a 3124946i bk11: 22180a 3131578i bk12: 24256a 3098099i bk13: 24256a 3104904i bk14: 25000a 3086554i bk15: 24996a 3093294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739830 n_act=17084 n_pre=17068 n_req=139811 n_rd=377748 n_write=181496 bw_util=0.3356
n_activity=1899584 dram_eff=0.5888
bk0: 25344a 3087841i bk1: 25344a 3095069i bk2: 24396a 3100865i bk3: 24396a 3110776i bk4: 24120a 3107757i bk5: 24120a 3112118i bk6: 21780a 3128347i bk7: 21780a 3135531i bk8: 22144a 3124980i bk9: 22144a 3129364i bk10: 22172a 3124687i bk11: 22172a 3132943i bk12: 24256a 3102687i bk13: 24256a 3112439i bk14: 24664a 3089460i bk15: 24660a 3094037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83431
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739410 n_act=17408 n_pre=17392 n_req=139754 n_rd=377648 n_write=181368 bw_util=0.3354
n_activity=1898126 dram_eff=0.589
bk0: 25344a 3088059i bk1: 25344a 3101018i bk2: 24392a 3099574i bk3: 24392a 3107155i bk4: 24128a 3108239i bk5: 24128a 3112481i bk6: 21784a 3126268i bk7: 21784a 3133626i bk8: 22144a 3121595i bk9: 22144a 3123754i bk10: 22112a 3126531i bk11: 22112a 3131806i bk12: 24256a 3094367i bk13: 24256a 3105204i bk14: 24664a 3092687i bk15: 24664a 3097047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739680 n_act=17149 n_pre=17133 n_req=139816 n_rd=377760 n_write=181504 bw_util=0.3356
n_activity=1899075 dram_eff=0.589
bk0: 25344a 3087845i bk1: 25344a 3099901i bk2: 24388a 3101813i bk3: 24388a 3110081i bk4: 23792a 3110719i bk5: 23788a 3115942i bk6: 22180a 3123233i bk7: 22180a 3130370i bk8: 22144a 3122388i bk9: 22144a 3127938i bk10: 22108a 3125813i bk11: 22108a 3134836i bk12: 24252a 3102543i bk13: 24252a 3110374i bk14: 24676a 3088395i bk15: 24672a 3095719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739648 n_act=17287 n_pre=17271 n_req=139755 n_rd=377652 n_write=181368 bw_util=0.3354
n_activity=1902358 dram_eff=0.5877
bk0: 24940a 3091945i bk1: 24944a 3103938i bk2: 24728a 3100361i bk3: 24728a 3101577i bk4: 23796a 3114729i bk5: 23800a 3116815i bk6: 22184a 3123720i bk7: 22184a 3131832i bk8: 22136a 3122193i bk9: 22132a 3126578i bk10: 22116a 3129298i bk11: 22116a 3133714i bk12: 24252a 3102133i bk13: 24252a 3104970i bk14: 24672a 3095225i bk15: 24672a 3099096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8204
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739944 n_act=17219 n_pre=17203 n_req=139715 n_rd=377492 n_write=181368 bw_util=0.3353
n_activity=1896436 dram_eff=0.5894
bk0: 24940a 3091023i bk1: 24940a 3101285i bk2: 24728a 3099225i bk3: 24724a 3104475i bk4: 23712a 3113634i bk5: 23712a 3119228i bk6: 22188a 3122159i bk7: 22188a 3129686i bk8: 22136a 3120585i bk9: 22136a 3127718i bk10: 22112a 3123161i bk11: 22112a 3134625i bk12: 23856a 3102334i bk13: 23856a 3108971i bk14: 25076a 3085477i bk15: 25076a 3089777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84308
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739130 n_act=17354 n_pre=17338 n_req=139851 n_rd=377772 n_write=181632 bw_util=0.3357
n_activity=1897632 dram_eff=0.5896
bk0: 24936a 3093489i bk1: 24940a 3103137i bk2: 24732a 3098317i bk3: 24732a 3102914i bk4: 23720a 3113710i bk5: 23720a 3117446i bk6: 22184a 3124402i bk7: 22184a 3130290i bk8: 21872a 3121968i bk9: 21872a 3125539i bk10: 22512a 3118552i bk11: 22512a 3125667i bk12: 23856a 3103665i bk13: 23856a 3112271i bk14: 25072a 3089017i bk15: 25072a 3094839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81552
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739774 n_act=17302 n_pre=17286 n_req=139716 n_rd=377496 n_write=181368 bw_util=0.3353
n_activity=1900163 dram_eff=0.5882
bk0: 24936a 3092842i bk1: 24936a 3104790i bk2: 24732a 3100321i bk3: 24732a 3106718i bk4: 23576a 3118003i bk5: 23576a 3120130i bk6: 22188a 3119037i bk7: 22188a 3125045i bk8: 21872a 3123744i bk9: 21872a 3131744i bk10: 22512a 3123023i bk11: 22512a 3126582i bk12: 23856a 3102726i bk13: 23856a 3111985i bk14: 25076a 3085299i bk15: 25076a 3091485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8248
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739774 n_act=17302 n_pre=17286 n_req=139716 n_rd=377496 n_write=181368 bw_util=0.3353
n_activity=1897759 dram_eff=0.589
bk0: 25340a 3089236i bk1: 25340a 3096826i bk2: 24728a 3095718i bk3: 24728a 3103937i bk4: 23584a 3117927i bk5: 23584a 3121239i bk6: 22180a 3123388i bk7: 22180a 3131113i bk8: 21876a 3123784i bk9: 21876a 3130243i bk10: 22512a 3121165i bk11: 22512a 3127397i bk12: 23856a 3104575i bk13: 23856a 3112999i bk14: 24672a 3090404i bk15: 24672a 3097011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3333226 n_nop=2739344 n_act=17237 n_pre=17221 n_req=139856 n_rd=377792 n_write=181632 bw_util=0.3357
n_activity=1900763 dram_eff=0.5886
bk0: 25336a 3087690i bk1: 25336a 3097956i bk2: 24728a 3100637i bk3: 24728a 3105508i bk4: 23592a 3116627i bk5: 23592a 3118747i bk6: 22184a 3124610i bk7: 22184a 3127654i bk8: 21876a 3125223i bk9: 21876a 3130382i bk10: 22252a 3123982i bk11: 22252a 3129991i bk12: 24252a 3099076i bk13: 24252a 3105118i bk14: 24676a 3093345i bk15: 24676a 3098260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47188, Miss_rate = 0.676, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 47187, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 1
L2_cache_bank[2]: Access = 69757, Miss = 47206, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 47205, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 47219, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 47218, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 47206, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 47206, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47221, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 47219, Miss_rate = 0.676, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47206, Miss_rate = 0.676, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 47207, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 47187, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 47186, Miss_rate = 0.676, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47221, Miss_rate = 0.676, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47222, Miss_rate = 0.676, Pending_hits = 1511, Reservation_fails = 1
L2_cache_bank[16]: Access = 69774, Miss = 47187, Miss_rate = 0.676, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 47187, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 47187, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47187, Miss_rate = 0.676, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47224, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 47224, Miss_rate = 0.676, Pending_hits = 1487, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1038500
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19747
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56771
	minimum = 6
	maximum = 50
Network latency average = 8.43796
	minimum = 6
	maximum = 45
Slowest packet = 2977965
Flit latency average = 6.91435
	minimum = 6
	maximum = 41
Slowest flit = 8439665
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238201
	minimum = 0.0188496 (at node 0)
	maximum = 0.0282743 (at node 7)
Accepted packet rate average = 0.0238201
	minimum = 0.0188496 (at node 0)
	maximum = 0.0282743 (at node 7)
Injected flit rate average = 0.0656518
	minimum = 0.0434359 (at node 0)
	maximum = 0.0870256 (at node 42)
Accepted flit rate average= 0.0656518
	minimum = 0.0604415 (at node 0)
	maximum = 0.0906623 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9833 (33 samples)
	minimum = 6 (33 samples)
	maximum = 91.0606 (33 samples)
Network latency average = 8.72376 (33 samples)
	minimum = 6 (33 samples)
	maximum = 87.3333 (33 samples)
Flit latency average = 7.31944 (33 samples)
	minimum = 6 (33 samples)
	maximum = 83.5455 (33 samples)
Fragmentation average = 0.033415 (33 samples)
	minimum = 0 (33 samples)
	maximum = 42.2121 (33 samples)
Injected packet rate average = 0.0228844 (33 samples)
	minimum = 0.0181092 (33 samples)
	maximum = 0.0271635 (33 samples)
Accepted packet rate average = 0.0228844 (33 samples)
	minimum = 0.0181092 (33 samples)
	maximum = 0.0271635 (33 samples)
Injected flit rate average = 0.063073 (33 samples)
	minimum = 0.0417292 (33 samples)
	maximum = 0.0836111 (33 samples)
Accepted flit rate average = 0.063073 (33 samples)
	minimum = 0.0580684 (33 samples)
	maximum = 0.0871013 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 25 sec (4585 sec)
gpgpu_simulation_rate = 207636 (inst/sec)
gpgpu_simulation_rate = 1990 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39167
gpu_sim_insn = 28848876
gpu_ipc =     736.5608
gpu_tot_sim_cycle = 9387386
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     104.4872
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 17625
partiton_reqs_in_parallel = 861674
partiton_reqs_in_parallel_total    = 39396425
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2885
partiton_reqs_in_parallel_util = 861674
partiton_reqs_in_parallel_util_total    = 39396425
gpu_sim_cycle_parition_util = 39167
gpu_tot_sim_cycle_parition_util    = 1794108
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9597
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.5395 GB/Sec
L2_BW_total  =      15.9697 GB/Sec
gpu_total_sim_rate=209272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164120, 157696, 157994, 163744, 164138, 157770, 158020, 163744, 43529, 41791, 41917, 28925, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 191684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1097
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1022753	W0_Idle:6804016	W0_Scoreboard:60611112	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1046 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 9387385 
mrq_lat_table:706255 	110563 	76684 	168772 	207115 	160680 	94482 	44208 	11264 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1007640 	556353 	1425 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1415092 	64415 	395 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	895904 	168555 	2623 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2489 	195 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.146134  7.775345  8.567057  8.460444  7.449047  7.412201  8.221000  7.920039  8.211501  8.147969  8.004771  7.710478  8.997076  8.962136  7.874693  7.741546 
dram[1]:  8.659440  8.754338  7.665843  7.362846  7.003808  6.919488  9.300905  8.898269  8.703512  8.739627  7.517889  7.359895  7.924464  7.771044  8.000000  7.637013 
dram[2]:  8.463267  8.291279  8.729147  8.459582  7.234461  7.166797  8.286290  7.934363  8.580448  8.148936  7.972486  7.780556  9.086615  8.945737  7.316034  7.032018 
dram[3]:  8.704000  8.766338  7.627355  7.528698  7.157198  6.889139  9.320862  8.764392  8.086372  7.801852  7.473214  7.393993  8.362319  8.000000  7.963744  7.437008 
dram[4]:  8.627313  8.657825  8.442430  8.306869  7.237370  7.066562  8.292323  8.243640  8.342574  8.009505  8.286139  8.078185  8.611008  8.407104  7.179331  7.044743 
dram[5]:  8.158298  7.864643  7.937239  7.755519  7.416598  7.091123  9.178649  9.239035  7.714286  7.799074  7.897170  7.582428  8.893064  8.563080  7.612409  7.368955 
dram[6]:  8.818768  8.536064  8.416149  8.400354  7.163087  7.140365  8.343564  8.197471  8.474849  8.291339  7.971428  8.017241  7.932337  7.728596  7.431101  7.368702 
dram[7]:  8.074979  7.825306  7.781788  7.522601  7.838120  7.233735  9.362223  9.239035  7.244755  7.083761  8.044090  7.795455  8.850000  8.841332  7.672496  7.430331 
dram[8]:  8.705722  8.371179  8.492391  8.372462  7.085646  6.964147  8.343564  8.277996  8.354838  7.923518  7.852564  7.881434  8.221312  7.904553  7.685510  7.150371 
dram[9]:  8.058436  7.839071  7.923976  7.655367  7.958148  7.529065  8.849790  8.849790  7.323321  7.310406  8.074388  7.725225  8.973161  8.798245  7.432730  7.283731 
dram[10]:  8.973419  9.023042  8.240661  8.461195  7.021995  6.818459  9.040772  8.888186  8.207921  7.690167  7.672727  7.603604  7.978393  7.876280  7.656402  7.451104 
average row locality = 1584084/198741 = 7.970595
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6426      6425      6390      6390      6118      6118      5603      5603      5705      5705      5703      5703      6239      6239      6436      6436 
dram[1]:      6424      6424      6288      6288      6221      6221      5604      5604      5705      5705      5719      5719      6240      6240      6437      6436 
dram[2]:      6528      6528      6288      6288      6220      6220      5602      5602      5706      5706      5717      5717      6240      6240      6351      6350 
dram[3]:      6528      6528      6287      6287      6222      6222      5603      5603      5706      5706      5701      5701      6240      6240      6351      6351 
dram[4]:      6528      6528      6286      6286      6135      6134      5705      5705      5706      5706      5700      5700      6239      6239      6354      6353 
dram[5]:      6424      6425      6374      6374      6136      6137      5706      5706      5704      5703      5702      5702      6239      6239      6353      6353 
dram[6]:      6424      6424      6374      6373      6114      6114      5707      5707      5704      5704      5701      5701      6137      6137      6457      6457 
dram[7]:      6423      6424      6375      6375      6116      6116      5706      5706      5636      5636      5804      5804      6137      6137      6456      6456 
dram[8]:      6423      6423      6375      6375      6079      6079      5707      5707      5636      5636      5804      5804      6137      6137      6457      6457 
dram[9]:      6527      6527      6374      6374      6081      6081      5705      5705      5638      5638      5804      5804      6137      6137      6353      6353 
dram[10]:      6526      6526      6374      6374      6083      6083      5706      5706      5638      5638      5737      5737      6239      6239      6354      6354 
total reads: 1070004
bank skew: 6528/5602 = 1.17
chip skew: 97314/97235 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:       1051      1001      1079       942      1040       825       975       929      1218      1103      1416      1083      1230       999       965       926
dram[1]:       1051       999      1066       925      1037       824       974       931      1219      1103      1400      1080      1229       998       964       925
dram[2]:       1058      1009      1065       927      1036       824       979       933      1218      1103      1399      1082      1216       998       958       918
dram[3]:       1057      1007      1073       931      1036       823       977       934      1220      1104      1392      1078      1218       998       956       919
dram[4]:       1056      1007      1071       932      1034       830       979       932      1219      1103      1393      1079      1217       998       959       917
dram[5]:       1060      1009      1075       933      1034       831       980       932      1219      1104      1397      1082      1216       998       957       918
dram[6]:       1059      1010      1075       933      1031       826       979       932      1218      1103      1396      1083      1208      1003       963       923
dram[7]:       1059      1010      1075       932      1030       827      1001       947      1213      1095      1403      1087      1208      1005       963       922
dram[8]:       1057      1011      1088       932      1036       825      1001       947      1212      1096      1402      1086      1203       998       962       923
dram[9]:       1062      1015      1089       932      1034       825       997       946      1213      1094      1402      1085      1201       999       956       913
dram[10]:       1063      1015      1081       933      1034       824       996       947      1213      1096      1424      1078      1205       993       955       916
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2794508 n_act=17820 n_pre=17804 n_req=143955 n_rd=388956 n_write=186864 bw_util=0.3381
n_activity=1960230 dram_eff=0.5875
bk0: 25704a 3158164i bk1: 25700a 3170856i bk2: 25560a 3162524i bk3: 25560a 3172945i bk4: 24472a 3181839i bk5: 24472a 3182468i bk6: 22412a 3195681i bk7: 22412a 3202162i bk8: 22820a 3190695i bk9: 22820a 3191460i bk10: 22812a 3190466i bk11: 22812a 3197694i bk12: 24956a 3168006i bk13: 24956a 3177686i bk14: 25744a 3152232i bk15: 25744a 3159264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793728 n_act=18138 n_pre=18122 n_req=143991 n_rd=389100 n_write=186864 bw_util=0.3382
n_activity=1960773 dram_eff=0.5875
bk0: 25696a 3157664i bk1: 25696a 3171207i bk2: 25152a 3168066i bk3: 25152a 3173601i bk4: 24884a 3176130i bk5: 24884a 3177048i bk6: 22416a 3195460i bk7: 22416a 3200614i bk8: 22820a 3190195i bk9: 22820a 3195470i bk10: 22876a 3191720i bk11: 22876a 3197984i bk12: 24960a 3164014i bk13: 24960a 3171190i bk14: 25748a 3151951i bk15: 25744a 3158742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793916 n_act=17920 n_pre=17904 n_req=144053 n_rd=389212 n_write=187000 bw_util=0.3384
n_activity=1958979 dram_eff=0.5883
bk0: 26112a 3153270i bk1: 26112a 3160423i bk2: 25152a 3166479i bk3: 25152a 3176538i bk4: 24880a 3172847i bk5: 24880a 3177610i bk6: 22408a 3194709i bk7: 22408a 3202549i bk8: 22824a 3191473i bk9: 22824a 3195689i bk10: 22868a 3190920i bk11: 22868a 3199313i bk12: 24960a 3169172i bk13: 24960a 3178970i bk14: 25404a 3154900i bk15: 25400a 3159536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793544 n_act=18228 n_pre=18212 n_req=143992 n_rd=389104 n_write=186864 bw_util=0.3382
n_activity=1957918 dram_eff=0.5883
bk0: 26112a 3153396i bk1: 26112a 3166557i bk2: 25148a 3164992i bk3: 25148a 3172684i bk4: 24888a 3173815i bk5: 24888a 3177702i bk6: 22412a 3192618i bk7: 22412a 3200440i bk8: 22824a 3187840i bk9: 22824a 3190038i bk10: 22804a 3193238i bk11: 22804a 3198123i bk12: 24960a 3160218i bk13: 24960a 3171409i bk14: 25404a 3158219i bk15: 25404a 3162497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a84c6c450 :  mf: uid=21851340, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9387385), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793780 n_act=17987 n_pre=17971 n_req=144054 n_rd=389214 n_write=187000 bw_util=0.3384
n_activity=1958396 dram_eff=0.5885
bk0: 26112a 3153025i bk1: 26112a 3165761i bk2: 25144a 3166758i bk3: 25144a 3175758i bk4: 24540a 3176069i bk5: 24534a 3181684i bk6: 22820a 3189417i bk7: 22820a 3197202i bk8: 22824a 3189013i bk9: 22824a 3194445i bk10: 22800a 3192312i bk11: 22800a 3201506i bk12: 24956a 3168630i bk13: 24956a 3176506i bk14: 25416a 3153867i bk15: 25412a 3161164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793782 n_act=18107 n_pre=18091 n_req=143993 n_rd=389108 n_write=186864 bw_util=0.3382
n_activity=1961738 dram_eff=0.5872
bk0: 25696a 3157409i bk1: 25700a 3169125i bk2: 25496a 3165628i bk3: 25496a 3166682i bk4: 24544a 3180244i bk5: 24548a 3182370i bk6: 22824a 3189971i bk7: 22824a 3198758i bk8: 22816a 3188702i bk9: 22812a 3193130i bk10: 22808a 3195611i bk11: 22808a 3200371i bk12: 24956a 3168720i bk13: 24956a 3171332i bk14: 25412a 3160878i bk15: 25412a 3164685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83122
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2794082 n_act=18041 n_pre=18025 n_req=143951 n_rd=388940 n_write=186864 bw_util=0.3381
n_activity=1955350 dram_eff=0.589
bk0: 25696a 3156375i bk1: 25696a 3166586i bk2: 25496a 3164577i bk3: 25492a 3170125i bk4: 24456a 3178896i bk5: 24456a 3185077i bk6: 22828a 3188571i bk7: 22828a 3196188i bk8: 22816a 3187088i bk9: 22816a 3194031i bk10: 22804a 3189373i bk11: 22804a 3201266i bk12: 24548a 3168580i bk13: 24548a 3175222i bk14: 25828a 3151068i bk15: 25828a 3155000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793252 n_act=18176 n_pre=18160 n_req=144091 n_rd=389228 n_write=187136 bw_util=0.3384
n_activity=1956958 dram_eff=0.589
bk0: 25692a 3158698i bk1: 25696a 3168479i bk2: 25500a 3163565i bk3: 25500a 3168269i bk4: 24464a 3179055i bk5: 24464a 3182575i bk6: 22824a 3190521i bk7: 22824a 3197089i bk8: 22544a 3188026i bk9: 22544a 3192400i bk10: 23216a 3184885i bk11: 23216a 3191948i bk12: 24548a 3169825i bk13: 24548a 3179127i bk14: 25824a 3154654i bk15: 25824a 3160216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83046
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9a666c0620 :  mf: uid=21851338, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9387380), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793896 n_act=18132 n_pre=18116 n_req=143952 n_rd=388944 n_write=186864 bw_util=0.3381
n_activity=1959461 dram_eff=0.5877
bk0: 25692a 3158012i bk1: 25692a 3170274i bk2: 25500a 3165985i bk3: 25500a 3172275i bk4: 24316a 3183744i bk5: 24316a 3185705i bk6: 22828a 3185589i bk7: 22828a 3191592i bk8: 22544a 3190238i bk9: 22544a 3198044i bk10: 23216a 3189541i bk11: 23216a 3193208i bk12: 24548a 3168846i bk13: 24548a 3178603i bk14: 25828a 3150832i bk15: 25828a 3156491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793848 n_act=18152 n_pre=18136 n_req=143954 n_rd=388952 n_write=186864 bw_util=0.3381
n_activity=1957060 dram_eff=0.5885
bk0: 26108a 3154690i bk1: 26108a 3162003i bk2: 25496a 3160696i bk3: 25496a 3169154i bk4: 24324a 3183695i bk5: 24324a 3186903i bk6: 22820a 3189750i bk7: 22820a 3197796i bk8: 22552a 3190206i bk9: 22552a 3197012i bk10: 23216a 3187579i bk11: 23216a 3193561i bk12: 24548a 3170974i bk13: 24548a 3178973i bk14: 25412a 3156193i bk15: 25412a 3162455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83324
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9a665e6a60 :  mf: uid=21851339, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9387384), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3405952 n_nop=2793494 n_act=18041 n_pre=18025 n_req=144098 n_rd=389256 n_write=187136 bw_util=0.3385
n_activity=1959699 dram_eff=0.5882
bk0: 26104a 3153053i bk1: 26104a 3163457i bk2: 25496a 3165796i bk3: 25496a 3170815i bk4: 24332a 3182624i bk5: 24332a 3184473i bk6: 22824a 3191305i bk7: 22824a 3194267i bk8: 22552a 3191668i bk9: 22552a 3196791i bk10: 22948a 3190519i bk11: 22948a 3196921i bk12: 24956a 3164631i bk13: 24956a 3171291i bk14: 25416a 3158963i bk15: 25416a 3163554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48620, Miss_rate = 0.676, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48619, Miss_rate = 0.677, Pending_hits = 1483, Reservation_fails = 1
L2_cache_bank[2]: Access = 71870, Miss = 48638, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48637, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48652, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48651, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48638, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48638, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48653, Miss_rate = 0.676, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48651, Miss_rate = 0.676, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48638, Miss_rate = 0.676, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48639, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48618, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48617, Miss_rate = 0.676, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48653, Miss_rate = 0.676, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48654, Miss_rate = 0.676, Pending_hits = 1521, Reservation_fails = 1
L2_cache_bank[16]: Access = 71887, Miss = 48618, Miss_rate = 0.676, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48618, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48619, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48619, Miss_rate = 0.676, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48657, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48657, Miss_rate = 0.676, Pending_hits = 1494, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1070004
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19881
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 491579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 555906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.106

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53243
	minimum = 6
	maximum = 42
Network latency average = 8.40744
	minimum = 6
	maximum = 39
Slowest packet = 3072072
Flit latency average = 6.86937
	minimum = 6
	maximum = 35
Slowest flit = 8467224
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237471
	minimum = 0.0187918 (at node 0)
	maximum = 0.0281877 (at node 15)
Accepted packet rate average = 0.0237471
	minimum = 0.0187918 (at node 0)
	maximum = 0.0281877 (at node 15)
Injected flit rate average = 0.0654506
	minimum = 0.0433029 (at node 0)
	maximum = 0.0867589 (at node 42)
Accepted flit rate average= 0.0654506
	minimum = 0.0602563 (at node 0)
	maximum = 0.0903845 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.97004 (34 samples)
	minimum = 6 (34 samples)
	maximum = 89.6176 (34 samples)
Network latency average = 8.71445 (34 samples)
	minimum = 6 (34 samples)
	maximum = 85.9118 (34 samples)
Flit latency average = 7.3062 (34 samples)
	minimum = 6 (34 samples)
	maximum = 82.1176 (34 samples)
Fragmentation average = 0.0324322 (34 samples)
	minimum = 0 (34 samples)
	maximum = 40.9706 (34 samples)
Injected packet rate average = 0.0229098 (34 samples)
	minimum = 0.0181293 (34 samples)
	maximum = 0.0271936 (34 samples)
Accepted packet rate average = 0.0229098 (34 samples)
	minimum = 0.0181293 (34 samples)
	maximum = 0.0271936 (34 samples)
Injected flit rate average = 0.0631429 (34 samples)
	minimum = 0.0417755 (34 samples)
	maximum = 0.0837036 (34 samples)
Accepted flit rate average = 0.0631429 (34 samples)
	minimum = 0.0581327 (34 samples)
	maximum = 0.0871978 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 7 sec (4687 sec)
gpgpu_simulation_rate = 209272 (inst/sec)
gpgpu_simulation_rate = 2002 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38856
gpu_sim_insn = 28848876
gpu_ipc =     742.4561
gpu_tot_sim_cycle = 9648392
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     104.6507
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 18598
partiton_reqs_in_parallel = 854832
partiton_reqs_in_parallel_total    = 40258099
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2611
partiton_reqs_in_parallel_util = 854832
partiton_reqs_in_parallel_util_total    = 40258099
gpu_sim_cycle_parition_util = 38856
gpu_tot_sim_cycle_parition_util    = 1833275
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9605
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.4403 GB/Sec
L2_BW_total  =      15.9946 GB/Sec
gpu_total_sim_rate=210927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168949, 162329, 162641, 168557, 168970, 162408, 162670, 168566, 48367, 46433, 46577, 30124, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 191721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1052817	W0_Idle:6819013	W0_Scoreboard:61736445	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1022 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 9648391 
mrq_lat_table:727423 	114500 	79273 	173307 	212541 	165223 	97525 	45488 	11367 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1040293 	570167 	1462 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1459303 	66686 	413 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	921980 	173747 	2738 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2564 	197 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.301093  7.926908  8.702222  8.595259  7.587028  7.549837  8.378833  8.075310  8.361620  8.297607  8.142453  7.846364  9.170520  9.135317  8.018623  7.884554 
dram[1]:  8.818588  8.914183  7.794955  7.490227  7.138973  7.053731  9.465921  9.060963  8.838940  8.875128  7.653097  7.493934  8.088360  7.933333  8.131363  7.767059 
dram[2]:  8.622754  8.449287  8.862164  8.591928  7.372075  7.303710  8.444666  8.089780  8.733132  8.298565  8.110694  7.917583  9.260700  9.118774  7.453640  7.167281 
dram[3]:  8.865436  8.928255  7.756275  7.657074  7.293982  7.023031  9.486002  8.907466  8.219905  7.934126  7.608657  7.528846  8.515205  8.150685  8.092346  7.563764 
dram[4]:  8.788143  8.818897  8.574754  8.438766  7.374404  7.201863  8.452775  8.403679  8.477028  8.142723  8.426615  8.217557  8.781365  8.575676  7.315790  7.180074 
dram[5]:  8.313396  8.017059  8.068652  7.886014  7.555375  7.226635  9.345532  9.406284  7.846154  7.931382  8.035448  7.718638  9.048479  8.717033  7.739857  7.495378 
dram[6]:  8.979072  8.694273  8.549518  8.533683  7.299685  7.276730  8.504408  8.357074  8.609732  8.425656  8.110169  8.156250  8.094783  7.888983  7.571211  7.508308 
dram[7]:  8.229358  7.977365  7.912409  7.651765  7.981034  7.371019  9.530187  9.406284  7.372515  7.210482  8.185529  7.935252  9.002901  8.994203  7.802198  7.558935 
dram[8]:  8.865229  8.528090  8.625995  8.505667  7.220912  7.098145  8.504408  8.421921  8.470705  8.039585  7.992754  8.021818  8.386486  8.052768  7.827559  7.288123 
dram[9]:  8.214344  7.992863  8.055326  7.785315  8.101411  7.668614  9.014538  9.014538  7.450655  7.437664  8.216015  7.864528  9.126471  8.950961  7.559441  7.421052 
dram[10]:  9.136899  9.186873  8.373390  8.594713  7.156542  6.950832  9.206787  9.053181  8.322927  7.805123  7.810252  7.740642  8.142858  8.026138  7.784000  7.589704 
average row locality = 1630708/200963 = 8.114469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6615      6614      6574      6574      6291      6291      5776      5776      5871      5871      5865      5865      6431      6431      6628      6628 
dram[1]:      6613      6613      6469      6469      6397      6397      5777      5777      5871      5871      5882      5882      6432      6432      6629      6628 
dram[2]:      6720      6720      6469      6469      6396      6396      5775      5775      5872      5872      5880      5880      6432      6432      6540      6539 
dram[3]:      6720      6720      6468      6468      6398      6398      5776      5776      5872      5872      5864      5864      6432      6432      6540      6540 
dram[4]:      6720      6720      6467      6467      6309      6308      5881      5881      5872      5872      5863      5863      6431      6431      6543      6542 
dram[5]:      6613      6614      6557      6557      6310      6311      5882      5882      5870      5869      5865      5865      6431      6431      6542      6542 
dram[6]:      6613      6613      6557      6556      6288      6288      5883      5883      5870      5870      5864      5864      6326      6326      6649      6649 
dram[7]:      6612      6613      6558      6558      6290      6290      5882      5882      5800      5800      5970      5970      6326      6326      6648      6648 
dram[8]:      6612      6612      6558      6558      6252      6252      5883      5883      5800      5800      5970      5970      6326      6326      6649      6649 
dram[9]:      6719      6719      6557      6557      6254      6254      5881      5881      5801      5801      5970      5970      6326      6326      6542      6542 
dram[10]:      6718      6718      6557      6557      6256      6256      5882      5882      5801      5801      5901      5901      6431      6431      6543      6543 
total reads: 1101508
bank skew: 6720/5775 = 1.16
chip skew: 100178/100099 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:       1028       979      1055       922      1018       808       953       908      1190      1078      1382      1058      1199       975       943       905
dram[1]:       1027       977      1043       905      1015       808       952       910      1190      1077      1366      1056      1199       974       943       905
dram[2]:       1034       986      1042       907      1014       807       956       912      1189      1078      1366      1057      1186       974       936       898
dram[3]:       1033       985      1049       911      1014       807       954       913      1192      1078      1359      1054      1188       974       935       898
dram[4]:       1032       985      1048       912      1012       813       957       911      1191      1078      1360      1055      1186       974       937       897
dram[5]:       1036       986      1052       913      1013       815       957       911      1191      1079      1363      1058      1186       974       936       898
dram[6]:       1035       988      1052       913      1009       810       957       911      1190      1078      1363      1058      1178       979       941       903
dram[7]:       1035       988      1051       912      1008       811       978       925      1185      1070      1369      1062      1178       981       942       902
dram[8]:       1033       988      1064       913      1014       809       978       926      1184      1071      1368      1061      1173       975       941       903
dram[9]:       1038       992      1065       913      1012       809       974       925      1185      1070      1369      1061      1171       976       934       893
dram[10]:       1040       992      1057       913      1013       808       973       925      1185      1071      1390      1054      1175       970       933       895
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2849325 n_act=18014 n_pre=17998 n_req=148191 n_rd=400404 n_write=192360 bw_util=0.3409
n_activity=2015615 dram_eff=0.5882
bk0: 26460a 3223567i bk1: 26456a 3237063i bk2: 26296a 3228284i bk3: 26296a 3239211i bk4: 25164a 3248568i bk5: 25164a 3248623i bk6: 23104a 3261436i bk7: 23104a 3268572i bk8: 23484a 3257037i bk9: 23484a 3257536i bk10: 23460a 3256751i bk11: 23460a 3264895i bk12: 25724a 3233720i bk13: 25724a 3243464i bk14: 26512a 3217552i bk15: 26512a 3224645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848521 n_act=18340 n_pre=18324 n_req=148229 n_rd=400556 n_write=192360 bw_util=0.3409
n_activity=2016708 dram_eff=0.588
bk0: 26452a 3223305i bk1: 26452a 3237036i bk2: 25876a 3234110i bk3: 25876a 3239660i bk4: 25588a 3242465i bk5: 25588a 3243622i bk6: 23108a 3261731i bk7: 23108a 3267186i bk8: 23484a 3256844i bk9: 23484a 3262112i bk10: 23528a 3258007i bk11: 23528a 3264804i bk12: 25728a 3229482i bk13: 25728a 3236572i bk14: 26516a 3217313i bk15: 26512a 3223933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85455
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848725 n_act=18114 n_pre=18098 n_req=148291 n_rd=400668 n_write=192496 bw_util=0.3411
n_activity=2014609 dram_eff=0.5889
bk0: 26880a 3218802i bk1: 26880a 3226475i bk2: 25876a 3232525i bk3: 25876a 3243016i bk4: 25584a 3239205i bk5: 25584a 3243855i bk6: 23100a 3260735i bk7: 23100a 3268961i bk8: 23488a 3258146i bk9: 23488a 3262376i bk10: 23520a 3257253i bk11: 23520a 3266293i bk12: 25728a 3234819i bk13: 25728a 3244505i bk14: 26160a 3220172i bk15: 26156a 3224714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85235
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848325 n_act=18436 n_pre=18420 n_req=148230 n_rd=400560 n_write=192360 bw_util=0.3409
n_activity=2013727 dram_eff=0.5889
bk0: 26880a 3219057i bk1: 26880a 3232346i bk2: 25872a 3231000i bk3: 25872a 3238728i bk4: 25592a 3240074i bk5: 25592a 3244059i bk6: 23104a 3259082i bk7: 23104a 3266975i bk8: 23488a 3253867i bk9: 23488a 3256642i bk10: 23456a 3259546i bk11: 23456a 3264597i bk12: 25728a 3225624i bk13: 25728a 3236645i bk14: 26160a 3223320i bk15: 26160a 3227969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85811
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848563 n_act=18185 n_pre=18169 n_req=148296 n_rd=400680 n_write=192504 bw_util=0.3411
n_activity=2014127 dram_eff=0.589
bk0: 26880a 3218632i bk1: 26880a 3231431i bk2: 25868a 3232929i bk3: 25868a 3242080i bk4: 25236a 3242724i bk5: 25232a 3248286i bk6: 23524a 3255638i bk7: 23524a 3263722i bk8: 23488a 3255407i bk9: 23488a 3261214i bk10: 23452a 3259072i bk11: 23452a 3268478i bk12: 25724a 3234219i bk13: 25724a 3242091i bk14: 26172a 3219121i bk15: 26168a 3226538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83618
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848567 n_act=18313 n_pre=18297 n_req=148231 n_rd=400564 n_write=192360 bw_util=0.3409
n_activity=2017296 dram_eff=0.5878
bk0: 26452a 3223055i bk1: 26456a 3234718i bk2: 26228a 3231493i bk3: 26228a 3232703i bk4: 25240a 3246628i bk5: 25244a 3249157i bk6: 23528a 3255825i bk7: 23528a 3265508i bk8: 23480a 3254993i bk9: 23476a 3259581i bk10: 23460a 3262355i bk11: 23460a 3267075i bk12: 25724a 3234003i bk13: 25724a 3236642i bk14: 26168a 3226299i bk15: 26168a 3230140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848883 n_act=18239 n_pre=18223 n_req=148189 n_rd=400396 n_write=192360 bw_util=0.3409
n_activity=2011190 dram_eff=0.5895
bk0: 26452a 3221821i bk1: 26452a 3232651i bk2: 26228a 3230452i bk3: 26224a 3236681i bk4: 25152a 3245312i bk5: 25152a 3251882i bk6: 23532a 3254832i bk7: 23532a 3262600i bk8: 23480a 3253638i bk9: 23480a 3260434i bk10: 23456a 3255843i bk11: 23456a 3268150i bk12: 25304a 3234252i bk13: 25304a 3241094i bk14: 26596a 3216291i bk15: 26596a 3220222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848021 n_act=18382 n_pre=18366 n_req=148333 n_rd=400692 n_write=192640 bw_util=0.3412
n_activity=2012731 dram_eff=0.5896
bk0: 26448a 3223968i bk1: 26452a 3234649i bk2: 26232a 3229771i bk3: 26232a 3234221i bk4: 25160a 3245196i bk5: 25160a 3248808i bk6: 23528a 3256677i bk7: 23528a 3263566i bk8: 23200a 3254431i bk9: 23200a 3258728i bk10: 23880a 3251252i bk11: 23880a 3258884i bk12: 25304a 3235466i bk13: 25304a 3244777i bk14: 26592a 3219874i bk15: 26592a 3225937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83821
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848681 n_act=18338 n_pre=18322 n_req=148190 n_rd=400400 n_write=192360 bw_util=0.3409
n_activity=2015319 dram_eff=0.5883
bk0: 26448a 3223708i bk1: 26448a 3236433i bk2: 26232a 3232035i bk3: 26232a 3238430i bk4: 25008a 3250000i bk5: 25008a 3252173i bk6: 23532a 3251696i bk7: 23532a 3257846i bk8: 23200a 3256790i bk9: 23200a 3264879i bk10: 23880a 3255830i bk11: 23880a 3259928i bk12: 25304a 3234089i bk13: 25304a 3244308i bk14: 26596a 3215684i bk15: 26596a 3221837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84318
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a95a048b0 :  mf: uid=22493984, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9648391), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848646 n_act=18356 n_pre=18340 n_req=148190 n_rd=400399 n_write=192360 bw_util=0.3409
n_activity=2012753 dram_eff=0.589
bk0: 26876a 3220007i bk1: 26876a 3227727i bk2: 26228a 3226366i bk3: 26227a 3235265i bk4: 25016a 3250004i bk5: 25016a 3253576i bk6: 23524a 3255817i bk7: 23524a 3264354i bk8: 23204a 3256775i bk9: 23204a 3263571i bk10: 23880a 3253981i bk11: 23880a 3260341i bk12: 25304a 3236458i bk13: 25304a 3244854i bk14: 26168a 3221306i bk15: 26168a 3227989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83883
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3478101 n_nop=2848271 n_act=18247 n_pre=18231 n_req=148338 n_rd=400712 n_write=192640 bw_util=0.3412
n_activity=2015602 dram_eff=0.5888
bk0: 26872a 3218372i bk1: 26872a 3228859i bk2: 26228a 3231658i bk3: 26228a 3237011i bk4: 25024a 3248838i bk5: 25024a 3250730i bk6: 23528a 3257745i bk7: 23528a 3261179i bk8: 23204a 3258328i bk9: 23204a 3263475i bk10: 23604a 3256910i bk11: 23604a 3263419i bk12: 25724a 3229757i bk13: 25724a 3236793i bk14: 26172a 3224487i bk15: 26172a 3229307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50051, Miss_rate = 0.676, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 50050, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 1
L2_cache_bank[2]: Access = 73983, Miss = 50070, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 50069, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 50084, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 50083, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 50070, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 50070, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 50086, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 50084, Miss_rate = 0.676, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 50070, Miss_rate = 0.676, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 50071, Miss_rate = 0.677, Pending_hits = 1528, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 50050, Miss_rate = 0.677, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 50049, Miss_rate = 0.676, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 50086, Miss_rate = 0.676, Pending_hits = 318, Reservation_fails = 1
L2_cache_bank[15]: Access = 74088, Miss = 50087, Miss_rate = 0.676, Pending_hits = 1525, Reservation_fails = 1
L2_cache_bank[16]: Access = 74001, Miss = 50050, Miss_rate = 0.676, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 50050, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 50050, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50050, Miss_rate = 0.676, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 50089, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 50089, Miss_rate = 0.676, Pending_hits = 1498, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1101508
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19960
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.107

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62042
	minimum = 6
	maximum = 62
Network latency average = 8.48522
	minimum = 6
	maximum = 62
Slowest packet = 3165170
Flit latency average = 6.96778
	minimum = 6
	maximum = 58
Slowest flit = 8724018
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239372
	minimum = 0.0189422 (at node 1)
	maximum = 0.0284133 (at node 23)
Accepted packet rate average = 0.0239372
	minimum = 0.0189422 (at node 1)
	maximum = 0.0284133 (at node 23)
Injected flit rate average = 0.0659745
	minimum = 0.0436495 (at node 1)
	maximum = 0.0874534 (at node 42)
Accepted flit rate average= 0.0659745
	minimum = 0.0607386 (at node 1)
	maximum = 0.091108 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.96005 (35 samples)
	minimum = 6 (35 samples)
	maximum = 88.8286 (35 samples)
Network latency average = 8.7079 (35 samples)
	minimum = 6 (35 samples)
	maximum = 85.2286 (35 samples)
Flit latency average = 7.29653 (35 samples)
	minimum = 6 (35 samples)
	maximum = 81.4286 (35 samples)
Fragmentation average = 0.0315056 (35 samples)
	minimum = 0 (35 samples)
	maximum = 39.8 (35 samples)
Injected packet rate average = 0.0229392 (35 samples)
	minimum = 0.0181525 (35 samples)
	maximum = 0.0272285 (35 samples)
Accepted packet rate average = 0.0229392 (35 samples)
	minimum = 0.0181525 (35 samples)
	maximum = 0.0272285 (35 samples)
Injected flit rate average = 0.0632238 (35 samples)
	minimum = 0.041829 (35 samples)
	maximum = 0.0838108 (35 samples)
Accepted flit rate average = 0.0632238 (35 samples)
	minimum = 0.0582072 (35 samples)
	maximum = 0.0873096 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 47 sec (4787 sec)
gpgpu_simulation_rate = 210927 (inst/sec)
gpgpu_simulation_rate = 2015 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39131
gpu_sim_insn = 28848876
gpu_ipc =     737.2384
gpu_tot_sim_cycle = 9909673
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     104.8026
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 19070
partiton_reqs_in_parallel = 860882
partiton_reqs_in_parallel_total    = 41112931
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2356
partiton_reqs_in_parallel_util = 860882
partiton_reqs_in_parallel_util_total    = 41112931
gpu_sim_cycle_parition_util = 39131
gpu_tot_sim_cycle_parition_util    = 1872131
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9613
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.6430 GB/Sec
L2_BW_total  =      16.0177 GB/Sec
gpu_total_sim_rate=212427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173776, 166971, 167288, 173377, 173797, 167048, 167317, 173381, 48367, 46433, 46577, 30124, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 191767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1180
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1082818	W0_Idle:6834307	W0_Scoreboard:62878658	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 1000 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 9909672 
mrq_lat_table:746369 	117045 	81373 	178877 	219447 	170677 	100937 	47150 	11396 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1068999 	587942 	1485 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1503533 	68952 	421 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	948481 	178569 	2799 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2640 	199 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.193705  7.790483  8.635818  8.533446  7.460815  7.414330  8.220019  7.935278  8.298605  8.206992  8.053491  7.785276  9.009216  8.976125  7.910645  7.795559 
dram[1]:  8.682634  8.772688  7.722788  7.409467  7.055797  6.974928  9.371367  8.929231  8.737513  8.754662  7.561597  7.410491  7.986928  7.814548  8.042654  7.672193 
dram[2]:  8.533334  8.354553  8.797503  8.509060  7.265672  7.169367  8.297426  7.978002  8.687439  8.253469  8.037940  7.839648  9.043478  8.895359  7.391722  7.077141 
dram[3]:  8.764159  8.808836  7.685893  7.579554  7.181416  6.945792  9.370291  8.748744  8.103542  7.819457  7.504657  7.466723  8.391417  8.019689  8.000800  7.497002 
dram[4]:  8.705290  8.705290  8.420154  8.292683  7.228442  7.056869  8.345182  8.267840  8.409048  8.103542  8.368272  8.122823  8.582089  8.347567  7.238784  7.109453 
dram[5]:  8.192090  7.911925  8.002391  7.815564  7.454758  7.101040  9.245596  9.264797  7.749783  7.844327  7.935542  7.661193  8.926941  8.627538  7.630054  7.420623 
dram[6]:  8.927001  8.579882  8.390142  8.403347  7.157658  7.146926  8.394168  8.223963  8.519580  8.359887  8.006324  8.049954  7.959201  7.740081  7.509919  7.438865 
dram[7]:  8.138733  7.862123  7.792087  7.523595  7.855025  7.257230  9.401475  9.284080  7.319433  7.117599  8.056787  7.888793  8.908668  8.900373  7.695783  7.476225 
dram[8]:  8.756687  8.422406  8.419111  8.335270  7.113534  6.997781  8.394168  8.285051  8.414190  7.985441  7.861472  7.888793  8.276191  7.945969  7.719789  7.197887 
dram[9]:  8.118246  7.895659  7.964314  7.672269  8.019491  7.570400  8.876616  8.876616  7.382675  7.357921  8.128917  7.820844  8.975587  8.777778  7.426132  7.328205 
dram[10]:  9.021758  9.006082  8.252259  8.460826  7.063433  6.838873  9.057868  8.930931  8.211412  7.693252  7.658098  7.593033  8.051894  7.914980  7.707242  7.499250 
average row locality = 1677332/209475 = 8.007314
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6804      6803      6766      6766      6478      6478      5933      5933      6041      6041      6039      6039      6607      6607      6815      6815 
dram[1]:      6802      6802      6658      6658      6587      6587      5934      5934      6041      6041      6056      6056      6608      6608      6816      6815 
dram[2]:      6912      6912      6658      6658      6586      6586      5932      5932      6042      6042      6054      6054      6608      6608      6725      6724 
dram[3]:      6912      6912      6657      6657      6588      6588      5933      5933      6042      6042      6037      6037      6608      6608      6725      6725 
dram[4]:      6912      6912      6656      6656      6496      6495      6041      6041      6042      6042      6036      6036      6607      6607      6728      6727 
dram[5]:      6802      6803      6749      6749      6497      6498      6042      6042      6040      6039      6038      6038      6607      6607      6727      6727 
dram[6]:      6802      6802      6749      6748      6474      6474      6043      6043      6040      6040      6037      6037      6499      6499      6837      6837 
dram[7]:      6801      6802      6750      6750      6476      6476      6042      6042      5968      5968      6146      6146      6499      6499      6836      6836 
dram[8]:      6801      6801      6750      6750      6437      6437      6043      6043      5968      5968      6146      6146      6499      6499      6837      6837 
dram[9]:      6911      6911      6749      6749      6439      6439      6041      6041      5970      5970      6146      6146      6499      6499      6727      6727 
dram[10]:      6910      6910      6749      6749      6441      6441      6042      6042      5970      5970      6075      6075      6607      6607      6728      6728 
total reads: 1133012
bank skew: 6912/5932 = 1.17
chip skew: 103044/102961 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:       1005       958      1032       902       994       791       933       890      1163      1054      1349      1035      1174       956       924       887
dram[1]:       1005       956      1020       886       992       790       932       892      1163      1053      1334      1032      1174       955       923       886
dram[2]:       1012       965      1019       888       991       790       937       893      1162      1054      1333      1034      1161       955       917       879
dram[3]:       1011       964      1026       891       991       789       935       895      1164      1054      1327      1030      1163       955       916       880
dram[4]:       1010       963      1024       892       989       796       937       892      1164      1054      1328      1032      1161       955       918       879
dram[5]:       1014       965      1028       893       989       797       938       893      1164      1055      1331      1034      1161       955       916       879
dram[6]:       1013       966      1028       893       986       793       937       893      1163      1054      1331      1035      1153       960       921       884
dram[7]:       1013       966      1027       893       985       793       958       906      1158      1047      1337      1038      1153       962       922       883
dram[8]:       1010       967      1040       893       991       791       958       907      1157      1047      1336      1037      1149       955       921       884
dram[9]:       1015       971      1041       893       989       791       953       906      1158      1046      1337      1037      1147       956       915       875
dram[10]:       1017       971      1033       893       989       790       953       906      1158      1047      1358      1030      1150       950       914       877
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2903500 n_act=18780 n_pre=18764 n_req=152429 n_rd=411860 n_write=197856 bw_util=0.3434
n_activity=2074733 dram_eff=0.5878
bk0: 27216a 3289242i bk1: 27212a 3302561i bk2: 27064a 3293675i bk3: 27064a 3305031i bk4: 25912a 3314214i bk5: 25912a 3314454i bk6: 23732a 3327815i bk7: 23732a 3335197i bk8: 24164a 3323344i bk9: 24164a 3324077i bk10: 24156a 3323102i bk11: 24156a 3331453i bk12: 26428a 3299673i bk13: 26428a 3309752i bk14: 27260a 3283052i bk15: 27260a 3290085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902708 n_act=19100 n_pre=19084 n_req=152467 n_rd=412012 n_write=197856 bw_util=0.3435
n_activity=2075342 dram_eff=0.5877
bk0: 27208a 3288794i bk1: 27208a 3302553i bk2: 26632a 3299698i bk3: 26632a 3305204i bk4: 26348a 3307874i bk5: 26348a 3309122i bk6: 23736a 3328137i bk7: 23736a 3333613i bk8: 24164a 3323065i bk9: 24164a 3328826i bk10: 24224a 3324878i bk11: 24224a 3331629i bk12: 26432a 3295291i bk13: 26432a 3302873i bk14: 27264a 3282276i bk15: 27260a 3289446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902904 n_act=18870 n_pre=18854 n_req=152533 n_rd=412132 n_write=198000 bw_util=0.3437
n_activity=2073560 dram_eff=0.5885
bk0: 27648a 3284022i bk1: 27648a 3292013i bk2: 26632a 3298023i bk3: 26632a 3308758i bk4: 26344a 3304629i bk5: 26344a 3309215i bk6: 23728a 3327105i bk7: 23728a 3335443i bk8: 24168a 3324808i bk9: 24168a 3328946i bk10: 24216a 3323673i bk11: 24216a 3333010i bk12: 26432a 3300808i bk13: 26432a 3310445i bk14: 26900a 3285526i bk15: 26896a 3290061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902496 n_act=19204 n_pre=19188 n_req=152468 n_rd=412016 n_write=197856 bw_util=0.3435
n_activity=2072295 dram_eff=0.5886
bk0: 27648a 3284593i bk1: 27648a 3297959i bk2: 26628a 3296374i bk3: 26628a 3304263i bk4: 26352a 3305266i bk5: 26352a 3309795i bk6: 23732a 3325594i bk7: 23732a 3333604i bk8: 24168a 3320039i bk9: 24168a 3323054i bk10: 24148a 3325903i bk11: 24148a 3331475i bk12: 26432a 3291346i bk13: 26432a 3302803i bk14: 26900a 3288298i bk15: 26900a 3293819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87164
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9a95ff72d0 :  mf: uid=23136628, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9909672), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902688 n_act=18977 n_pre=18961 n_req=152534 n_rd=412134 n_write=198000 bw_util=0.3437
n_activity=2072992 dram_eff=0.5887
bk0: 27648a 3283884i bk1: 27648a 3296590i bk2: 26624a 3298111i bk3: 26624a 3307545i bk4: 25984a 3308127i bk5: 25978a 3313593i bk6: 24164a 3321980i bk7: 24164a 3330322i bk8: 24168a 3321757i bk9: 24168a 3327688i bk10: 24144a 3325483i bk11: 24144a 3334731i bk12: 26428a 3300112i bk13: 26428a 3308222i bk14: 26912a 3284496i bk15: 26908a 3291997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902766 n_act=19067 n_pre=19051 n_req=152469 n_rd=412020 n_write=197856 bw_util=0.3435
n_activity=2076099 dram_eff=0.5875
bk0: 27208a 3288782i bk1: 27212a 3300005i bk2: 26996a 3296678i bk3: 26996a 3298218i bk4: 25988a 3311900i bk5: 25992a 3314505i bk6: 24168a 3322169i bk7: 24168a 3332092i bk8: 24160a 3321622i bk9: 24156a 3326058i bk10: 24152a 3328903i bk11: 24152a 3334158i bk12: 26428a 3300355i bk13: 26428a 3302731i bk14: 26908a 3291642i bk15: 26908a 3295567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2903038 n_act=19019 n_pre=19003 n_req=152425 n_rd=411844 n_write=197856 bw_util=0.3434
n_activity=2069469 dram_eff=0.5892
bk0: 27208a 3287548i bk1: 27208a 3298061i bk2: 26996a 3295607i bk3: 26992a 3301992i bk4: 25896a 3310584i bk5: 25896a 3317374i bk6: 24172a 3321021i bk7: 24172a 3328854i bk8: 24160a 3319694i bk9: 24160a 3326875i bk10: 24148a 3322298i bk11: 24148a 3334728i bk12: 25996a 3300518i bk13: 25996a 3306992i bk14: 27348a 3281242i bk15: 27348a 3285886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87688
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902180 n_act=19152 n_pre=19136 n_req=152573 n_rd=412148 n_write=198144 bw_util=0.3438
n_activity=2071652 dram_eff=0.5892
bk0: 27204a 3289687i bk1: 27208a 3300068i bk2: 27000a 3294926i bk3: 27000a 3299514i bk4: 25904a 3310458i bk5: 25904a 3314410i bk6: 24168a 3322961i bk7: 24168a 3330240i bk8: 23872a 3320777i bk9: 23872a 3325241i bk10: 24584a 3317005i bk11: 24584a 3326101i bk12: 25996a 3301590i bk13: 25996a 3311111i bk14: 27344a 3285253i bk15: 27344a 3291309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902804 n_act=19134 n_pre=19118 n_req=152426 n_rd=411848 n_write=197856 bw_util=0.3434
n_activity=2073804 dram_eff=0.588
bk0: 27204a 3289316i bk1: 27204a 3302095i bk2: 27000a 3297044i bk3: 27000a 3303428i bk4: 25748a 3315437i bk5: 25748a 3317413i bk6: 24172a 3317783i bk7: 24172a 3324259i bk8: 23872a 3322825i bk9: 23872a 3331294i bk10: 24584a 3322179i bk11: 24584a 3326338i bk12: 25996a 3299675i bk13: 25996a 3310410i bk14: 27348a 3280713i bk15: 27348a 3287162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85912
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902812 n_act=19126 n_pre=19110 n_req=152428 n_rd=411856 n_write=197856 bw_util=0.3434
n_activity=2071514 dram_eff=0.5887
bk0: 27644a 3285530i bk1: 27644a 3292780i bk2: 26996a 3291539i bk3: 26996a 3300648i bk4: 25756a 3315814i bk5: 25756a 3319530i bk6: 24164a 3322199i bk7: 24164a 3330534i bk8: 23880a 3323014i bk9: 23880a 3330415i bk10: 24584a 3320147i bk11: 24584a 3327325i bk12: 25996a 3302768i bk13: 25996a 3311179i bk14: 26908a 3286679i bk15: 26908a 3293596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550760 n_nop=2902362 n_act=19047 n_pre=19031 n_req=152580 n_rd=412176 n_write=198144 bw_util=0.3438
n_activity=2074444 dram_eff=0.5884
bk0: 27640a 3283737i bk1: 27640a 3294145i bk2: 26996a 3296878i bk3: 26996a 3302581i bk4: 25764a 3314385i bk5: 25764a 3316263i bk6: 24168a 3324093i bk7: 24168a 3327816i bk8: 23880a 3324438i bk9: 23880a 3329846i bk10: 24300a 3323157i bk11: 24300a 3329778i bk12: 26428a 3295574i bk13: 26428a 3302850i bk14: 26912a 3290138i bk15: 26912a 3294728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86684

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51483, Miss_rate = 0.676, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51482, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 1
L2_cache_bank[2]: Access = 76096, Miss = 51502, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51501, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51517, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51516, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51502, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51502, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51518, Miss_rate = 0.677, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51516, Miss_rate = 0.676, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51502, Miss_rate = 0.676, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51503, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51481, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51480, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51518, Miss_rate = 0.676, Pending_hits = 324, Reservation_fails = 1
L2_cache_bank[15]: Access = 76204, Miss = 51519, Miss_rate = 0.676, Pending_hits = 1533, Reservation_fails = 1
L2_cache_bank[16]: Access = 76114, Miss = 51481, Miss_rate = 0.676, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51481, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51482, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51482, Miss_rate = 0.676, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51522, Miss_rate = 0.676, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51522, Miss_rate = 0.676, Pending_hits = 1511, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1133012
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 20114
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 521346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.108

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53684
	minimum = 6
	maximum = 44
Network latency average = 8.41017
	minimum = 6
	maximum = 43
Slowest packet = 3257030
Flit latency average = 6.88008
	minimum = 6
	maximum = 39
Slowest flit = 9139156
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023769
	minimum = 0.0188091 (at node 0)
	maximum = 0.0282136 (at node 3)
Accepted packet rate average = 0.023769
	minimum = 0.0188091 (at node 0)
	maximum = 0.0282136 (at node 3)
Injected flit rate average = 0.0655109
	minimum = 0.0433427 (at node 0)
	maximum = 0.0868387 (at node 42)
Accepted flit rate average= 0.0655109
	minimum = 0.0603118 (at node 0)
	maximum = 0.0904677 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9483 (36 samples)
	minimum = 6 (36 samples)
	maximum = 87.5833 (36 samples)
Network latency average = 8.69963 (36 samples)
	minimum = 6 (36 samples)
	maximum = 84.0556 (36 samples)
Flit latency average = 7.28496 (36 samples)
	minimum = 6 (36 samples)
	maximum = 80.25 (36 samples)
Fragmentation average = 0.0306304 (36 samples)
	minimum = 0 (36 samples)
	maximum = 38.6944 (36 samples)
Injected packet rate average = 0.0229622 (36 samples)
	minimum = 0.0181707 (36 samples)
	maximum = 0.0272559 (36 samples)
Accepted packet rate average = 0.0229622 (36 samples)
	minimum = 0.0181707 (36 samples)
	maximum = 0.0272559 (36 samples)
Injected flit rate average = 0.0632874 (36 samples)
	minimum = 0.0418711 (36 samples)
	maximum = 0.0838949 (36 samples)
Accepted flit rate average = 0.0632874 (36 samples)
	minimum = 0.0582656 (36 samples)
	maximum = 0.0873973 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 29 sec (4889 sec)
gpgpu_simulation_rate = 212427 (inst/sec)
gpgpu_simulation_rate = 2026 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38867
gpu_sim_insn = 28848876
gpu_ipc =     742.2460
gpu_tot_sim_cycle = 10170690
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     104.9495
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 19510
partiton_reqs_in_parallel = 855074
partiton_reqs_in_parallel_total    = 41973813
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2110
partiton_reqs_in_parallel_util = 855074
partiton_reqs_in_parallel_util_total    = 41973813
gpu_sim_cycle_parition_util = 38867
gpu_tot_sim_cycle_parition_util    = 1911262
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9621
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.4082 GB/Sec
L2_BW_total  =      16.0400 GB/Sec
gpu_total_sim_rate=213866

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178603, 171613, 171935, 178191, 178624, 171691, 171964, 178190, 48367, 46433, 46577, 30124, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 191801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1113183	W0_Idle:6849406	W0_Scoreboard:64002530	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 979 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 10170689 
mrq_lat_table:767855 	121044 	83886 	183315 	225010 	175306 	103730 	48277 	11472 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1101898 	601522 	1510 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57 	1547813 	71161 	433 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	974615 	183748 	2870 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2715 	201 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.340528  7.933840  8.763760  8.661088  7.591298  7.544402  8.369159  8.082130  8.441068  8.348816  8.183857  7.914137  9.173200  9.139873  8.034535  7.919062 
dram[1]:  8.833192  8.923866  7.845081  7.530111  7.184040  7.102345  9.527659  9.083164  8.865571  8.882751  7.689655  7.537510  8.142395  7.968329  8.166926  7.783643 
dram[2]:  8.684597  8.504390  8.923348  8.634271  7.396003  7.298758  8.447170  8.125227  8.832370  8.395604  8.168900  7.969486  9.207685  9.058506  7.511322  7.195241 
dram[3]:  8.917155  8.962153  7.808019  7.701141  7.310900  7.072895  9.526596  8.883928  8.229802  7.944541  7.632858  7.594662  8.536048  8.162206  8.135284  7.605769 
dram[4]:  8.857856  8.857856  8.545148  8.417290  7.357840  7.184616  8.497222  8.419266  8.536313  8.229802  8.501401  8.254760  8.742832  8.506340  7.368195  7.237861 
dram[5]:  8.338929  8.056371  8.126871  7.939184  7.586234  7.229182  9.403688  9.422997  7.874570  7.969565  8.066430  7.790419  9.073940  8.773322  7.762264  7.540323 
dram[6]:  9.079199  8.729707  8.530190  8.529363  7.286672  7.275836  8.546555  8.375000  8.647170  8.487037  8.137623  8.181492  8.112943  7.891740  7.642909  7.571326 
dram[7]:  8.285147  8.006140  7.915579  7.645663  7.990204  7.387170  9.560416  9.442387  7.440594  7.237560  8.190518  8.021496  9.053358  9.045036  7.830104  7.608979 
dram[8]:  8.907771  8.571076  8.559336  8.461034  7.241611  7.124725  8.546555  8.436581  8.523629  8.095153  7.994002  8.021496  8.432734  8.099588  7.854260  7.328452 
dram[9]:  8.266098  8.041510  8.088628  7.795163  8.155332  7.702617  9.032480  9.032480  7.503328  7.478441  8.263064  7.953112  9.120481  8.922030  7.534799  7.447502 
dram[10]:  9.176572  9.160791  8.391376  8.601335  7.190969  6.964158  9.214859  9.087129  8.320110  7.801903  7.787956  7.722456  8.207994  8.069767  7.828006  7.619259 
average row locality = 1723956/211693 = 8.143661
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6993      6992      6950      6950      6651      6651      6106      6106      6207      6207      6201      6201      6799      6799      7007      7007 
dram[1]:      6991      6991      6839      6839      6763      6763      6107      6107      6207      6207      6219      6219      6800      6800      7008      7007 
dram[2]:      7104      7104      6839      6839      6762      6762      6105      6105      6208      6208      6217      6217      6800      6800      6914      6913 
dram[3]:      7104      7104      6838      6838      6764      6764      6106      6106      6208      6208      6200      6200      6800      6800      6914      6914 
dram[4]:      7104      7104      6837      6837      6670      6669      6217      6217      6208      6208      6199      6199      6799      6799      6917      6916 
dram[5]:      6991      6992      6932      6932      6671      6672      6218      6218      6206      6205      6201      6201      6799      6799      6916      6916 
dram[6]:      6991      6991      6932      6931      6648      6648      6219      6219      6206      6206      6200      6200      6688      6688      7029      7029 
dram[7]:      6990      6991      6933      6933      6650      6650      6218      6218      6132      6132      6312      6312      6688      6688      7028      7028 
dram[8]:      6990      6990      6933      6933      6610      6610      6219      6219      6132      6132      6312      6312      6688      6688      7029      7029 
dram[9]:      7103      7103      6932      6932      6612      6612      6217      6217      6133      6133      6312      6312      6688      6688      6916      6916 
dram[10]:      7102      7102      6932      6932      6614      6614      6218      6218      6133      6133      6239      6239      6799      6799      6917      6917 
total reads: 1164516
bank skew: 7104/6105 = 1.16
chip skew: 105908/105825 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        984       938      1011       884       975       777       914       871      1138      1032      1319      1013      1146       934       905       868
dram[1]:        984       936       999       868       972       776       912       873      1138      1031      1304      1011      1146       934       904       868
dram[2]:        990       945       998       870       971       775       917       874      1137      1031      1304      1012      1134       933       898       861
dram[3]:        990       944      1005       874       971       775       915       876      1139      1032      1297      1009      1136       934       897       862
dram[4]:        988       943      1003       875       969       781       917       873      1139      1032      1298      1010      1134       933       899       860
dram[5]:        993       945      1007       876       970       782       918       874      1138      1032      1302      1012      1134       933       897       861
dram[6]:        991       946      1007       876       966       778       917       874      1138      1031      1301      1013      1127       939       902       866
dram[7]:        991       946      1006       875       965       779       937       887      1133      1024      1307      1016      1126       940       903       865
dram[8]:        989       947      1019       875       971       777       937       888      1132      1025      1306      1015      1122       934       902       866
dram[9]:        994       951      1020       875       969       777       933       887      1133      1023      1307      1015      1120       935       896       857
dram[10]:        995       950      1012       876       970       776       933       887      1133      1025      1327      1008      1124       929       895       859
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2958329 n_act=18978 n_pre=18962 n_req=156665 n_rd=423308 n_write=203352 bw_util=0.3459
n_activity=2130667 dram_eff=0.5882
bk0: 27972a 3354798i bk1: 27968a 3368430i bk2: 27800a 3359408i bk3: 27800a 3371222i bk4: 26604a 3380522i bk5: 26604a 3380670i bk6: 24424a 3394414i bk7: 24424a 3402040i bk8: 24828a 3389889i bk9: 24828a 3390750i bk10: 24804a 3389583i bk11: 24804a 3398626i bk12: 27196a 3365163i bk13: 27196a 3375583i bk14: 28028a 3348158i bk15: 28028a 3355583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957517 n_act=19304 n_pre=19288 n_req=156705 n_rd=423468 n_write=203352 bw_util=0.346
n_activity=2131461 dram_eff=0.5882
bk0: 27964a 3354610i bk1: 27964a 3368641i bk2: 27356a 3365675i bk3: 27356a 3371512i bk4: 27052a 3374217i bk5: 27052a 3375544i bk6: 24428a 3394529i bk7: 24428a 3400462i bk8: 24828a 3389451i bk9: 24828a 3395682i bk10: 24876a 3391703i bk11: 24876a 3398659i bk12: 27200a 3360973i bk13: 27200a 3368415i bk14: 28032a 3347525i bk15: 28028a 3354871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87022
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957725 n_act=19068 n_pre=19052 n_req=156771 n_rd=423588 n_write=203496 bw_util=0.3462
n_activity=2129398 dram_eff=0.589
bk0: 28416a 3349446i bk1: 28416a 3358023i bk2: 27356a 3363879i bk3: 27356a 3375070i bk4: 27048a 3371120i bk5: 27048a 3375402i bk6: 24420a 3393513i bk7: 24420a 3402120i bk8: 24832a 3391072i bk9: 24832a 3395339i bk10: 24868a 3390359i bk11: 24868a 3399906i bk12: 27200a 3366171i bk13: 27200a 3376340i bk14: 27656a 3350983i bk15: 27652a 3355884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957297 n_act=19412 n_pre=19396 n_req=156706 n_rd=423472 n_write=203352 bw_util=0.346
n_activity=2128305 dram_eff=0.589
bk0: 28416a 3349951i bk1: 28416a 3364096i bk2: 27352a 3362204i bk3: 27352a 3370328i bk4: 27056a 3371606i bk5: 27056a 3376462i bk6: 24424a 3391931i bk7: 24424a 3400111i bk8: 24832a 3386382i bk9: 24832a 3389773i bk10: 24800a 3392607i bk11: 24800a 3398498i bk12: 27200a 3356679i bk13: 27200a 3368222i bk14: 27656a 3353575i bk15: 27656a 3359534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87463
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957491 n_act=19175 n_pre=19159 n_req=156776 n_rd=423600 n_write=203504 bw_util=0.3462
n_activity=2128824 dram_eff=0.5892
bk0: 28416a 3349201i bk1: 28416a 3362268i bk2: 27348a 3363915i bk3: 27348a 3373970i bk4: 26680a 3374537i bk5: 26676a 3380037i bk6: 24868a 3388355i bk7: 24868a 3396930i bk8: 24832a 3388178i bk9: 24832a 3394283i bk10: 24796a 3391872i bk11: 24796a 3401699i bk12: 27196a 3365222i bk13: 27196a 3373955i bk14: 27668a 3350128i bk15: 27664a 3357905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957575 n_act=19271 n_pre=19255 n_req=156707 n_rd=423476 n_write=203352 bw_util=0.346
n_activity=2132210 dram_eff=0.588
bk0: 27964a 3354290i bk1: 27968a 3366504i bk2: 27728a 3362645i bk3: 27728a 3364419i bk4: 26684a 3378252i bk5: 26688a 3381057i bk6: 24872a 3388450i bk7: 24872a 3398751i bk8: 24824a 3388036i bk9: 24820a 3392374i bk10: 24804a 3395262i bk11: 24804a 3401003i bk12: 27196a 3365784i bk13: 27196a 3368795i bk14: 27664a 3357021i bk15: 27664a 3361389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85319
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957863 n_act=19215 n_pre=19199 n_req=156663 n_rd=423300 n_write=203352 bw_util=0.3459
n_activity=2125415 dram_eff=0.5897
bk0: 27964a 3352441i bk1: 27964a 3363918i bk2: 27728a 3361204i bk3: 27724a 3368078i bk4: 26592a 3377091i bk5: 26592a 3383919i bk6: 24876a 3387148i bk7: 24876a 3395526i bk8: 24824a 3386127i bk9: 24824a 3393478i bk10: 24800a 3388973i bk11: 24800a 3401496i bk12: 26752a 3366197i bk13: 26752a 3373165i bk14: 28116a 3346220i bk15: 28116a 3351367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88003
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2956977 n_act=19354 n_pre=19338 n_req=156815 n_rd=423612 n_write=203648 bw_util=0.3463
n_activity=2127487 dram_eff=0.5897
bk0: 27960a 3355489i bk1: 27964a 3365996i bk2: 27732a 3360728i bk3: 27732a 3365789i bk4: 26600a 3376669i bk5: 26600a 3381243i bk6: 24872a 3389375i bk7: 24872a 3397038i bk8: 24528a 3387373i bk9: 24528a 3391900i bk10: 25248a 3383495i bk11: 25248a 3393050i bk12: 26752a 3367047i bk13: 26752a 3376921i bk14: 28112a 3350355i bk15: 28112a 3356653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957621 n_act=19334 n_pre=19318 n_req=156664 n_rd=423304 n_write=203352 bw_util=0.3459
n_activity=2129719 dram_eff=0.5885
bk0: 27960a 3354950i bk1: 27960a 3368242i bk2: 27732a 3362649i bk3: 27732a 3369597i bk4: 26440a 3382131i bk5: 26440a 3384339i bk6: 24876a 3383884i bk7: 24876a 3390650i bk8: 24528a 3389363i bk9: 24528a 3398159i bk10: 25248a 3388274i bk11: 25248a 3392896i bk12: 26752a 3365131i bk13: 26752a 3376161i bk14: 28116a 3345395i bk15: 28116a 3353179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86169
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a67797510 :  mf: uid=23779272, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10170689), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957623 n_act=19334 n_pre=19318 n_req=156664 n_rd=423302 n_write=203352 bw_util=0.3459
n_activity=2127330 dram_eff=0.5891
bk0: 28412a 3350913i bk1: 28412a 3358548i bk2: 27728a 3357618i bk3: 27726a 3366618i bk4: 26448a 3382170i bk5: 26448a 3386407i bk6: 24868a 3388733i bk7: 24868a 3397339i bk8: 24532a 3389751i bk9: 24532a 3397185i bk10: 25248a 3386578i bk11: 25248a 3394081i bk12: 26752a 3368060i bk13: 26752a 3377148i bk14: 27664a 3351860i bk15: 27664a 3359055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3622929 n_nop=2957167 n_act=19249 n_pre=19233 n_req=156820 n_rd=423632 n_write=203648 bw_util=0.3463
n_activity=2130551 dram_eff=0.5888
bk0: 28408a 3349486i bk1: 28408a 3359845i bk2: 27728a 3362635i bk3: 27728a 3368999i bk4: 26456a 3381232i bk5: 26456a 3383026i bk6: 24872a 3390129i bk7: 24872a 3394091i bk8: 24532a 3390990i bk9: 24532a 3396669i bk10: 24956a 3389825i bk11: 24956a 3396450i bk12: 27196a 3360977i bk13: 27196a 3368180i bk14: 27668a 3355483i bk15: 27668a 3360443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52914, Miss_rate = 0.676, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52913, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 1
L2_cache_bank[2]: Access = 78209, Miss = 52934, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52933, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52949, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52948, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52934, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52934, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52951, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52949, Miss_rate = 0.676, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52934, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52935, Miss_rate = 0.677, Pending_hits = 1540, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52913, Miss_rate = 0.677, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52912, Miss_rate = 0.677, Pending_hits = 1550, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52951, Miss_rate = 0.676, Pending_hits = 327, Reservation_fails = 1
L2_cache_bank[15]: Access = 78320, Miss = 52952, Miss_rate = 0.676, Pending_hits = 1536, Reservation_fails = 1
L2_cache_bank[16]: Access = 78228, Miss = 52913, Miss_rate = 0.676, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52913, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52913, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52913, Miss_rate = 0.676, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52954, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52954, Miss_rate = 0.676, Pending_hits = 1513, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1164516
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 20186
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 605058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.109

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58994
	minimum = 6
	maximum = 48
Network latency average = 8.46425
	minimum = 6
	maximum = 42
Slowest packet = 3350202
Flit latency average = 6.94554
	minimum = 6
	maximum = 40
Slowest flit = 9371004
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239304
	minimum = 0.0189369 (at node 0)
	maximum = 0.0284053 (at node 11)
Accepted packet rate average = 0.0239304
	minimum = 0.0189369 (at node 0)
	maximum = 0.0284053 (at node 11)
Injected flit rate average = 0.0659558
	minimum = 0.0436371 (at node 0)
	maximum = 0.0874286 (at node 42)
Accepted flit rate average= 0.0659558
	minimum = 0.0607215 (at node 0)
	maximum = 0.0910822 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93861 (37 samples)
	minimum = 6 (37 samples)
	maximum = 86.5135 (37 samples)
Network latency average = 8.69327 (37 samples)
	minimum = 6 (37 samples)
	maximum = 82.9189 (37 samples)
Flit latency average = 7.27579 (37 samples)
	minimum = 6 (37 samples)
	maximum = 79.1622 (37 samples)
Fragmentation average = 0.0298026 (37 samples)
	minimum = 0 (37 samples)
	maximum = 37.6486 (37 samples)
Injected packet rate average = 0.0229884 (37 samples)
	minimum = 0.0181914 (37 samples)
	maximum = 0.0272869 (37 samples)
Accepted packet rate average = 0.0229884 (37 samples)
	minimum = 0.0181914 (37 samples)
	maximum = 0.0272869 (37 samples)
Injected flit rate average = 0.0633595 (37 samples)
	minimum = 0.0419188 (37 samples)
	maximum = 0.0839904 (37 samples)
Accepted flit rate average = 0.0633595 (37 samples)
	minimum = 0.058332 (37 samples)
	maximum = 0.0874969 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 11 sec (4991 sec)
gpgpu_simulation_rate = 213866 (inst/sec)
gpgpu_simulation_rate = 2037 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39069
gpu_sim_insn = 28848876
gpu_ipc =     738.4083
gpu_tot_sim_cycle = 10431909
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     105.0869
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 19866
partiton_reqs_in_parallel = 859518
partiton_reqs_in_parallel_total    = 42828887
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1880
partiton_reqs_in_parallel_util = 859518
partiton_reqs_in_parallel_util_total    = 42828887
gpu_sim_cycle_parition_util = 39069
gpu_tot_sim_cycle_parition_util    = 1950129
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9628
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.8218 GB/Sec
L2_BW_total  =      16.0609 GB/Sec
gpu_total_sim_rate=215290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183430, 176253, 176582, 183006, 183451, 176330, 176611, 183008, 48367, 46433, 46577, 30124, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 191836
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1143090	W0_Idle:6865187	W0_Scoreboard:65144372	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 959 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 10431908 
mrq_lat_table:786650 	123532 	85860 	188915 	232084 	181084 	107166 	49738 	11490 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1130308 	619598 	1528 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	1592152 	73308 	450 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1001268 	188445 	2904 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2791 	203 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.211494  7.849817  8.669927  8.558327  7.482502  7.427199  8.219141  7.948962  8.318905  8.188696  8.069708  7.814167  9.020105  8.957465  7.943089  7.833090 
dram[1]:  8.731866  8.803616  7.716827  7.441029  7.063918  6.968135  9.396728  8.974609  8.751859  8.784515  7.540128  7.397638  8.056206  7.853881  8.069069  7.692914 
dram[2]:  8.570086  8.373374  8.829516  8.525799  7.262897  7.191742  8.322464  7.975695  8.720370  8.275923  8.069588  7.866834  9.036777  8.896552  7.418833  7.118004 
dram[3]:  8.790361  8.762210  7.704663  7.648053  7.203224  6.978276  9.395705  8.768129  8.118965  7.887772  7.508828  7.472844  8.431373  8.037383  8.046494  7.519231 
dram[4]:  8.762210  8.776263  8.482477  8.319744  7.220472  7.038381  8.363233  8.289613  8.439068  8.118965  8.443141  8.177447  8.570598  8.416802  7.252747  7.148951 
dram[5]:  8.197398  7.919438  8.037149  7.870081  7.467062  7.109937  9.251473  9.287969  7.781818  7.872074  7.956633  7.707578  8.988676  8.686027  7.668119  7.456921 
dram[6]:  9.010934  8.633360  8.393508  8.406027  7.193710  7.142654  8.439964  8.262280  8.544465  8.392157  8.024014  8.051635  7.945669  7.786265  7.528960  7.471607 
dram[7]:  8.146768  7.883738  7.847520  7.567452  7.870211  7.278380  9.380478  9.251473  7.364070  7.170279  8.041107  7.882401  8.945922  8.969778  7.727794  7.517770 
dram[8]:  8.788351  8.468775  8.420969  8.315294  7.128479  6.988803  8.424866  8.305997  8.421818  7.986207  7.830883  7.869458  8.257774  7.996038  7.739598  7.250672 
dram[9]:  8.136060  7.912509  7.976674  7.687455  8.062147  7.619375  8.867231  8.867231  7.424679  7.377388  8.164395  7.856557  9.009822  8.805410  7.441156  7.337735 
dram[10]:  9.080498  9.035508  8.236985  8.420175  7.050812  6.829118  9.125969  8.986641  8.200000  7.670530  7.669919  7.583601  8.068022  7.962192  7.719298  7.500000 
average row locality = 1770580/220523 = 8.029004
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7182      7181      7142      7142      6838      6838      6263      6263      6377      6377      6375      6375      6975      6975      7194      7194 
dram[1]:      7180      7180      7028      7028      6953      6953      6264      6264      6377      6377      6393      6393      6976      6976      7195      7194 
dram[2]:      7296      7296      7028      7028      6952      6952      6262      6262      6378      6378      6391      6391      6976      6976      7099      7098 
dram[3]:      7296      7296      7027      7027      6954      6954      6263      6263      6378      6378      6373      6373      6976      6976      7099      7099 
dram[4]:      7296      7296      7026      7026      6857      6856      6377      6377      6378      6378      6372      6372      6975      6975      7102      7101 
dram[5]:      7180      7181      7124      7124      6858      6859      6378      6378      6376      6375      6374      6374      6975      6975      7101      7101 
dram[6]:      7180      7180      7124      7123      6834      6834      6379      6379      6376      6376      6373      6373      6861      6861      7217      7217 
dram[7]:      7179      7180      7125      7125      6836      6836      6378      6378      6300      6300      6488      6488      6861      6861      7216      7216 
dram[8]:      7179      7179      7125      7125      6795      6795      6379      6379      6300      6300      6488      6488      6861      6861      7217      7217 
dram[9]:      7295      7295      7124      7124      6797      6797      6377      6377      6302      6302      6488      6488      6861      6861      7101      7101 
dram[10]:      7294      7294      7124      7124      6799      6799      6378      6378      6302      6302      6413      6413      6975      6975      7102      7102 
total reads: 1196020
bank skew: 7296/6262 = 1.17
chip skew: 108774/108687 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        964       919       989       866       954       761       896       854      1114      1010      1290       992      1124       917       887       852
dram[1]:        964       917       978       851       951       760       895       857      1114      1009      1275       989      1124       916       886       851
dram[2]:        970       926       977       852       950       760       899       858      1113      1010      1275       991      1112       916       881       845
dram[3]:        970       925       984       856       950       759       897       859      1115      1010      1268       988      1114       916       879       845
dram[4]:        968       924       982       857       949       765       899       857      1115      1010      1269       989      1112       916       881       844
dram[5]:        972       926       986       858       949       766       900       857      1114      1011      1273       991      1112       916       880       845
dram[6]:        971       927       986       858       946       762       899       857      1114      1010      1273       992      1104       921       885       849
dram[7]:        971       927       985       857       945       763       919       870      1109      1003      1278       995      1104       923       885       848
dram[8]:        969       928       998       858       950       761       919       871      1108      1003      1277       994      1100       917       884       849
dram[9]:        974       931       998       858       949       761       915       870      1109      1002      1278       994      1098       918       879       840
dram[10]:        975       931       991       858       949       760       914       870      1109      1003      1298       987      1102       912       878       842
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3012325 n_act=19776 n_pre=19760 n_req=160903 n_rd=434764 n_write=208848 bw_util=0.3483
n_activity=2190332 dram_eff=0.5877
bk0: 28728a 3420163i bk1: 28724a 3433995i bk2: 28568a 3424434i bk3: 28568a 3436525i bk4: 27352a 3445679i bk5: 27352a 3446087i bk6: 25052a 3461134i bk7: 25052a 3468591i bk8: 25508a 3456278i bk9: 25508a 3456895i bk10: 25500a 3455763i bk11: 25500a 3465025i bk12: 27900a 3431015i bk13: 27900a 3441838i bk14: 28776a 3413317i bk15: 28776a 3420910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9a5c1e74b0 :  mf: uid=24421916, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10431908), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011495 n_act=20112 n_pre=20096 n_req=160943 n_rd=434922 n_write=208848 bw_util=0.3484
n_activity=2190750 dram_eff=0.5877
bk0: 28720a 3419520i bk1: 28720a 3434069i bk2: 28112a 3430279i bk3: 28112a 3437189i bk4: 27812a 3439115i bk5: 27810a 3440849i bk6: 25056a 3460434i bk7: 25056a 3466810i bk8: 25508a 3455868i bk9: 25508a 3462061i bk10: 25572a 3457739i bk11: 25572a 3464841i bk12: 27904a 3427062i bk13: 27904a 3434047i bk14: 28780a 3412653i bk15: 28776a 3420405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011701 n_act=19868 n_pre=19852 n_req=161013 n_rd=435052 n_write=209000 bw_util=0.3486
n_activity=2188910 dram_eff=0.5885
bk0: 29184a 3414471i bk1: 29184a 3423211i bk2: 28112a 3429121i bk3: 28112a 3440461i bk4: 27808a 3435941i bk5: 27808a 3440479i bk6: 25048a 3460044i bk7: 25048a 3468521i bk8: 25512a 3457356i bk9: 25512a 3461524i bk10: 25564a 3456429i bk11: 25564a 3466067i bk12: 27904a 3431890i bk13: 27904a 3442483i bk14: 28396a 3415837i bk15: 28392a 3421041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011297 n_act=20208 n_pre=20192 n_req=160944 n_rd=434928 n_write=208848 bw_util=0.3484
n_activity=2187584 dram_eff=0.5886
bk0: 29184a 3415014i bk1: 29184a 3429187i bk2: 28108a 3427206i bk3: 28108a 3436013i bk4: 27816a 3436965i bk5: 27816a 3441707i bk6: 25052a 3458018i bk7: 25052a 3466646i bk8: 25512a 3452259i bk9: 25512a 3456006i bk10: 25492a 3458557i bk11: 25492a 3464699i bk12: 27904a 3422446i bk13: 27904a 3434060i bk14: 28396a 3418775i bk15: 28396a 3425057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011519 n_act=19957 n_pre=19941 n_req=161014 n_rd=435056 n_write=209000 bw_util=0.3486
n_activity=2188167 dram_eff=0.5887
bk0: 29184a 3414443i bk1: 29184a 3427831i bk2: 28104a 3429019i bk3: 28104a 3439520i bk4: 27428a 3439431i bk5: 27424a 3445435i bk6: 25508a 3454724i bk7: 25508a 3463063i bk8: 25512a 3454395i bk9: 25512a 3460564i bk10: 25488a 3458016i bk11: 25488a 3468232i bk12: 27900a 3431136i bk13: 27900a 3440069i bk14: 28408a 3415086i bk15: 28404a 3423716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011603 n_act=20053 n_pre=20037 n_req=160945 n_rd=434932 n_write=208848 bw_util=0.3484
n_activity=2191910 dram_eff=0.5874
bk0: 28720a 3418971i bk1: 28724a 3432176i bk2: 28496a 3427443i bk3: 28496a 3429992i bk4: 27432a 3443360i bk5: 27436a 3446581i bk6: 25512a 3454373i bk7: 25512a 3464963i bk8: 25504a 3453862i bk9: 25500a 3458424i bk10: 25496a 3461662i bk11: 25496a 3467635i bk12: 27900a 3431818i bk13: 27900a 3434947i bk14: 28404a 3422299i bk15: 28404a 3426849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86561
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011867 n_act=20013 n_pre=19997 n_req=160899 n_rd=434748 n_write=208848 bw_util=0.3483
n_activity=2183929 dram_eff=0.5894
bk0: 28720a 3417371i bk1: 28720a 3429406i bk2: 28496a 3426374i bk3: 28492a 3433742i bk4: 27336a 3442761i bk5: 27336a 3449457i bk6: 25516a 3453601i bk7: 25516a 3462039i bk8: 25504a 3452243i bk9: 25504a 3459588i bk10: 25492a 3455034i bk11: 25492a 3467576i bk12: 27444a 3432257i bk13: 27444a 3439454i bk14: 28868a 3411371i bk15: 28868a 3416563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3010965 n_act=20152 n_pre=20136 n_req=161055 n_rd=435068 n_write=209152 bw_util=0.3487
n_activity=2186494 dram_eff=0.5893
bk0: 28716a 3420355i bk1: 28720a 3431678i bk2: 28500a 3425739i bk3: 28500a 3431002i bk4: 27344a 3441844i bk5: 27344a 3446432i bk6: 25512a 3455552i bk7: 25512a 3463021i bk8: 25200a 3453493i bk9: 25200a 3458272i bk10: 25952a 3449550i bk11: 25952a 3459225i bk12: 27444a 3433092i bk13: 27444a 3443241i bk14: 28864a 3415371i bk15: 28864a 3421522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86664
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011553 n_act=20168 n_pre=20152 n_req=160900 n_rd=434752 n_write=208848 bw_util=0.3483
n_activity=2188616 dram_eff=0.5881
bk0: 28716a 3420109i bk1: 28716a 3433697i bk2: 28500a 3427586i bk3: 28500a 3434889i bk4: 27180a 3447375i bk5: 27180a 3450162i bk6: 25516a 3449939i bk7: 25516a 3457107i bk8: 25200a 3455428i bk9: 25200a 3464189i bk10: 25952a 3453744i bk11: 25952a 3458856i bk12: 27444a 3430763i bk13: 27444a 3442450i bk14: 28868a 3410802i bk15: 28868a 3418734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87458
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011617 n_act=20132 n_pre=20116 n_req=160902 n_rd=434760 n_write=208848 bw_util=0.3483
n_activity=2186218 dram_eff=0.5888
bk0: 29180a 3415629i bk1: 29180a 3423658i bk2: 28496a 3421865i bk3: 28496a 3432052i bk4: 27188a 3447383i bk5: 27188a 3452109i bk6: 25508a 3454699i bk7: 25508a 3463766i bk8: 25208a 3455594i bk9: 25208a 3463659i bk10: 25952a 3452405i bk11: 25952a 3460190i bk12: 27444a 3433801i bk13: 27444a 3443396i bk14: 28404a 3417151i bk15: 28404a 3424168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86781
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3695473 n_nop=3011071 n_act=20085 n_pre=20069 n_req=161062 n_rd=435096 n_write=209152 bw_util=0.3487
n_activity=2189906 dram_eff=0.5884
bk0: 29176a 3414567i bk1: 29176a 3425270i bk2: 28496a 3427382i bk3: 28496a 3434248i bk4: 27196a 3446567i bk5: 27196a 3448765i bk6: 25512a 3456528i bk7: 25512a 3460771i bk8: 25208a 3457223i bk9: 25208a 3462503i bk10: 25652a 3455625i bk11: 25652a 3462583i bk12: 27900a 3426730i bk13: 27900a 3434446i bk14: 28408a 3420985i bk15: 28408a 3426033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87994

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54346, Miss_rate = 0.676, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54345, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 1
L2_cache_bank[2]: Access = 80322, Miss = 54366, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 54365, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54382, Miss_rate = 0.677, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54381, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 54366, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54366, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54383, Miss_rate = 0.677, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 54381, Miss_rate = 0.676, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54366, Miss_rate = 0.677, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54367, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54344, Miss_rate = 0.677, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 54343, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 3
L2_cache_bank[14]: Access = 80436, Miss = 54383, Miss_rate = 0.676, Pending_hits = 333, Reservation_fails = 1
L2_cache_bank[15]: Access = 80436, Miss = 54384, Miss_rate = 0.676, Pending_hits = 1546, Reservation_fails = 1
L2_cache_bank[16]: Access = 80341, Miss = 54344, Miss_rate = 0.676, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54344, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 54345, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54345, Miss_rate = 0.676, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54387, Miss_rate = 0.676, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54387, Miss_rate = 0.676, Pending_hits = 1522, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1196020
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 20325
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 551135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.109

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52144
	minimum = 6
	maximum = 42
Network latency average = 8.39631
	minimum = 6
	maximum = 41
Slowest packet = 3457294
Flit latency average = 6.85393
	minimum = 6
	maximum = 37
Slowest flit = 9529428
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238067
	minimum = 0.0188389 (at node 0)
	maximum = 0.0282584 (at node 19)
Accepted packet rate average = 0.0238067
	minimum = 0.0188389 (at node 0)
	maximum = 0.0282584 (at node 19)
Injected flit rate average = 0.0656148
	minimum = 0.0434115 (at node 0)
	maximum = 0.0869766 (at node 42)
Accepted flit rate average= 0.0656148
	minimum = 0.0604075 (at node 0)
	maximum = 0.0906112 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.92763 (38 samples)
	minimum = 6 (38 samples)
	maximum = 85.3421 (38 samples)
Network latency average = 8.68546 (38 samples)
	minimum = 6 (38 samples)
	maximum = 81.8158 (38 samples)
Flit latency average = 7.26469 (38 samples)
	minimum = 6 (38 samples)
	maximum = 78.0526 (38 samples)
Fragmentation average = 0.0290183 (38 samples)
	minimum = 0 (38 samples)
	maximum = 36.6579 (38 samples)
Injected packet rate average = 0.0230099 (38 samples)
	minimum = 0.0182085 (38 samples)
	maximum = 0.0273125 (38 samples)
Accepted packet rate average = 0.0230099 (38 samples)
	minimum = 0.0182085 (38 samples)
	maximum = 0.0273125 (38 samples)
Injected flit rate average = 0.0634188 (38 samples)
	minimum = 0.0419581 (38 samples)
	maximum = 0.084069 (38 samples)
Accepted flit rate average = 0.0634188 (38 samples)
	minimum = 0.0583866 (38 samples)
	maximum = 0.0875788 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 52 sec (5092 sec)
gpgpu_simulation_rate = 215290 (inst/sec)
gpgpu_simulation_rate = 2048 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38933
gpu_sim_insn = 28848876
gpu_ipc =     740.9877
gpu_tot_sim_cycle = 10692992
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     105.2190
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 20373
partiton_reqs_in_parallel = 856526
partiton_reqs_in_parallel_total    = 43688405
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1658
partiton_reqs_in_parallel_util = 856526
partiton_reqs_in_parallel_util_total    = 43688405
gpu_sim_cycle_parition_util = 38933
gpu_tot_sim_cycle_parition_util    = 1989198
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9635
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.2159 GB/Sec
L2_BW_total  =      16.0809 GB/Sec
gpu_total_sim_rate=216658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188257, 180889, 181232, 187828, 188282, 180969, 181262, 187826, 53205, 51086, 51232, 34954, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 191869
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1282
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1173215	W0_Idle:6880426	W0_Scoreboard:66267531	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 940 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 10692991 
mrq_lat_table:807649 	127463 	88321 	193270 	237684 	185858 	110278 	51039 	11581 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1162695 	633689 	1554 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	61 	1636355 	75584 	472 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1027509 	193521 	2971 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2866 	205 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.350798  7.986202  8.791297  8.679396  7.606351  7.550587  8.360496  8.088261  8.454068  8.322997  8.193357  7.936469  9.175606  9.112543  8.060628  7.950288 
dram[1]:  8.874899  8.947111  7.821245  7.555555  7.185539  7.088829  9.525732  9.103182  8.889605  8.922438  7.661367  7.517941  8.204176  8.000000  8.186944  7.809625 
dram[2]:  8.713732  8.515542  8.933891  8.630558  7.386395  7.314583  8.464574  8.115219  8.857928  8.410792  8.193877  7.990050  9.192374  9.035775  7.532314  7.230154 
dram[3]:  8.935561  8.907216  7.820513  7.763637  7.326148  7.099057  9.524722  8.896324  8.224681  7.993383  7.630366  7.594146  8.568659  8.172573  8.161898  7.622363 
dram[4]:  8.907216  8.921366  8.587289  8.424625  7.343040  7.159280  8.507476  8.433304  8.559788  8.238704  8.569643  8.302768  8.722862  8.554032  7.375510  7.270959 
dram[5]:  8.336618  8.056410  8.155289  7.987509  7.591777  7.231469  9.401361  9.438048  7.887347  7.977705  8.080808  7.830343  9.128227  8.824459  7.782484  7.559972 
dram[6]:  9.155704  8.775738  8.512921  8.525490  7.316312  7.264789  8.584738  8.405734  8.665471  8.512775  8.148557  8.176320  8.078660  7.918321  7.655149  7.597394 
dram[7]:  8.285606  8.020423  7.964835  7.683392  7.998450  7.401721  9.531034  9.401361  7.467400  7.273145  8.167774  8.008143  9.083187  9.107112  7.844193  7.633356 
dram[8]:  8.931763  8.610023  8.540456  8.434445  7.250000  7.109028  8.554377  8.435048  8.540880  8.104007  7.956311  7.995122  8.405996  8.142073  7.867188  7.374834 
dram[9]:  8.276345  8.050896  8.094564  7.804020  8.191200  7.745083  9.014912  9.014912  7.539255  7.491726  8.291737  7.982143  9.147266  8.942242  7.554704  7.461115 
dram[10]:  9.227609  9.182339  8.355880  8.539670  7.171568  6.947761  9.257417  9.117813  8.317585  7.786241  7.793076  7.706210  8.216111  8.109327  7.833815  7.613764 
average row locality = 1817204/222785 = 8.156761
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7371      7370      7326      7326      7011      7011      6436      6436      6543      6543      6537      6537      7167      7167      7386      7386 
dram[1]:      7369      7369      7209      7209      7129      7129      6437      6437      6543      6543      6556      6556      7168      7168      7387      7386 
dram[2]:      7488      7488      7209      7209      7128      7128      6435      6435      6544      6544      6554      6554      7168      7168      7288      7287 
dram[3]:      7488      7488      7208      7208      7130      7130      6436      6436      6544      6544      6536      6536      7168      7168      7288      7288 
dram[4]:      7488      7488      7207      7207      7031      7030      6553      6553      6544      6544      6535      6535      7167      7167      7291      7290 
dram[5]:      7369      7370      7307      7307      7032      7033      6554      6554      6542      6541      6537      6537      7167      7167      7290      7290 
dram[6]:      7369      7369      7307      7306      7008      7008      6555      6555      6542      6542      6536      6536      7050      7050      7409      7409 
dram[7]:      7368      7369      7308      7308      7010      7010      6554      6554      6464      6464      6654      6654      7050      7050      7408      7408 
dram[8]:      7368      7368      7308      7308      6968      6968      6555      6555      6464      6464      6654      6654      7050      7050      7409      7409 
dram[9]:      7487      7487      7307      7307      6970      6970      6553      6553      6465      6465      6654      6654      7050      7050      7290      7290 
dram[10]:      7486      7486      7307      7307      6972      6972      6554      6554      6465      6465      6577      6577      7167      7167      7291      7291 
total reads: 1227524
bank skew: 7488/6435 = 1.16
chip skew: 111638/111551 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        945       901       970       850       936       748       878       837      1091       990      1263       972      1099       898       870       835
dram[1]:        945       900       959       835       934       747       877       840      1091       989      1249       970      1099       897       869       835
dram[2]:        951       908       958       837       933       747       881       841      1090       990      1248       971      1088       897       863       828
dram[3]:        951       907       965       840       933       746       879       842      1092       990      1242       968      1089       897       862       829
dram[4]:        949       906       963       841       931       752       881       840      1092       990      1243       969      1088       897       864       827
dram[5]:        953       907       967       842       931       753       882       840      1092       991      1246       971      1088       897       863       828
dram[6]:        952       909       967       842       928       749       881       840      1091       990      1246       972      1080       902       867       833
dram[7]:        952       909       966       841       927       750       900       853      1086       983      1251       975      1080       903       868       832
dram[8]:        950       910       979       842       932       748       900       853      1086       983      1251       975      1076       898       867       833
dram[9]:        955       913       979       842       931       748       897       853      1087       982      1251       974      1074       899       862       824
dram[10]:        956       913       972       842       932       747       896       853      1086       983      1271       968      1078       893       861       826
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3067277 n_act=19974 n_pre=19958 n_req=165139 n_rd=446212 n_write=214344 bw_util=0.3506
n_activity=2246031 dram_eff=0.5882
bk0: 29484a 3485968i bk1: 29480a 3499686i bk2: 29304a 3490160i bk3: 29304a 3502523i bk4: 28044a 3512367i bk5: 28044a 3512506i bk6: 25744a 3528029i bk7: 25744a 3535575i bk8: 26172a 3522588i bk9: 26172a 3523718i bk10: 26148a 3522475i bk11: 26148a 3531830i bk12: 28668a 3496170i bk13: 28668a 3507542i bk14: 29544a 3478458i bk15: 29544a 3486281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066425 n_act=20316 n_pre=20300 n_req=165181 n_rd=446380 n_write=214344 bw_util=0.3507
n_activity=2246566 dram_eff=0.5882
bk0: 29476a 3485129i bk1: 29476a 3500221i bk2: 28836a 3496284i bk3: 28836a 3503455i bk4: 28516a 3505598i bk5: 28516a 3507301i bk6: 25748a 3526815i bk7: 25748a 3533406i bk8: 26172a 3522616i bk9: 26172a 3528881i bk10: 26224a 3524417i bk11: 26224a 3531928i bk12: 28672a 3492775i bk13: 28672a 3499792i bk14: 29548a 3477625i bk15: 29544a 3485751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066633 n_act=20072 n_pre=20056 n_req=165251 n_rd=446508 n_write=214496 bw_util=0.3509
n_activity=2244357 dram_eff=0.589
bk0: 29952a 3479771i bk1: 29952a 3488948i bk2: 28836a 3494854i bk3: 28836a 3506844i bk4: 28512a 3502396i bk5: 28512a 3506752i bk6: 25740a 3526600i bk7: 25740a 3535500i bk8: 26176a 3523990i bk9: 26176a 3528371i bk10: 26216a 3523044i bk11: 26216a 3532409i bk12: 28672a 3497304i bk13: 28672a 3508334i bk14: 29152a 3480939i bk15: 29148a 3486452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066205 n_act=20424 n_pre=20408 n_req=165182 n_rd=446384 n_write=214344 bw_util=0.3507
n_activity=2243174 dram_eff=0.5891
bk0: 29952a 3480650i bk1: 29952a 3495305i bk2: 28832a 3493379i bk3: 28832a 3502127i bk4: 28520a 3503043i bk5: 28520a 3508200i bk6: 25744a 3524203i bk7: 25744a 3533307i bk8: 26176a 3518535i bk9: 26176a 3522755i bk10: 26144a 3525217i bk11: 26144a 3531671i bk12: 28672a 3487817i bk13: 28672a 3499718i bk14: 29152a 3484034i bk15: 29152a 3490621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066435 n_act=20161 n_pre=20145 n_req=165256 n_rd=446520 n_write=214504 bw_util=0.3509
n_activity=2243620 dram_eff=0.5892
bk0: 29952a 3479484i bk1: 29952a 3493477i bk2: 28828a 3495050i bk3: 28828a 3505492i bk4: 28124a 3505878i bk5: 28120a 3511605i bk6: 26212a 3520826i bk7: 26212a 3529480i bk8: 26176a 3520733i bk9: 26176a 3527418i bk10: 26140a 3524743i bk11: 26140a 3535011i bk12: 28668a 3496647i bk13: 28668a 3505691i bk14: 29164a 3480428i bk15: 29160a 3489183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066519 n_act=20265 n_pre=20249 n_req=165183 n_rd=446388 n_write=214344 bw_util=0.3507
n_activity=2247539 dram_eff=0.588
bk0: 29476a 3484717i bk1: 29480a 3498632i bk2: 29228a 3493242i bk3: 29228a 3495975i bk4: 28128a 3509745i bk5: 28132a 3513204i bk6: 26216a 3520393i bk7: 26216a 3531906i bk8: 26168a 3520290i bk9: 26164a 3525468i bk10: 26148a 3528265i bk11: 26148a 3534319i bk12: 28668a 3497181i bk13: 28668a 3500581i bk14: 29160a 3487814i bk15: 29160a 3492689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066803 n_act=20215 n_pre=20199 n_req=165137 n_rd=446204 n_write=214344 bw_util=0.3506
n_activity=2239583 dram_eff=0.5899
bk0: 29476a 3482703i bk1: 29476a 3495175i bk2: 29228a 3492304i bk3: 29224a 3500065i bk4: 28032a 3509299i bk5: 28032a 3516278i bk6: 26220a 3520160i bk7: 26220a 3528531i bk8: 26168a 3518435i bk9: 26168a 3526314i bk10: 26144a 3521498i bk11: 26144a 3534319i bk12: 28200a 3497982i bk13: 28200a 3505318i bk14: 29636a 3476832i bk15: 29636a 3481734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3065869 n_act=20362 n_pre=20346 n_req=165297 n_rd=446532 n_write=214656 bw_util=0.351
n_activity=2242402 dram_eff=0.5897
bk0: 29472a 3486081i bk1: 29476a 3497842i bk2: 29232a 3491259i bk3: 29232a 3497226i bk4: 28040a 3508432i bk5: 28040a 3513049i bk6: 26216a 3521932i bk7: 26216a 3529848i bk8: 25856a 3519884i bk9: 25856a 3524978i bk10: 26616a 3515892i bk11: 26616a 3526191i bk12: 28200a 3498759i bk13: 28200a 3508990i bk14: 29632a 3480613i bk15: 29632a 3486830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87135
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066489 n_act=20370 n_pre=20354 n_req=165138 n_rd=446208 n_write=214344 bw_util=0.3506
n_activity=2243969 dram_eff=0.5887
bk0: 29472a 3485555i bk1: 29472a 3499372i bk2: 29232a 3493582i bk3: 29232a 3501031i bk4: 27872a 3513912i bk5: 27872a 3516561i bk6: 26220a 3515892i bk7: 26220a 3523821i bk8: 25856a 3521569i bk9: 25856a 3530987i bk10: 26616a 3519804i bk11: 26616a 3525542i bk12: 28200a 3496110i bk13: 28200a 3508148i bk14: 29636a 3475895i bk15: 29636a 3483914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88065
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9a5cab7700 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10692991), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3066558 n_act=20336 n_pre=20320 n_req=165138 n_rd=446207 n_write=214344 bw_util=0.3506
n_activity=2241792 dram_eff=0.5893
bk0: 29948a 3480864i bk1: 29948a 3489305i bk2: 29228a 3487509i bk3: 29227a 3498130i bk4: 27880a 3513944i bk5: 27880a 3518533i bk6: 26212a 3521367i bk7: 26212a 3530514i bk8: 25860a 3522011i bk9: 25860a 3530252i bk10: 26616a 3518776i bk11: 26616a 3526755i bk12: 28200a 3499453i bk13: 28200a 3508884i bk14: 29160a 3482310i bk15: 29160a 3489823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3767765 n_nop=3065991 n_act=20291 n_pre=20275 n_req=165302 n_rd=446552 n_write=214656 bw_util=0.351
n_activity=2245388 dram_eff=0.5889
bk0: 29944a 3480252i bk1: 29944a 3490953i bk2: 29228a 3493207i bk3: 29228a 3500561i bk4: 27888a 3513091i bk5: 27888a 3515140i bk6: 26216a 3522404i bk7: 26216a 3527268i bk8: 25860a 3523471i bk9: 25860a 3529111i bk10: 26308a 3521756i bk11: 26308a 3528937i bk12: 28668a 3492114i bk13: 28668a 3500207i bk14: 29164a 3486025i bk15: 29164a 3491718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55777, Miss_rate = 0.676, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55776, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 1
L2_cache_bank[2]: Access = 82435, Miss = 55798, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55797, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55814, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55813, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55798, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55798, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55816, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55814, Miss_rate = 0.676, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55798, Miss_rate = 0.677, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55799, Miss_rate = 0.677, Pending_hits = 1550, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55776, Miss_rate = 0.677, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55775, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 3
L2_cache_bank[14]: Access = 82552, Miss = 55816, Miss_rate = 0.676, Pending_hits = 336, Reservation_fails = 1
L2_cache_bank[15]: Access = 82552, Miss = 55817, Miss_rate = 0.676, Pending_hits = 1549, Reservation_fails = 1
L2_cache_bank[16]: Access = 82455, Miss = 55776, Miss_rate = 0.676, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55776, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55776, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55776, Miss_rate = 0.676, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55819, Miss_rate = 0.676, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55819, Miss_rate = 0.676, Pending_hits = 1525, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1227524
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 20399
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 566061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 637826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59154
	minimum = 6
	maximum = 42
Network latency average = 8.46251
	minimum = 6
	maximum = 42
Slowest packet = 3536364
Flit latency average = 6.94219
	minimum = 6
	maximum = 42
Slowest flit = 9850188
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238899
	minimum = 0.0189048 (at node 5)
	maximum = 0.0283571 (at node 0)
Accepted packet rate average = 0.0238899
	minimum = 0.0189048 (at node 5)
	maximum = 0.0283571 (at node 0)
Injected flit rate average = 0.065844
	minimum = 0.0435631 (at node 5)
	maximum = 0.0872804 (at node 42)
Accepted flit rate average= 0.065844
	minimum = 0.0606185 (at node 5)
	maximum = 0.0909278 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91902 (39 samples)
	minimum = 6 (39 samples)
	maximum = 84.2308 (39 samples)
Network latency average = 8.67974 (39 samples)
	minimum = 6 (39 samples)
	maximum = 80.7949 (39 samples)
Flit latency average = 7.25642 (39 samples)
	minimum = 6 (39 samples)
	maximum = 77.1282 (39 samples)
Fragmentation average = 0.0282742 (39 samples)
	minimum = 0 (39 samples)
	maximum = 35.7179 (39 samples)
Injected packet rate average = 0.0230325 (39 samples)
	minimum = 0.0182263 (39 samples)
	maximum = 0.0273393 (39 samples)
Accepted packet rate average = 0.0230325 (39 samples)
	minimum = 0.0182263 (39 samples)
	maximum = 0.0273393 (39 samples)
Injected flit rate average = 0.063481 (39 samples)
	minimum = 0.0419992 (39 samples)
	maximum = 0.0841513 (39 samples)
Accepted flit rate average = 0.063481 (39 samples)
	minimum = 0.0584438 (39 samples)
	maximum = 0.0876647 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 33 sec (5193 sec)
gpgpu_simulation_rate = 216658 (inst/sec)
gpgpu_simulation_rate = 2059 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39025
gpu_sim_insn = 28848876
gpu_ipc =     739.2409
gpu_tot_sim_cycle = 10954167
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     105.3439
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 96193
gpu_stall_icnt2sh    = 20832
partiton_reqs_in_parallel = 858550
partiton_reqs_in_parallel_total    = 44544931
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1449
partiton_reqs_in_parallel_util = 858550
partiton_reqs_in_parallel_util_total    = 44544931
gpu_sim_cycle_parition_util = 39025
gpu_tot_sim_cycle_parition_util    = 2028131
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9642
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.9490 GB/Sec
L2_BW_total  =      16.0999 GB/Sec
gpu_total_sim_rate=217974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23165938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193084, 185532, 185879, 192646, 193109, 185617, 185909, 192633, 53205, 51086, 51232, 34954, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 191908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1321
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 189143
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1202487	W0_Idle:6895670	W0_Scoreboard:67407560	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1837 
maxdqlatency = 0 
maxmflatency = 179180 
averagemflatency = 923 
max_icnt2mem_latency = 178926 
max_icnt2sh_latency = 10954166 
mrq_lat_table:826784 	129971 	90387 	198938 	244723 	191344 	113485 	52534 	11601 	3726 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1191428 	651444 	1570 	0 	58 	130 	787 	1425 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	63 	1680589 	77843 	481 	0 	85942 	0 	0 	0 	0 	58 	130 	794 	1418 	5310 	7794 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053963 	198379 	3043 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2942 	207 	0 	1 	1 	2 	5 	8 	14 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123202    123365    124128    124493    124440    124795    123842    124093    127581    127960    126581    126476    122433    122831    123354    123692 
dram[1]:    123228    123245    124233    124742    124362    124815    123852    124164    127603    128130    126638    126617    122549    123046    123410    123869 
dram[2]:    123160    123675    124095    124289    124478    124881    123841    124112    127760    128140    126628    126239    122499    122904    123406    123764 
dram[3]:    123172    123545    124308    124570    124497    124841    123854    124118    127614    128008    126634    126616    122636    123038    123425    123862 
dram[4]:    123115    123582    124121    124205    124476    124892    123827    124148    127759    128166    126638    126654    122484    122965    123370    123839 
dram[5]:    123247    123639    124205    124548    124389    124682    123875    124060    127525    127958    126656    127137    122564    122906    123414    123824 
dram[6]:    123312    123742    124021    124433    124542    124923    123861    124109    127675    128093    126587    127097    122522    122481    123391    123803 
dram[7]:    123283    123739    124187    124559    124386    124518    123768    124033    127545    127887    126619    126611    122529    122435    123400    123801 
dram[8]:    123409    123796    124200    124725    124414    124876    123799    124087    127706    127915    126635    126653    122536    122513    123443    123905 
dram[9]:    123232    123714    124129    124545    124348    124760    123769    124091    127506    127901    126589    126586    122478    122314    123285    123493 
dram[10]:    123334    123763    124311    124712    124494    124921    123774    124085    127650    127636    126630    126642    122537    122939    123403    123524 
average row accesses per activate:
dram[0]:  8.251646  7.892932  8.700854  8.580843  7.544936  7.438818  8.190516  7.935193  8.323257  8.199338  8.137675  7.877893  9.060050  8.985111  7.995053  7.845354 
dram[1]:  8.763015  8.817826  7.755131  7.510624  7.089777  7.016213  9.401361  8.982358  8.764810  8.780336  7.532369  7.430503  8.143928  7.935719  8.116212  7.743327 
dram[2]:  8.642160  8.451944  8.872874  8.554255  7.270161  7.221629  8.345125  8.000000  8.734801  8.324098  8.151690  7.891460  8.971098  8.868571  7.473436  7.136802 
dram[3]:  8.787186  8.733890  7.732533  7.710767  7.242302  7.025974  9.363988  8.769719  8.106296  7.912210  7.547126  7.535578  8.507440  8.089353  8.099854  7.559864 
dram[4]:  8.814078  8.800611  8.447186  8.293716  7.252732  7.078000  8.379543  8.351306  8.466269  8.146261  8.511668  8.227235  8.546814  8.375482  7.284404  7.157115 
dram[5]:  8.226112  7.971025  8.045422  7.897381  7.531206  7.156334  9.274088  9.291471  7.786332  7.909816  8.027710  7.774270  9.044963  8.711308  7.702703  7.459732 
dram[6]:  9.073210  8.668716  8.421886  8.408440  7.197011  7.206803  8.540051  8.352991  8.596704  8.435744  8.066339  8.092852  7.921700  7.782418  7.556221  7.511243 
dram[7]:  8.130498  7.892232  7.853624  7.586676  7.919282  7.337950  9.361662  9.256769  7.371126  7.154806  8.104418  7.938631  8.994920  8.987309  7.735695  7.525514 
dram[8]:  8.817044  8.447191  8.435374  8.322147  7.122629  7.018024  8.525366  8.381234  8.487380  8.052849  7.815647  7.864380  8.279813  8.029478  7.810866  7.308237 
dram[9]:  8.163713  7.938663  8.010768  7.711818  8.138545  7.663994  8.827249  8.827249  7.440122  7.394996  8.263719  7.926159  8.994920  8.801160  7.454729  7.365805 
dram[10]:  9.076438  9.019577  8.259808  8.409194  7.077389  6.882854  9.205199  9.020928  8.217355  7.650196  7.668726  7.621643  8.094635  8.028825  7.784314  7.541384 
average row locality = 1863828/231293 = 8.058298
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7560      7559      7518      7518      7198      7198      6593      6593      6713      6713      6711      6711      7343      7343      7573      7573 
dram[1]:      7558      7558      7398      7398      7319      7319      6594      6594      6713      6713      6730      6730      7344      7344      7574      7573 
dram[2]:      7680      7680      7398      7398      7318      7318      6592      6592      6714      6714      6728      6728      7344      7344      7473      7472 
dram[3]:      7680      7680      7397      7397      7320      7320      6593      6593      6714      6714      6709      6709      7344      7344      7473      7473 
dram[4]:      7680      7680      7396      7396      7218      7217      6713      6713      6714      6714      6708      6708      7343      7343      7476      7475 
dram[5]:      7558      7559      7499      7499      7219      7220      6714      6714      6712      6711      6710      6710      7343      7343      7475      7475 
dram[6]:      7558      7558      7499      7498      7194      7194      6715      6715      6712      6712      6709      6709      7223      7223      7597      7597 
dram[7]:      7557      7558      7500      7500      7196      7196      6714      6714      6632      6632      6830      6830      7223      7223      7596      7596 
dram[8]:      7557      7557      7500      7500      7153      7153      6715      6715      6632      6632      6830      6830      7223      7223      7597      7597 
dram[9]:      7679      7679      7499      7499      7155      7155      6713      6713      6634      6634      6830      6830      7223      7223      7475      7475 
dram[10]:      7678      7678      7499      7499      7157      7157      6714      6714      6634      6634      6751      6751      7343      7343      7476      7476 
total reads: 1259028
bank skew: 7680/6592 = 1.17
chip skew: 114504/114413 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        927       884       951       834       917       734       862       822      1069       971      1237       953      1079       882       854       820
dram[1]:        927       883       940       819       915       733       861       825      1069       970      1223       951      1079       882       853       820
dram[2]:        933       891       939       821       914       733       865       826      1068       970      1222       952      1068       881       848       813
dram[3]:        933       890       946       824       914       732       863       827      1070       971      1216       949      1069       881       846       814
dram[4]:        931       889       944       825       912       738       865       825      1070       971      1217       950      1068       881       848       812
dram[5]:        935       890       948       826       913       739       866       825      1070       971      1220       952      1068       881       847       813
dram[6]:        934       892       948       826       910       735       865       825      1069       970      1220       953      1061       886       851       818
dram[7]:        934       892       947       825       909       736       884       837      1064       964      1225       956      1060       888       852       817
dram[8]:        932       892       959       826       914       734       884       838      1064       964      1225       956      1057       882       851       818
dram[9]:        936       896       960       826       912       734       880       837      1065       963      1225       955      1054       883       846       809
dram[10]:        938       896       952       826       913       733       880       838      1065       964      1244       949      1058       878       845       811
maximum mf latency per bank:
dram[0]:     122288    121939    121648    121288    121108    120769    123042    122624    123829    123570    179153    122591    178938    122428    122306    122065
dram[1]:     122364    121899    121539    121140    121068    120677    123127    122743    123880    123464    179174    123188    178966    122750    121959    121582
dram[2]:     122395    122249    121319    120867    120965    120624    123040    122735    123778    123272    179164    122800    178937    122168    122339    121993
dram[3]:     122298    121773    121572    121222    120991    120655    123033    122619    123901    123496    179174    123017    178982    122326    122079    121800
dram[4]:     122438    122037    121340    120904    120741    120432    123138    122746    123982    123620    179157    122674    178936    122401    122226    121924
dram[5]:     122144    121781    121651    121219    120599    119916    123084    122686    123925    123651    179176    122934    178992    122391    122326    122109
dram[6]:     122057    121521    121396    121032    120766    120451    123177    122720    123977    123595    179169    122560    178938    177622    122133    121799
dram[7]:     122245    121882    121842    121478    120504    120027    123093    122652    123925    123584    179174    123179    178985    178426    122404    122037
dram[8]:     122617    122009    121491    121106    120977    120612    123182    122783    123850    123477    179180    123055    178966    122632    122159    121826
dram[9]:     122437    122242    121854    121446    120723    120245    123155    122694    123979    123545    179148    122909    178987    122253    122271    121899
dram[10]:     122133    121830    121657    121352    121201    120845    123129    122726    123960    123493    179173    122658    178973    122645    121978    121709
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3121247 n_act=20744 n_pre=20728 n_req=169377 n_rd=457668 n_write=219840 bw_util=0.3528
n_activity=2305282 dram_eff=0.5878
bk0: 30240a 3551434i bk1: 30236a 3565031i bk2: 30072a 3555214i bk3: 30072a 3567978i bk4: 28792a 3577851i bk5: 28792a 3578269i bk6: 26372a 3594274i bk7: 26372a 3601766i bk8: 26852a 3588825i bk9: 26852a 3589816i bk10: 26844a 3588616i bk11: 26844a 3598057i bk12: 29372a 3561778i bk13: 29372a 3573441i bk14: 30292a 3543487i bk15: 30292a 3551686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9a5d231500 :  mf: uid=25707204, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10954166), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120421 n_act=21074 n_pre=21058 n_req=169419 n_rd=457834 n_write=219840 bw_util=0.3529
n_activity=2305781 dram_eff=0.5878
bk0: 30232a 3550294i bk1: 30232a 3565832i bk2: 29592a 3561298i bk3: 29592a 3568945i bk4: 29276a 3570656i bk5: 29274a 3572552i bk6: 26376a 3593206i bk7: 26376a 3600153i bk8: 26852a 3588704i bk9: 26852a 3595102i bk10: 26920a 3590758i bk11: 26920a 3598002i bk12: 29376a 3558599i bk13: 29376a 3566178i bk14: 30296a 3542854i bk15: 30292a 3550856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120595 n_act=20838 n_pre=20822 n_req=169493 n_rd=457972 n_write=220000 bw_util=0.3531
n_activity=2303307 dram_eff=0.5887
bk0: 30720a 3545049i bk1: 30720a 3554661i bk2: 29592a 3559930i bk3: 29592a 3572338i bk4: 29272a 3567497i bk5: 29272a 3572154i bk6: 26368a 3592861i bk7: 26368a 3601899i bk8: 26856a 3590268i bk9: 26856a 3594736i bk10: 26912a 3589230i bk11: 26912a 3598798i bk12: 29376a 3562563i bk13: 29376a 3574610i bk14: 29892a 3546062i bk15: 29888a 3551813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120187 n_act=21188 n_pre=21172 n_req=169420 n_rd=457840 n_write=219840 bw_util=0.3529
n_activity=2302181 dram_eff=0.5887
bk0: 30720a 3545541i bk1: 30720a 3560416i bk2: 29588a 3558361i bk3: 29588a 3567696i bk4: 29280a 3568409i bk5: 29280a 3573516i bk6: 26372a 3590133i bk7: 26372a 3599867i bk8: 26856a 3584399i bk9: 26856a 3588738i bk10: 26836a 3591377i bk11: 26836a 3597988i bk12: 29376a 3553415i bk13: 29376a 3565922i bk14: 29892a 3549021i bk15: 29892a 3556073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120353 n_act=20957 n_pre=20941 n_req=169494 n_rd=457976 n_write=220000 bw_util=0.3531
n_activity=2302554 dram_eff=0.5889
bk0: 30720a 3544442i bk1: 30720a 3558788i bk2: 29584a 3560005i bk3: 29584a 3570928i bk4: 28872a 3571151i bk5: 28868a 3577305i bk6: 26852a 3586977i bk7: 26852a 3595840i bk8: 26856a 3586989i bk9: 26856a 3593599i bk10: 26832a 3591009i bk11: 26832a 3601650i bk12: 29372a 3561908i bk13: 29372a 3571227i bk14: 29904a 3545394i bk15: 29900a 3554143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120525 n_act=21017 n_pre=21001 n_req=169421 n_rd=457844 n_write=219840 bw_util=0.3529
n_activity=2306411 dram_eff=0.5877
bk0: 30232a 3549299i bk1: 30236a 3563744i bk2: 29996a 3557848i bk3: 29996a 3561143i bk4: 28876a 3575025i bk5: 28880a 3578689i bk6: 26856a 3586508i bk7: 26856a 3598342i bk8: 26848a 3586173i bk9: 26844a 3591793i bk10: 26840a 3594463i bk11: 26840a 3600931i bk12: 29372a 3563255i bk13: 29372a 3566360i bk14: 29900a 3553147i bk15: 29900a 3558088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87984
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120805 n_act=20973 n_pre=20957 n_req=169373 n_rd=457652 n_write=219840 bw_util=0.3528
n_activity=2297970 dram_eff=0.5896
bk0: 30232a 3547677i bk1: 30232a 3560428i bk2: 29996a 3557512i bk3: 29992a 3565377i bk4: 28776a 3574754i bk5: 28776a 3582028i bk6: 26860a 3586377i bk7: 26860a 3595156i bk8: 26848a 3584865i bk9: 26848a 3592672i bk10: 26836a 3587403i bk11: 26836a 3600627i bk12: 28892a 3563491i bk13: 28892a 3571128i bk14: 30388a 3541443i bk15: 30388a 3546945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90356
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3119771 n_act=21162 n_pre=21146 n_req=169537 n_rd=457988 n_write=220160 bw_util=0.3532
n_activity=2301471 dram_eff=0.5893
bk0: 30228a 3551259i bk1: 30232a 3563328i bk2: 30000a 3556151i bk3: 30000a 3562335i bk4: 28784a 3573814i bk5: 28784a 3578714i bk6: 26856a 3587886i bk7: 26856a 3595895i bk8: 26528a 3585906i bk9: 26528a 3590672i bk10: 27320a 3581996i bk11: 27320a 3592550i bk12: 28892a 3564936i bk13: 28892a 3575244i bk14: 30384a 3545737i bk15: 30384a 3552124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120455 n_act=21146 n_pre=21130 n_req=169374 n_rd=457656 n_write=219840 bw_util=0.3528
n_activity=2302908 dram_eff=0.5884
bk0: 30228a 3550693i bk1: 30228a 3564848i bk2: 30000a 3558554i bk3: 30000a 3566550i bk4: 28612a 3579318i bk5: 28612a 3582351i bk6: 26860a 3582097i bk7: 26860a 3590493i bk8: 26528a 3587817i bk9: 26528a 3597376i bk10: 27320a 3585781i bk11: 27320a 3591493i bk12: 28892a 3561840i bk13: 28892a 3574043i bk14: 30388a 3541178i bk15: 30388a 3548915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3120491 n_act=21124 n_pre=21108 n_req=169376 n_rd=457664 n_write=219840 bw_util=0.3528
n_activity=2300774 dram_eff=0.5889
bk0: 30716a 3545884i bk1: 30716a 3554385i bk2: 29996a 3552444i bk3: 29996a 3563314i bk4: 28620a 3579485i bk5: 28620a 3584409i bk6: 26852a 3587303i bk7: 26852a 3596554i bk8: 26536a 3588299i bk9: 26536a 3596513i bk10: 27320a 3584970i bk11: 27320a 3592893i bk12: 28892a 3565330i bk13: 28892a 3574944i bk14: 29900a 3546925i bk15: 29900a 3555246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3840227 n_nop=3119925 n_act=21071 n_pre=21055 n_req=169544 n_rd=458016 n_write=220160 bw_util=0.3532
n_activity=2304721 dram_eff=0.5885
bk0: 30712a 3545183i bk1: 30712a 3556356i bk2: 29996a 3558153i bk3: 29996a 3565929i bk4: 28628a 3578365i bk5: 28628a 3580818i bk6: 26856a 3588713i bk7: 26856a 3593719i bk8: 26536a 3589658i bk9: 26536a 3594890i bk10: 27004a 3587669i bk11: 27004a 3594823i bk12: 29372a 3557713i bk13: 29372a 3566322i bk14: 29904a 3551576i bk15: 29904a 3557262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57209, Miss_rate = 0.676, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 57208, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 1
L2_cache_bank[2]: Access = 84548, Miss = 57230, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 57229, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 57247, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57246, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 57230, Miss_rate = 0.677, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57230, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57248, Miss_rate = 0.677, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 57246, Miss_rate = 0.676, Pending_hits = 1553, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57230, Miss_rate = 0.677, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57231, Miss_rate = 0.677, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57207, Miss_rate = 0.677, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 57206, Miss_rate = 0.677, Pending_hits = 1561, Reservation_fails = 3
L2_cache_bank[14]: Access = 84668, Miss = 57248, Miss_rate = 0.676, Pending_hits = 340, Reservation_fails = 1
L2_cache_bank[15]: Access = 84668, Miss = 57249, Miss_rate = 0.676, Pending_hits = 1553, Reservation_fails = 1
L2_cache_bank[16]: Access = 84568, Miss = 57207, Miss_rate = 0.676, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 57207, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 57208, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 57208, Miss_rate = 0.676, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57252, Miss_rate = 0.676, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 57252, Miss_rate = 0.676, Pending_hits = 1530, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1259028
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 20500
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 580960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.111

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5401
	minimum = 6
	maximum = 42
Network latency average = 8.41298
	minimum = 6
	maximum = 42
Slowest packet = 3629124
Flit latency average = 6.88767
	minimum = 6
	maximum = 38
Slowest flit = 10002356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238335
	minimum = 0.0188602 (at node 0)
	maximum = 0.0282903 (at node 7)
Accepted packet rate average = 0.0238335
	minimum = 0.0188602 (at node 0)
	maximum = 0.0282903 (at node 7)
Injected flit rate average = 0.0656888
	minimum = 0.0434604 (at node 0)
	maximum = 0.0870746 (at node 42)
Accepted flit rate average= 0.0656888
	minimum = 0.0604756 (at node 0)
	maximum = 0.0907134 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90954 (40 samples)
	minimum = 6 (40 samples)
	maximum = 83.175 (40 samples)
Network latency average = 8.67307 (40 samples)
	minimum = 6 (40 samples)
	maximum = 79.825 (40 samples)
Flit latency average = 7.2472 (40 samples)
	minimum = 6 (40 samples)
	maximum = 76.15 (40 samples)
Fragmentation average = 0.0275674 (40 samples)
	minimum = 0 (40 samples)
	maximum = 34.825 (40 samples)
Injected packet rate average = 0.0230525 (40 samples)
	minimum = 0.0182422 (40 samples)
	maximum = 0.027363 (40 samples)
Accepted packet rate average = 0.0230525 (40 samples)
	minimum = 0.0182422 (40 samples)
	maximum = 0.027363 (40 samples)
Injected flit rate average = 0.0635362 (40 samples)
	minimum = 0.0420358 (40 samples)
	maximum = 0.0842244 (40 samples)
Accepted flit rate average = 0.0635362 (40 samples)
	minimum = 0.0584946 (40 samples)
	maximum = 0.0877409 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 14 sec (5294 sec)
gpgpu_simulation_rate = 217974 (inst/sec)
gpgpu_simulation_rate = 2069 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62707 Tlb_miss: 3519 Tlb_hit_rate: 0.946864
Shader1: Tlb_access: 66812 Tlb_hit: 63059 Tlb_miss: 3753 Tlb_hit_rate: 0.943827
Shader2: Tlb_access: 66812 Tlb_hit: 63008 Tlb_miss: 3804 Tlb_hit_rate: 0.943064
Shader3: Tlb_access: 66812 Tlb_hit: 63162 Tlb_miss: 3650 Tlb_hit_rate: 0.945369
Shader4: Tlb_access: 66812 Tlb_hit: 63162 Tlb_miss: 3650 Tlb_hit_rate: 0.945369
Shader5: Tlb_access: 66812 Tlb_hit: 63113 Tlb_miss: 3699 Tlb_hit_rate: 0.944636
Shader6: Tlb_access: 66812 Tlb_hit: 63072 Tlb_miss: 3740 Tlb_hit_rate: 0.944022
Shader7: Tlb_access: 66812 Tlb_hit: 63145 Tlb_miss: 3667 Tlb_hit_rate: 0.945115
Shader8: Tlb_access: 66812 Tlb_hit: 63168 Tlb_miss: 3644 Tlb_hit_rate: 0.945459
Shader9: Tlb_access: 66812 Tlb_hit: 63126 Tlb_miss: 3686 Tlb_hit_rate: 0.944830
Shader10: Tlb_access: 66812 Tlb_hit: 63072 Tlb_miss: 3740 Tlb_hit_rate: 0.944022
Shader11: Tlb_access: 66812 Tlb_hit: 63278 Tlb_miss: 3534 Tlb_hit_rate: 0.947105
Shader12: Tlb_access: 66812 Tlb_hit: 63299 Tlb_miss: 3513 Tlb_hit_rate: 0.947420
Shader13: Tlb_access: 66226 Tlb_hit: 62650 Tlb_miss: 3576 Tlb_hit_rate: 0.946003
Shader14: Tlb_access: 66226 Tlb_hit: 62617 Tlb_miss: 3609 Tlb_hit_rate: 0.945505
Shader15: Tlb_access: 66076 Tlb_hit: 62502 Tlb_miss: 3574 Tlb_hit_rate: 0.945911
Shader16: Tlb_access: 66076 Tlb_hit: 62518 Tlb_miss: 3558 Tlb_hit_rate: 0.946153
Shader17: Tlb_access: 66076 Tlb_hit: 62387 Tlb_miss: 3689 Tlb_hit_rate: 0.944170
Shader18: Tlb_access: 66076 Tlb_hit: 62343 Tlb_miss: 3733 Tlb_hit_rate: 0.943504
Shader19: Tlb_access: 66226 Tlb_hit: 62688 Tlb_miss: 3538 Tlb_hit_rate: 0.946577
Shader20: Tlb_access: 66226 Tlb_hit: 62690 Tlb_miss: 3536 Tlb_hit_rate: 0.946607
Shader21: Tlb_access: 66226 Tlb_hit: 62655 Tlb_miss: 3571 Tlb_hit_rate: 0.946079
Shader22: Tlb_access: 66226 Tlb_hit: 62588 Tlb_miss: 3638 Tlb_hit_rate: 0.945067
Shader23: Tlb_access: 66076 Tlb_hit: 62495 Tlb_miss: 3581 Tlb_hit_rate: 0.945805
Shader24: Tlb_access: 66076 Tlb_hit: 62535 Tlb_miss: 3541 Tlb_hit_rate: 0.946410
Shader25: Tlb_access: 66076 Tlb_hit: 62394 Tlb_miss: 3682 Tlb_hit_rate: 0.944276
Shader26: Tlb_access: 66076 Tlb_hit: 62352 Tlb_miss: 3724 Tlb_hit_rate: 0.943641
Shader27: Tlb_access: 66226 Tlb_hit: 62687 Tlb_miss: 3539 Tlb_hit_rate: 0.946562
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758472, Tlb_tot_miss: 101688, Tlb_tot_hit_rate: 0.945334
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3519 Page_hit: 3022 Page_miss: 497 Page_hit_rate: 0.858767
Shader1: Page_table_access:3753 Page_hit: 3041 Page_miss: 712 Page_hit_rate: 0.810285
Shader2: Page_table_access:3804 Page_hit: 3092 Page_miss: 712 Page_hit_rate: 0.812829
Shader3: Page_table_access:3650 Page_hit: 2886 Page_miss: 764 Page_hit_rate: 0.790685
Shader4: Page_table_access:3650 Page_hit: 2886 Page_miss: 764 Page_hit_rate: 0.790685
Shader5: Page_table_access:3699 Page_hit: 2955 Page_miss: 744 Page_hit_rate: 0.798865
Shader6: Page_table_access:3740 Page_hit: 2996 Page_miss: 744 Page_hit_rate: 0.801069
Shader7: Page_table_access:3667 Page_hit: 2975 Page_miss: 692 Page_hit_rate: 0.811290
Shader8: Page_table_access:3644 Page_hit: 2952 Page_miss: 692 Page_hit_rate: 0.810099
Shader9: Page_table_access:3686 Page_hit: 3190 Page_miss: 496 Page_hit_rate: 0.865437
Shader10: Page_table_access:3740 Page_hit: 3244 Page_miss: 496 Page_hit_rate: 0.867380
Shader11: Page_table_access:3534 Page_hit: 3038 Page_miss: 496 Page_hit_rate: 0.859649
Shader12: Page_table_access:3513 Page_hit: 3017 Page_miss: 496 Page_hit_rate: 0.858810
Shader13: Page_table_access:3576 Page_hit: 3080 Page_miss: 496 Page_hit_rate: 0.861298
Shader14: Page_table_access:3609 Page_hit: 3113 Page_miss: 496 Page_hit_rate: 0.862566
Shader15: Page_table_access:3574 Page_hit: 3078 Page_miss: 496 Page_hit_rate: 0.861220
Shader16: Page_table_access:3558 Page_hit: 3062 Page_miss: 496 Page_hit_rate: 0.860596
Shader17: Page_table_access:3689 Page_hit: 3193 Page_miss: 496 Page_hit_rate: 0.865546
Shader18: Page_table_access:3733 Page_hit: 3237 Page_miss: 496 Page_hit_rate: 0.867131
Shader19: Page_table_access:3538 Page_hit: 3042 Page_miss: 496 Page_hit_rate: 0.859808
Shader20: Page_table_access:3536 Page_hit: 3040 Page_miss: 496 Page_hit_rate: 0.859729
Shader21: Page_table_access:3571 Page_hit: 3075 Page_miss: 496 Page_hit_rate: 0.861103
Shader22: Page_table_access:3638 Page_hit: 3142 Page_miss: 496 Page_hit_rate: 0.863661
Shader23: Page_table_access:3581 Page_hit: 3085 Page_miss: 496 Page_hit_rate: 0.861491
Shader24: Page_table_access:3541 Page_hit: 3045 Page_miss: 496 Page_hit_rate: 0.859927
Shader25: Page_table_access:3682 Page_hit: 3186 Page_miss: 496 Page_hit_rate: 0.865291
Shader26: Page_table_access:3724 Page_hit: 3228 Page_miss: 496 Page_hit_rate: 0.866810
Shader27: Page_table_access:3539 Page_hit: 3042 Page_miss: 497 Page_hit_rate: 0.859565
Page_table_tot_access: 101688 Page_tot_hit: 85942, Page_tot_miss 15746, Page_tot_hit_rate: 0.845154 Page_tot_fault: 12 Page_tot_pending: 15734
Total_memory_access_page_fault: 12, Average_latency: 345129.093750
========================================Page thrashing statistics==============================
Page_validate: 1024 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.046703
[0-25]: 0.050022, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.949978
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   752368 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(358.013519)
F:   223546----T:   228187 	 St: c0000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   228187----T:   233702 	 St: c0007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   233702----T:   238343 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238343----T:   243858 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   243858----T:   246463 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246463----T:   262158 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   262158----T:   264763 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264763----T:   273003 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   273003----T:   275608 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275608----T:   283848 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283848----T:   286453 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286453----T:   317176 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   317176----T:   325878 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   325878----T:   328483 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   328483----T:   336723 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   336723----T:   339328 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   339328----T:   370051 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   370051----T:   372656 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372656----T:   433492 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   434091----T:   436696 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436696----T:   497532 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   497532----T:   500137 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   500137----T:   621226 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   621827----T:   624432 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624432----T:   745521 	 St: c0301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   974518----T:  1016098 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.075624)
F:  1238248----T:  1279611 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.929102)
F:  1501761----T:  1543335 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.071573)
F:  1765485----T:  1806968 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.010128)
F:  2029118----T:  2070701 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.077650)
F:  2292851----T:  2334488 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.114113)
F:  2556638----T:  2596085 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.635382)
F:  2818235----T:  2857164 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.285618)
F:  3079314----T:  3118788 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.653612)
F:  3340938----T:  3379887 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.299122)
F:  3602037----T:  3641197 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.441593)
F:  3863347----T:  3902378 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.354490)
F:  4124528----T:  4163862 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.559082)
F:  4386012----T:  4424792 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.185011)
F:  4646942----T:  4686110 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.446995)
F:  4908260----T:  4947131 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.246454)
F:  5169281----T:  5208521 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.495611)
F:  5430671----T:  5469666 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.330183)
F:  5691816----T:  5730953 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.426064)
F:  5953103----T:  5991998 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.262661)
F:  6214148----T:  6253221 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.382849)
F:  6475371----T:  6514193 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.213369)
F:  6736343----T:  6775509 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.445644)
F:  6997659----T:  7036490 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.219446)
F:  7258640----T:  7298009 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.582714)
F:  7520159----T:  7558951 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.193113)
F:  7781101----T:  7820090 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.326132)
F:  8042240----T:  8081130 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.259285)
F:  8303280----T:  8342369 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.393654)
F:  8564519----T:  8603508 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.326132)
F:  8825658----T:  8864872 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.478056)
F:  9087022----T:  9126069 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.365294)
F:  9348219----T:  9387386 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.446320)
F:  9609536----T:  9648392 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.236326)
F:  9870542----T:  9909673 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.422012)
F: 10131823----T: 10170690 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.243753)
F: 10392840----T: 10431909 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.380148)
F: 10654059----T: 10692992 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.288319)
F: 10915142----T: 10954167 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.350439)
F: 10954167----T: 10956772 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10954167----T: 10962407 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10965012----T: 10967617 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10965012----T: 10973252 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10975857----T: 10978462 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10975857----T: 10991552 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10994157----T: 10996762 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10994157----T: 11024880 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11027485----T: 11030090 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11027485----T: 11088321 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11090926----T: 11093531 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11090926----T: 11212015 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 11214620----T: 11217225 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11214620----T: 11222860 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11225465----T: 11228070 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11225465----T: 11233705 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11236310----T: 11238915 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11236310----T: 11252005 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11254610----T: 11257215 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11254610----T: 11285333 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11287938----T: 11290543 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11287938----T: 11348774 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11351379----T: 11353984 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11351379----T: 11442340 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2068167(cycle), 1396.466553(us)
Tot_kernel_exec_time_and_fault_time: 2867907(cycle), 1936.466553(us)
Tot_memcpy_h2d_time: 520775(cycle), 351.637421(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 520775(cycle), 351.637421(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
