Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  8 17:03:52 2024
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6900)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7850)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6900)
---------------------------
 There are 748 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/inst/my_DataPath_0/PC/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7850)
---------------------------------------------------
 There are 7850 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7896          inf        0.000                      0                 7896           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7896 Endpoints
Min Delay          7896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.208ns  (logic 8.885ns (22.098%)  route 31.322ns (77.902%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.953    36.669    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    40.208 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.208    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.064ns  (logic 8.882ns (22.170%)  route 31.181ns (77.830%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.812    36.528    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    40.064 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.064    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.924ns  (logic 8.894ns (22.277%)  route 31.030ns (77.723%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.662    36.377    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    39.924 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.924    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.773ns  (logic 8.893ns (22.360%)  route 30.880ns (77.640%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.511    36.227    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    39.773 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.773    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.622ns  (logic 8.893ns (22.446%)  route 30.729ns (77.554%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.360    36.076    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    39.622 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.622    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.469ns  (logic 8.892ns (22.528%)  route 30.578ns (77.472%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.209    35.925    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    39.469 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.469    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.325ns  (logic 8.899ns (22.628%)  route 30.427ns (77.372%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.058    35.774    Blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    39.325 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.325    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.174ns  (logic 8.898ns (22.715%)  route 30.276ns (77.285%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.907    35.623    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    39.174 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.174    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.853ns  (logic 8.870ns (22.831%)  route 29.982ns (77.169%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.614    35.329    Blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    38.853 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.853    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.726ns  (logic 8.895ns (22.970%)  route 29.831ns (77.030%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[2]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[2]/Q
                         net (fo=27, routed)          1.337     1.756    U11/inst__0/vga_controller/v_count_reg_n_0_[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I2_O)        0.299     2.055 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.956     3.011    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.135 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.365     4.500    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.624 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.568     6.192    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           0.983     7.299    U11/inst__0/vga_display/C[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.423 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     7.423    U11/inst__0/vga_controller/S[1]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.671 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         4.965    12.636    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X8Y70          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.938 r  U11/inst__0/vga_display/display_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.931    13.869    U11/inst__0/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.993    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    14.210 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    14.210    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X9Y72          MUXF8 (Prop_muxf8_I1_O)      0.094    14.304 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           0.982    15.287    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.316    15.603 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.015    16.617    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124    16.741 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.741    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.319 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.410    18.729    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X7Y84          LUT2 (Prop_lut2_I0_O)        0.301    19.030 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    19.030    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.278 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         5.413    24.691    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.306    24.997 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_581/O
                         net (fo=1, routed)           0.000    24.997    U11/inst__0/vga_display/vga_b[0]_INST_0_i_581_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    25.211 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_339/O
                         net (fo=1, routed)           0.948    26.159    U11/inst__0/vga_display/vga_b[0]_INST_0_i_339_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.297    26.456 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    26.456    U11/inst__0/vga_display/vga_b[0]_INST_0_i_135_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    26.673 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_49/O
                         net (fo=1, routed)           1.051    27.724    U11/inst__0/vga_display/vga_b[0]_INST_0_i_49_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.299    28.023 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.033    29.055    U11/inst__0/vga_display/font_data[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.124    29.179 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.413    29.592    U11/inst__0/vga_display/vga_b[0]_INST_0_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124    29.716 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.462    35.178    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    38.726 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.726    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[19]/C
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[19]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter0_Lock_reg_n_0_[19]
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  U10/counter0[19]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[19]_i_1_n_0
    SLICE_X5Y60          FDCE                                         r  U10/counter0_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.945%)  route 0.064ns (25.055%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[22]/C
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[22]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter0_Lock_reg_n_0_[22]
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  U10/counter0[21]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter0[21]_i_1_n_0
    SLICE_X5Y61          FDCE                                         r  U10/counter0_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[7]/C
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[7]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[7]
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  U10/counter0[7]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[7]_i_1_n_0
    SLICE_X6Y57          FDCE                                         r  U10/counter0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[12]/C
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[12]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[12]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[11]
    SLICE_X2Y48          FDCE                                         r  U10/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[15]/C
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[15]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[15]
    SLICE_X2Y49          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[15]
    SLICE_X2Y49          FDCE                                         r  U10/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[19]/C
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[19]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[19]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[19]
    SLICE_X2Y50          FDCE                                         r  U10/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[30]/C
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[30]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[30]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[30]
    SLICE_X2Y52          FDCE                                         r  U10/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[4]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[4]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[4]
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[3]
    SLICE_X2Y46          FDCE                                         r  U10/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[1]/C
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[1]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[1]
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[0]_i_1_n_0
    SLICE_X8Y46          FDCE                                         r  U10/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[12]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[12]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[12]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter2[11]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[11]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  U10/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------





