
*** Running vivado
    with args -log miniCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniCPU.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source miniCPU.tcl -notrace
Command: synth_design -top miniCPU -part xc7z010iclg400-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 281.738 ; gain = 71.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miniCPU' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:22]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:114]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:114]
INFO: [Synth 8-638] synthesizing module 'INCREMENT_PC' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:164]
INFO: [Synth 8-256] done synthesizing module 'INCREMENT_PC' (2#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:164]
INFO: [Synth 8-638] synthesizing module 'InstMem' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:267]
INFO: [Synth 8-256] done synthesizing module 'InstMem' (3#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:267]
INFO: [Synth 8-638] synthesizing module 'IFID' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:171]
INFO: [Synth 8-256] done synthesizing module 'IFID' (4#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:171]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:286]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:286]
INFO: [Synth 8-638] synthesizing module 'MUX5' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:247]
INFO: [Synth 8-256] done synthesizing module 'MUX5' (6#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:247]
INFO: [Synth 8-638] synthesizing module 'Register' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:343]
INFO: [Synth 8-256] done synthesizing module 'Register' (7#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:343]
INFO: [Synth 8-638] synthesizing module 'IDEXE' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:183]
INFO: [Synth 8-256] done synthesizing module 'IDEXE' (8#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:183]
INFO: [Synth 8-638] synthesizing module 'MUX32' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:257]
INFO: [Synth 8-256] done synthesizing module 'MUX32' (9#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:257]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:384]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:378]
INFO: [Synth 8-638] synthesizing module 'EXEMEM' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:208]
INFO: [Synth 8-256] done synthesizing module 'EXEMEM' (11#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:208]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:394]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (12#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:394]
INFO: [Synth 8-638] synthesizing module 'MEMWB' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:228]
INFO: [Synth 8-256] done synthesizing module 'MEMWB' (13#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:228]
INFO: [Synth 8-256] done synthesizing module 'miniCPU' (14#1) [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 328.734 ; gain = 118.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 328.734 ; gain = 118.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg400-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/constrs_1/imports/VivadoDemo/ZYBO_MASTER.xdc]
Finished Parsing XDC File [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/constrs_1/imports/VivadoDemo/ZYBO_MASTER.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/constrs_1/imports/VivadoDemo/ZYBO_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 638.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 638.813 ; gain = 428.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 638.813 ; gain = 428.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 638.813 ; gain = 428.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "first" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m2reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m2reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aluc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:384]
INFO: [Synth 8-5544] ROM "ALUOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DataMem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[65]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[66]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[67]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[68]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[69]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[70]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[71]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[72]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[73]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[74]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[80]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[81]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[82]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[83]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[84]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[85]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[86]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[87]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[88]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[89]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[90]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[91]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[92]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataMem_reg[93]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:293]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:294]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:295]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:296]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOut_reg' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:385]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[0]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[1]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[2]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[3]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[4]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[5]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[6]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[7]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[8]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[9]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[10]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[11]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[12]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[13]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[14]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[15]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[16]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[17]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[18]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[19]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[20]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[21]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[22]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[23]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[24]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[25]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[26]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[27]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[28]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[29]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[30]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[31]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[32]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[33]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[34]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[35]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[36]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[37]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[38]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[39]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[40]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[41]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[42]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[43]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[44]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[45]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[46]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[47]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[48]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[49]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[50]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[51]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[52]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[53]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[54]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[55]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[56]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[57]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[58]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[59]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[60]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[61]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[62]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[63]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[64]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[65]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[66]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[67]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[68]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[69]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[70]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[71]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[72]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[73]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[74]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[75]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[76]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[77]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[78]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[79]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[80]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[81]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[82]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[83]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[84]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[85]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[86]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[87]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[88]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[89]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[90]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[91]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[92]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[93]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[94]' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:410]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 638.813 ; gain = 428.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMem__GB0  |           1|     34308|
|2     |DataMem__GB1  |           1|      9292|
|3     |DataMem__GB2  |           1|     12627|
|4     |DataMem__GB3  |           1|     29940|
|5     |DataMem__GB4  |           1|      8378|
|6     |DataMem__GB5  |           1|     27397|
|7     |DataMem__GB6  |           1|     30449|
|8     |miniCPU__GC0  |           1|      3982|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 145   
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 270   
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 136   
	   2 Input      1 Bit        Muxes := 256   
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module INCREMENT_PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstMem 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module IFID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module MUX5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module IDEXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module MUX32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module EXEMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MEMWB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MUX32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'idexe/ealuimm_reg' into 'idexe/em2reg_reg' [C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v:199]
INFO: [Synth 8-3971] The signal regout/RegFile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal regout/RegFile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[16]' (FD) to 'i_7/ifid/inst_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[17]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[17]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[18]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[20]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[25]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[20]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[23]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[20]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[22]' (FD) to 'i_7/ifid/inst_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[19]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[22]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[20]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[20]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[21]' (FD) to 'i_7/idexe/ewreg_reg'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/ewreg_reg' (FD) to 'i_7/ifid/inst_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_7/exemem/mwreg_reg' (FD) to 'i_7/idexe/exeimm_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\ctrlu/aluc_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[6]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[7]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[8]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[9]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[10]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[13]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[16]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[14]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[15]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg_rep_bsel[21]' (FD) to 'i_7/ifid/inst_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg_rep_bsel[22]' (FD) to 'i_7/ifid/inst_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg_rep_bsel[23]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[24]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[24]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg_rep_bsel[25]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[2]' (FD) to 'i_7/ifid/inst_out_reg_rep_bsel[19]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[4]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[3]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_7/\ifid/inst_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[30]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[31]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[29]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[28]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[27]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[26]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg_rep_bsel[18]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg_rep_bsel[20]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[3]' (FD) to 'i_7/idexe/exeimm_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[4]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[5]' (FD) to 'i_7/ifid/inst_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[6]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[7]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[8]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[9]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[10]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[14]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\ctrlu/wmem_reg )
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[30]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[31]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[29]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[28]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[27]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[26]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[25]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[24]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[23]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[22]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[21]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[20]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[19]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[18]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[17]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[16]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[15]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[14]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[13]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[12]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[11]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[10]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[9]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[8]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[7]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[6]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[5]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[4]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[3]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/pc1/first_reg[2]' (FDRE) to 'i_7/pc1/first_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\pc1/first_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_7/idexe/ewmem_reg' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/exemem/mwmem_reg' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/mux4_reg[4]' (FD) to 'i_7/idexe/exeimm_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\ctrlu/m2reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_7/\ifid/inst_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_7/idexe/em2reg_reg' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\idexe/ealuc_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_7/idexe/exeimm_reg[15]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/mux4_reg[0]' (FD) to 'i_7/idexe/exeimm_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/mux4_reg[1]' (FD) to 'i_7/idexe/exeimm_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/mux4_reg[2]' (FD) to 'i_7/idexe/exeimm_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_7/idexe/mux4_reg[3]' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/exemem/mm2reg_reg' (FD) to 'i_7/idexe/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/exemem/mux3_reg[3]' (FD) to 'i_7/memwb/wm2reg_reg'
INFO: [Synth 8-3886] merging instance 'i_7/exemem/mux3_reg[4]' (FD) to 'i_7/memwb/wm2reg_reg'
INFO: [Synth 8-3886] merging instance 'i_7/ifid/inst_out_reg[5]' (FD) to 'i_7/memwb/wwreg_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_7/\memwb/wwreg_reg )
INFO: [Synth 8-3886] merging instance 'i_7/memwb/mux2_reg[3]' (FD) to 'i_7/memwb/mux2_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\idexe/ealuc_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_7/idexe/ealuc_reg[3]' (FD) to 'i_7/memwb/wm2reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\memwb/wm2reg_reg )
INFO: [Synth 8-3886] merging instance 'i_7/memwb/mux2_reg[4]' (FD) to 'i_7/memwb/wm2reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\memwb/wm2reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 638.813 ; gain = 428.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMem__GB0  |           1|      3835|
|2     |DataMem__GB1  |           1|       554|
|3     |DataMem__GB2  |           1|       756|
|4     |DataMem__GB3  |           1|      6376|
|5     |DataMem__GB4  |           1|       492|
|6     |DataMem__GB5  |           1|      2889|
|7     |DataMem__GB6  |           1|      3439|
|8     |miniCPU__GC0  |           1|       775|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 678.594 ; gain = 468.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 679.477 ; gain = 469.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |miniCPU__GC0  |           1|       257|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pc1/pc_reg[0]) is unused and will be removed from module miniCPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |    66|
|4     |LUT2   |    21|
|5     |LUT3   |    22|
|6     |LUT4   |     7|
|7     |LUT5   |     3|
|8     |LUT6   |    12|
|9     |FDRE   |    64|
|10    |FDSE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   226|
|2     |  pc1    |PC     |   222|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 687.547 ; gain = 167.559
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.547 ; gain = 477.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:26 . Memory (MB): peak = 687.547 ; gain = 477.637
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lucas/Documents/Final Project/Final Project.runs/synth_1/miniCPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 687.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 05 17:48:35 2017...
