{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 17:43:38 2022 " "Info: Processing started: Thu Mar 10 17:43:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|CP2 " "Warning: Node \"control:inst\|CP2\" is a latch" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "X " "Info: Assuming node \"X\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 64 -8 160 80 "X" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "X" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|CP2 " "Info: Detected ripple clock \"control:inst\|CP2\" as buffer" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|CP2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|always0~0 " "Info: Detected gated clock \"control:inst\|always0~0\" as buffer" {  } { { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SixteenCount:inst4\|con " "Info: Detected ripple clock \"SixteenCount:inst4\|con\" as buffer" {  } { { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SixteenCount:inst4\|con" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register SixteenCount:inst4\|cnt\[1\] SixteenCount:inst4\|con 360.1 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 360.1 MHz between source register \"SixteenCount:inst4\|cnt\[1\]\" and destination register \"SixteenCount:inst4\|con\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.506 ns + Longest register register " "Info: + Longest register to register delay is 1.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SixteenCount:inst4\|cnt\[1\] 1 REG LCFF_X1_Y6_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N5; Fanout = 4; REG Node = 'SixteenCount:inst4\|cnt\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SixteenCount:inst4|cnt[1] } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.366 ns) 0.815 ns SixteenCount:inst4\|Equal0~0 2 COMB LCCOMB_X1_Y6_N6 1 " "Info: 2: + IC(0.449 ns) + CELL(0.366 ns) = 0.815 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'SixteenCount:inst4\|Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { SixteenCount:inst4|cnt[1] SixteenCount:inst4|Equal0~0 } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 1.398 ns SixteenCount:inst4\|con~0 3 COMB LCCOMB_X1_Y6_N28 1 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'SixteenCount:inst4\|con~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { SixteenCount:inst4|Equal0~0 SixteenCount:inst4|con~0 } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.506 ns SixteenCount:inst4\|con 4 REG LCFF_X1_Y6_N29 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.506 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4\|con'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SixteenCount:inst4|con~0 SixteenCount:inst4|con } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.15 % ) " "Info: Total cell delay = 0.680 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 54.85 % ) " "Info: Total interconnect delay = 0.826 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SixteenCount:inst4|cnt[1] SixteenCount:inst4|Equal0~0 SixteenCount:inst4|con~0 SixteenCount:inst4|con } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.506 ns" { SixteenCount:inst4|cnt[1] {} SixteenCount:inst4|Equal0~0 {} SixteenCount:inst4|con~0 {} SixteenCount:inst4|con {} } { 0.000ns 0.449ns 0.377ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.403 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.666 ns) 3.403 ns SixteenCount:inst4\|con 2 REG LCFF_X1_Y6_N29 5 " "Info: 2: + IC(1.783 ns) + CELL(0.666 ns) = 3.403 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4\|con'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { CP SixteenCount:inst4|con } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 47.61 % ) " "Info: Total cell delay = 1.620 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.783 ns ( 52.39 % ) " "Info: Total interconnect delay = 1.783 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { CP SixteenCount:inst4|con } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 3.403 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.666 ns) 3.403 ns SixteenCount:inst4\|cnt\[1\] 2 REG LCFF_X1_Y6_N5 4 " "Info: 2: + IC(1.783 ns) + CELL(0.666 ns) = 3.403 ns; Loc. = LCFF_X1_Y6_N5; Fanout = 4; REG Node = 'SixteenCount:inst4\|cnt\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { CP SixteenCount:inst4|cnt[1] } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 47.61 % ) " "Info: Total cell delay = 1.620 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.783 ns ( 52.39 % ) " "Info: Total interconnect delay = 1.783 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { CP SixteenCount:inst4|cnt[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { CP {} CP~combout {} SixteenCount:inst4|cnt[1] {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { CP SixteenCount:inst4|con } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { CP SixteenCount:inst4|cnt[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { CP {} CP~combout {} SixteenCount:inst4|cnt[1] {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SixteenCount:inst4|cnt[1] SixteenCount:inst4|Equal0~0 SixteenCount:inst4|con~0 SixteenCount:inst4|con } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.506 ns" { SixteenCount:inst4|cnt[1] {} SixteenCount:inst4|Equal0~0 {} SixteenCount:inst4|con~0 {} SixteenCount:inst4|con {} } { 0.000ns 0.449ns 0.377ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { CP SixteenCount:inst4|con } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { CP SixteenCount:inst4|cnt[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { CP {} CP~combout {} SixteenCount:inst4|cnt[1] {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SixteenCount:inst4|con } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { SixteenCount:inst4|con {} } {  } {  } "" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "X register register count:inst2\|cnt\[2\] count:inst2\|cnt\[3\] 360.1 MHz Internal " "Info: Clock \"X\" Internal fmax is restricted to 360.1 MHz between source register \"count:inst2\|cnt\[2\]\" and destination register \"count:inst2\|cnt\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.233 ns + Longest register register " "Info: + Longest register to register delay is 1.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|cnt\[2\] 1 REG LCFF_X26_Y1_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N11; Fanout = 3; REG Node = 'count:inst2\|cnt\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|cnt[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.651 ns) 1.125 ns count:inst2\|cnt\[3\]~0 2 COMB LCCOMB_X26_Y1_N8 1 " "Info: 2: + IC(0.474 ns) + CELL(0.651 ns) = 1.125 ns; Loc. = LCCOMB_X26_Y1_N8; Fanout = 1; COMB Node = 'count:inst2\|cnt\[3\]~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { count:inst2|cnt[2] count:inst2|cnt[3]~0 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.233 ns count:inst2\|cnt\[3\] 3 REG LCFF_X26_Y1_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.233 ns; Loc. = LCFF_X26_Y1_N9; Fanout = 2; REG Node = 'count:inst2\|cnt\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst2|cnt[3]~0 count:inst2|cnt[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 61.56 % ) " "Info: Total cell delay = 0.759 ns ( 61.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.474 ns ( 38.44 % ) " "Info: Total interconnect delay = 0.474 ns ( 38.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { count:inst2|cnt[2] count:inst2|cnt[3]~0 count:inst2|cnt[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { count:inst2|cnt[2] {} count:inst2|cnt[3]~0 {} count:inst2|cnt[3] {} } { 0.000ns 0.474ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 5.502 ns + Shortest register " "Info: + Shortest clock path from clock \"X\" to destination register is 5.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns X 1 CLK PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.370 ns) 2.669 ns control:inst\|always0~0 2 COMB LCCOMB_X1_Y6_N22 1 " "Info: 2: + IC(1.344 ns) + CELL(0.370 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst\|always0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { X control:inst|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 3.227 ns control:inst\|CP2 3 REG LCCOMB_X1_Y6_N26 2 " "Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.227 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.000 ns) 3.985 ns control:inst\|CP2~clkctrl 4 COMB CLKCTRL_G1 4 " "Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 3.985 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'control:inst\|CP2~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { control:inst|CP2 control:inst|CP2~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 5.502 ns count:inst2\|cnt\[3\] 5 REG LCFF_X26_Y1_N9 2 " "Info: 5: + IC(0.851 ns) + CELL(0.666 ns) = 5.502 ns; Loc. = LCFF_X26_Y1_N9; Fanout = 2; REG Node = 'count:inst2\|cnt\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { control:inst|CP2~clkctrl count:inst2|cnt[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 39.93 % ) " "Info: Total cell delay = 2.197 ns ( 39.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.305 ns ( 60.07 % ) " "Info: Total interconnect delay = 3.305 ns ( 60.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { X control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[3] {} } { 0.000ns 0.000ns 1.344ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X source 5.502 ns - Longest register " "Info: - Longest clock path from clock \"X\" to source register is 5.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns X 1 CLK PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.370 ns) 2.669 ns control:inst\|always0~0 2 COMB LCCOMB_X1_Y6_N22 1 " "Info: 2: + IC(1.344 ns) + CELL(0.370 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst\|always0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { X control:inst|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 3.227 ns control:inst\|CP2 3 REG LCCOMB_X1_Y6_N26 2 " "Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.227 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.000 ns) 3.985 ns control:inst\|CP2~clkctrl 4 COMB CLKCTRL_G1 4 " "Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 3.985 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'control:inst\|CP2~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { control:inst|CP2 control:inst|CP2~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 5.502 ns count:inst2\|cnt\[2\] 5 REG LCFF_X26_Y1_N11 3 " "Info: 5: + IC(0.851 ns) + CELL(0.666 ns) = 5.502 ns; Loc. = LCFF_X26_Y1_N11; Fanout = 3; REG Node = 'count:inst2\|cnt\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 39.93 % ) " "Info: Total cell delay = 2.197 ns ( 39.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.305 ns ( 60.07 % ) " "Info: Total interconnect delay = 3.305 ns ( 60.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { X control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 1.344ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { X control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[3] {} } { 0.000ns 0.000ns 1.344ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { X control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 1.344ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { count:inst2|cnt[2] count:inst2|cnt[3]~0 count:inst2|cnt[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { count:inst2|cnt[2] {} count:inst2|cnt[3]~0 {} count:inst2|cnt[3] {} } { 0.000ns 0.474ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { X control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[3] {} } { 0.000ns 0.000ns 1.344ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { X control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[2] {} } { 0.000ns 0.000ns 1.344ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|cnt[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { count:inst2|cnt[3] {} } {  } {  } "" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst\|CP2 CP X 5.488 ns register " "Info: tsu for register \"control:inst\|CP2\" (data pin = \"CP\", clock pin = \"X\") is 5.488 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.503 ns + Longest pin register " "Info: + Longest pin to register delay is 7.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.183 ns) + CELL(0.366 ns) 7.503 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N26 2 " "Info: 2: + IC(6.183 ns) + CELL(0.366 ns) = 7.503 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.549 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 17.59 % ) " "Info: Total cell delay = 1.320 ns ( 17.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.183 ns ( 82.41 % ) " "Info: Total interconnect delay = 6.183 ns ( 82.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.503 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.503 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 6.183ns } { 0.000ns 0.954ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.212 ns + " "Info: + Micro setup delay of destination is 1.212 ns" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 3.227 ns - Shortest register " "Info: - Shortest clock path from clock \"X\" to destination register is 3.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns X 1 CLK PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 64 -8 160 80 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.370 ns) 2.669 ns control:inst\|always0~0 2 COMB LCCOMB_X1_Y6_N22 1 " "Info: 2: + IC(1.344 ns) + CELL(0.370 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst\|always0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { X control:inst|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 3.227 ns control:inst\|CP2 3 REG LCCOMB_X1_Y6_N26 2 " "Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.227 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns ( 47.44 % ) " "Info: Total cell delay = 1.531 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.696 ns ( 52.56 % ) " "Info: Total interconnect delay = 1.696 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { X control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.227 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} } { 0.000ns 0.000ns 1.344ns 0.352ns } { 0.000ns 0.955ns 0.370ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.503 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.503 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 6.183ns } { 0.000ns 0.954ns 0.366ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { X control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.227 ns" { X {} X~combout {} control:inst|always0~0 {} control:inst|CP2 {} } { 0.000ns 0.000ns 1.344ns 0.352ns } { 0.000ns 0.955ns 0.370ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Y\[0\] count:inst2\|cnt\[0\] 12.024 ns register " "Info: tco from clock \"CP\" to destination pin \"Y\[0\]\" through register \"count:inst2\|cnt\[0\]\" is 12.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.179 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 7.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.970 ns) 3.707 ns SixteenCount:inst4\|con 2 REG LCFF_X1_Y6_N29 5 " "Info: 2: + IC(1.783 ns) + CELL(0.970 ns) = 3.707 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4\|con'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CP SixteenCount:inst4|con } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.202 ns) 4.346 ns control:inst\|always0~0 3 COMB LCCOMB_X1_Y6_N22 1 " "Info: 3: + IC(0.437 ns) + CELL(0.202 ns) = 4.346 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst\|always0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { SixteenCount:inst4|con control:inst|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 4.904 ns control:inst\|CP2 4 REG LCCOMB_X1_Y6_N26 2 " "Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 4.904 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.000 ns) 5.662 ns control:inst\|CP2~clkctrl 5 COMB CLKCTRL_G1 4 " "Info: 5: + IC(0.758 ns) + CELL(0.000 ns) = 5.662 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'control:inst\|CP2~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { control:inst|CP2 control:inst|CP2~clkctrl } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 7.179 ns count:inst2\|cnt\[0\] 6 REG LCFF_X26_Y1_N31 5 " "Info: 6: + IC(0.851 ns) + CELL(0.666 ns) = 7.179 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 5; REG Node = 'count:inst2\|cnt\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 41.76 % ) " "Info: Total cell delay = 2.998 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.181 ns ( 58.24 % ) " "Info: Total interconnect delay = 4.181 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { CP SixteenCount:inst4|con control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.179 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[0] {} } { 0.000ns 0.000ns 1.783ns 0.437ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.954ns 0.970ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.541 ns + Longest register pin " "Info: + Longest register to pin delay is 4.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|cnt\[0\] 1 REG LCFF_X26_Y1_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 5; REG Node = 'count:inst2\|cnt\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|cnt[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(3.236 ns) 4.541 ns Y\[0\] 2 PIN PIN_65 0 " "Info: 2: + IC(1.305 ns) + CELL(3.236 ns) = 4.541 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { count:inst2|cnt[0] Y[0] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 160 616 792 176 "Y\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 71.26 % ) " "Info: Total cell delay = 3.236 ns ( 71.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 28.74 % ) " "Info: Total interconnect delay = 1.305 ns ( 28.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { count:inst2|cnt[0] Y[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.541 ns" { count:inst2|cnt[0] {} Y[0] {} } { 0.000ns 1.305ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { CP SixteenCount:inst4|con control:inst|always0~0 control:inst|CP2 control:inst|CP2~clkctrl count:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.179 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} control:inst|always0~0 {} control:inst|CP2 {} control:inst|CP2~clkctrl {} count:inst2|cnt[0] {} } { 0.000ns 0.000ns 1.783ns 0.437ns 0.352ns 0.758ns 0.851ns } { 0.000ns 0.954ns 0.970ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { count:inst2|cnt[0] Y[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.541 ns" { count:inst2|cnt[0] {} Y[0] {} } { 0.000ns 1.305ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CP CP1 10.771 ns Longest " "Info: Longest tpd from source pin \"CP\" to destination pin \"CP1\" is 10.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.587 ns) + CELL(3.230 ns) 10.771 ns CP1 2 PIN PIN_31 0 " "Info: 2: + IC(6.587 ns) + CELL(3.230 ns) = 10.771 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.817 ns" { CP CP1 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 72 432 608 88 "CP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.184 ns ( 38.85 % ) " "Info: Total cell delay = 4.184 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.587 ns ( 61.15 % ) " "Info: Total interconnect delay = 6.587 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.771 ns" { CP CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.771 ns" { CP {} CP~combout {} CP1 {} } { 0.000ns 0.000ns 6.587ns } { 0.000ns 0.954ns 3.230ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|CP2 CP CP -2.599 ns register " "Info: th for register \"control:inst\|CP2\" (data pin = \"CP\", clock pin = \"CP\") is -2.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 4.904 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 4.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.970 ns) 3.707 ns SixteenCount:inst4\|con 2 REG LCFF_X1_Y6_N29 5 " "Info: 2: + IC(1.783 ns) + CELL(0.970 ns) = 3.707 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4\|con'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CP SixteenCount:inst4|con } "NODE_NAME" } } { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.202 ns) 4.346 ns control:inst\|always0~0 3 COMB LCCOMB_X1_Y6_N22 1 " "Info: 3: + IC(0.437 ns) + CELL(0.202 ns) = 4.346 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst\|always0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { SixteenCount:inst4|con control:inst|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 4.904 ns control:inst\|CP2 4 REG LCCOMB_X1_Y6_N26 2 " "Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 4.904 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.332 ns ( 47.55 % ) " "Info: Total cell delay = 2.332 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 52.45 % ) " "Info: Total interconnect delay = 2.572 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { CP SixteenCount:inst4|con control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.904 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} control:inst|always0~0 {} control:inst|CP2 {} } { 0.000ns 0.000ns 1.783ns 0.437ns 0.352ns } { 0.000ns 0.954ns 0.970ns 0.202ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.503 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 88 -8 160 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.183 ns) + CELL(0.366 ns) 7.503 ns control:inst\|CP2 2 REG LCCOMB_X1_Y6_N26 2 " "Info: 2: + IC(6.183 ns) + CELL(0.366 ns) = 7.503 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.549 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 17.59 % ) " "Info: Total cell delay = 1.320 ns ( 17.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.183 ns ( 82.41 % ) " "Info: Total interconnect delay = 6.183 ns ( 82.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.503 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.503 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 6.183ns } { 0.000ns 0.954ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { CP SixteenCount:inst4|con control:inst|always0~0 control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.904 ns" { CP {} CP~combout {} SixteenCount:inst4|con {} control:inst|always0~0 {} control:inst|CP2 {} } { 0.000ns 0.000ns 1.783ns 0.437ns 0.352ns } { 0.000ns 0.954ns 0.970ns 0.202ns 0.206ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.503 ns" { CP control:inst|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.503 ns" { CP {} CP~combout {} control:inst|CP2 {} } { 0.000ns 0.000ns 6.183ns } { 0.000ns 0.954ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 17:43:38 2022 " "Info: Processing ended: Thu Mar 10 17:43:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
