|z80_top_direct_n
nM1 << control_pins_n:control_pins_.pin_nM1
nMREQ << control_pins_n:control_pins_.pin_nMREQ
nIORQ << control_pins_n:control_pins_.pin_nIORQ
nRD << control_pins_n:control_pins_.pin_nRD
nWR << control_pins_n:control_pins_.pin_nWR
nRFSH << control_pins_n:control_pins_.pin_nRFSH
nHALT << control_pins_n:control_pins_.pin_nHALT
nBUSACK << control_pins_n:control_pins_.pin_nBUSACK
nWAIT => nWAIT.IN1
nINT => nINT.IN1
nNMI => nNMI.IN1
nRESET => nRESET.IN1
nBUSRQ => nBUSRQ.IN1
CLK => CLK.IN1
A[0] << address_pins:address_pins_.abus
A[1] << address_pins:address_pins_.abus
A[2] << address_pins:address_pins_.abus
A[3] << address_pins:address_pins_.abus
A[4] << address_pins:address_pins_.abus
A[5] << address_pins:address_pins_.abus
A[6] << address_pins:address_pins_.abus
A[7] << address_pins:address_pins_.abus
A[8] << address_pins:address_pins_.abus
A[9] << address_pins:address_pins_.abus
A[10] << address_pins:address_pins_.abus
A[11] << address_pins:address_pins_.abus
A[12] << address_pins:address_pins_.abus
A[13] << address_pins:address_pins_.abus
A[14] << address_pins:address_pins_.abus
A[15] << address_pins:address_pins_.abus
D[0] <> data_pins:data_pins_.D
D[1] <> data_pins:data_pins_.D
D[2] <> data_pins:data_pins_.D
D[3] <> data_pins:data_pins_.D
D[4] <> data_pins:data_pins_.D
D[5] <> data_pins:data_pins_.D
D[6] <> data_pins:data_pins_.D
D[7] <> data_pins:data_pins_.D


|z80_top_direct_n|clk_delay:clk_delay_
clk => DFF_inst5.CLK
clk => hold_clk_busrq_ALTERA_SYNTHESIZED.CLK
clk => SYNTHESIZED_WIRE_7.CLK
clk => SYNTHESIZED_WIRE_8.CLK
clk => SYNTHESIZED_WIRE_9.CLK
in_intr => SYNTHESIZED_WIRE_4.IN0
nreset => pin_control_oe.IN1
nreset => SYNTHESIZED_WIRE_9.ACLR
nreset => DFF_inst5.ACLR
nreset => hold_clk_busrq_ALTERA_SYNTHESIZED.ACLR
nreset => SYNTHESIZED_WIRE_8.ACLR
nreset => SYNTHESIZED_WIRE_7.ACLR
T1 => SYNTHESIZED_WIRE_4.IN1
latch_wait => SYNTHESIZED_WIRE_1.IN1
mwait => SYNTHESIZED_WIRE_9.DATAIN
M1 => SYNTHESIZED_WIRE_4.IN1
busrq => SYNTHESIZED_WIRE_8.DATAIN
setM1 => SYNTHESIZED_WIRE_5.IN1
hold_clk_iorq <= hold_clk_iorq.DB_MAX_OUTPUT_PORT_TYPE
hold_clk_wait <= SYNTHESIZED_WIRE_9.DB_MAX_OUTPUT_PORT_TYPE
iorq_Tw <= DFF_inst5.DB_MAX_OUTPUT_PORT_TYPE
busack <= busack.DB_MAX_OUTPUT_PORT_TYPE
pin_control_oe <= pin_control_oe.DB_MAX_OUTPUT_PORT_TYPE
hold_clk_busrq <= hold_clk_busrq_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
nhold_clk_wait <= SYNTHESIZED_WIRE_9.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|decode_state:decode_state_
ctl_state_iy_set => SYNTHESIZED_WIRE_0.IN0
ctl_state_iy_set => DFFE_instIY1.DATAIN
ctl_state_ixiy_clr => SYNTHESIZED_WIRE_0.IN1
ctl_state_ixiy_we => DFFE_inst4.ENA
ctl_state_ixiy_we => DFFE_instIY1.ENA
ctl_state_halt_set => in_halt.IN1
ctl_state_tbl_ed_set => DFFE_instED.DATAIN
ctl_state_tbl_cb_set => DFFE_instCB.DATAIN
ctl_state_alu => in_alu.DATAIN
clk => DFFE_instNonRep.CLK
clk => DFFE_instIY1.CLK
clk => in_halt~reg0.CLK
clk => DFFE_instED.CLK
clk => DFFE_instCB.CLK
clk => DFFE_inst4.CLK
address_is_1 => DFFE_instNonRep.DATAIN
ctl_repeat_we => DFFE_instNonRep.ENA
in_intr => SYNTHESIZED_WIRE_3.IN0
in_nmi => SYNTHESIZED_WIRE_3.IN1
nreset => in_halt~reg0.ACLR
nreset => DFFE_instCB.ACLR
nreset => DFFE_instED.ACLR
nreset => DFFE_inst4.ACLR
nreset => DFFE_instNonRep.ACLR
nreset => DFFE_instIY1.ACLR
ctl_state_tbl_we => SYNTHESIZED_WIRE_4.IN0
nhold_clk_wait => SYNTHESIZED_WIRE_4.IN1
in_halt <= in_halt~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_cb <= DFFE_instCB.DB_MAX_OUTPUT_PORT_TYPE
table_ed <= DFFE_instED.DB_MAX_OUTPUT_PORT_TYPE
table_xx <= table_xx.DB_MAX_OUTPUT_PORT_TYPE
use_ix <= DFFE_inst4.DB_MAX_OUTPUT_PORT_TYPE
use_ixiy <= use_ixiy.DB_MAX_OUTPUT_PORT_TYPE
in_alu <= ctl_state_alu.DB_MAX_OUTPUT_PORT_TYPE
repeat_en <= DFFE_instNonRep.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|execute:execute_
ctl_state_iy_set <= ctl_state_iy_set.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_ixiy_clr <= ctl_state_ixiy_clr.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_ixiy_we <= ctl_state_ixiy_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_halt_set <= ctl_state_halt_set.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_tbl_ed_set <= ctl_state_tbl_ed_set.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_tbl_cb_set <= ctl_state_tbl_cb_set.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_alu <= ctl_state_alu.DB_MAX_OUTPUT_PORT_TYPE
ctl_repeat_we <= ctl_repeat_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_state_tbl_we <= ctl_state_tbl_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_iff1_iff2 <= ctl_iff1_iff2.DB_MAX_OUTPUT_PORT_TYPE
ctl_iffx_we <= ctl_iffx_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_iffx_bit <= ctl_iffx_bit.DB_MAX_OUTPUT_PORT_TYPE
ctl_im_we <= ctl_im_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_no_ints <= ctl_no_ints.DB_MAX_OUTPUT_PORT_TYPE
ctl_ir_we <= ctl_ir_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_mRead <= ctl_mRead.DB_MAX_OUTPUT_PORT_TYPE
ctl_mWrite <= ctl_mWrite.DB_MAX_OUTPUT_PORT_TYPE
ctl_iorw <= ctl_iorw.DB_MAX_OUTPUT_PORT_TYPE
ctl_shift_en <= ctl_shift_en.DB_MAX_OUTPUT_PORT_TYPE
ctl_daa_oe <= ctl_daa_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op_low <= ctl_alu_op_low.DB_MAX_OUTPUT_PORT_TYPE
ctl_cond_short <= ctl_mRead.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_core_hf <= ctl_alu_core_hf.DB_MAX_OUTPUT_PORT_TYPE
ctl_eval_cond <= ctl_state_alu.DB_MAX_OUTPUT_PORT_TYPE
ctl_66_oe <= ctl_66_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_pf_sel[0] <= ctl_pf_sel.DB_MAX_OUTPUT_PORT_TYPE
ctl_pf_sel[1] <= ctl_pf_sel.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_oe <= ctl_alu_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_shift_oe <= ctl_alu_shift_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op2_oe <= ctl_alu_op2_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_res_oe <= ctl_alu_res_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op1_oe <= ctl_alu_op1_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_bs_oe <= ctl_alu_bs_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op1_sel_bus <= ctl_alu_op1_sel_bus.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op1_sel_low <= ctl_alu_op1_sel_low.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op1_sel_zero <= ctl_alu_op1_sel_zero.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op2_sel_zero <= ctl_alu_op2_sel_zero.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op2_sel_bus <= ctl_alu_op2_sel_bus.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_op2_sel_lq <= ctl_alu_op2_sel_lq.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_sel_op2_neg <= ctl_alu_sel_op2_neg.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_sel_op2_high <= ctl_alu_sel_op2_high.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_core_R <= ctl_alu_core_R.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_core_V <= ctl_alu_core_V.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_core_S <= ctl_alu_core_S.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_oe <= ctl_flags_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_bus <= ctl_flags_bus.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_alu <= ctl_flags_alu.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_nf_set <= ctl_flags_nf_set.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_cf_set <= ctl_flags_cf_set.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_cf_cpl <= ctl_flags_cf_cpl.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_cf_we <= ctl_flags_cf_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_sz_we <= ctl_flags_sz_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_xy_we <= ctl_flags_xy_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_hf_we <= ctl_flags_hf_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_pf_we <= ctl_flags_pf_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_nf_we <= ctl_flags_nf_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_cf2_we <= ctl_flags_cf2_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_hf_cpl <= ctl_flags_hf_cpl.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_use_cf2 <= ctl_flags_use_cf2.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_hf2_we <= ctl_alu_shift_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_nf_clr <= ctl_flags_nf_clr.DB_MAX_OUTPUT_PORT_TYPE
ctl_alu_zero_16bit <= ctl_alu_zero_16bit.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_cf2_sel_shift <= ctl_flags_cf2_sel_shift.DB_MAX_OUTPUT_PORT_TYPE
ctl_flags_cf2_sel_daa <= ctl_alu_shift_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_4u <= ctl_sw_4u.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_in_hi <= ctl_reg_in_hi.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_in_lo <= ctl_reg_in_lo.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_out_lo <= ctl_reg_out_lo.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_out_hi <= ctl_reg_out_hi.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_exx <= ctl_reg_exx.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_ex_af <= ctl_reg_ex_af.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_ex_de_hl <= ctl_reg_ex_de_hl.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_use_sp <= ctl_reg_use_sp.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sel_pc <= ctl_reg_sel_pc.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sel_ir <= ctl_reg_sel_ir.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sel_wz <= ctl_reg_sel_wz.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_gp_we <= ctl_reg_gp_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_not_pc <= ctl_reg_not_pc.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sys_we_lo <= ctl_reg_sys_we_lo.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sys_we_hi <= ctl_reg_sys_we_hi.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sys_we <= ctl_reg_sys_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_4d <= ctl_sw_4d.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_gp_hilo[0] <= ctl_reg_gp_hilo.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_gp_hilo[1] <= ctl_reg_gp_hilo.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_gp_sel[0] <= ctl_reg_gp_sel.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_gp_sel[1] <= ctl_reg_gp_sel.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sys_hilo[0] <= ctl_reg_sys_hilo.DB_MAX_OUTPUT_PORT_TYPE
ctl_reg_sys_hilo[1] <= ctl_reg_sys_hilo.DB_MAX_OUTPUT_PORT_TYPE
ctl_inc_cy <= ctl_inc_cy.DB_MAX_OUTPUT_PORT_TYPE
ctl_inc_dec <= ctl_inc_dec.DB_MAX_OUTPUT_PORT_TYPE
ctl_al_we <= ctl_al_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_inc_limit6 <= ctl_inc_limit6.DB_MAX_OUTPUT_PORT_TYPE
ctl_bus_inc_oe <= ctl_bus_inc_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_apin_mux <= ctl_apin_mux.DB_MAX_OUTPUT_PORT_TYPE
ctl_apin_mux2 <= ctl_apin_mux2.DB_MAX_OUTPUT_PORT_TYPE
ctl_bus_ff_oe <= ctl_bus_ff_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_bus_zero_oe <= ctl_bus_zero_oe.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_1u <= ctl_sw_1u.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_1d <= ctl_sw_1d.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_2u <= ctl_sw_2u.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_2d <= ctl_sw_2d.DB_MAX_OUTPUT_PORT_TYPE
ctl_sw_mask543_en <= ctl_sw_mask543_en.DB_MAX_OUTPUT_PORT_TYPE
ctl_bus_db_we <= ctl_bus_db_we.DB_MAX_OUTPUT_PORT_TYPE
ctl_bus_db_oe <= ctl_bus_db_oe.DB_MAX_OUTPUT_PORT_TYPE
nextM <= nextM.DB_MAX_OUTPUT_PORT_TYPE
setM1 <= setM1.DB_MAX_OUTPUT_PORT_TYPE
fFetch <= M1.DB_MAX_OUTPUT_PORT_TYPE
fMRead <= fMRead.DB_MAX_OUTPUT_PORT_TYPE
fMWrite <= fMWrite.DB_MAX_OUTPUT_PORT_TYPE
fIORead <= fIORead.DB_MAX_OUTPUT_PORT_TYPE
fIOWrite <= fIOWrite.DB_MAX_OUTPUT_PORT_TYPE
pla[0] => setM1.IN0
pla[0] => setM1.IN0
pla[1] => ctl_reg_exx.IN1
pla[1] => validPLA.IN1
pla[2] => ctl_reg_ex_de_hl.IN1
pla[2] => validPLA.IN1
pla[3] => setIXIY.IN1
pla[3] => validPLA.IN1
pla[3] => ctl_no_ints.IN1
pla[4] => ~NO_FANOUT~
pla[5] => ctl_reg_gp_hilo_pla5M1T4_3.IN1
pla[5] => ctl_reg_gp_sel_pla5M1T4_2.IN1
pla[5] => ctl_reg_gp_sel_pla5M1T5_2.IN1
pla[5] => ctl_reg_gp_hilo_pla5M1T5_3.IN1
pla[5] => setM1.IN1
pla[6] => ctl_reg_gp_hilo_pla6M1T4_4.IN1
pla[6] => ctl_reg_gp_sel_pla6M1T4_3.IN1
pla[7] => ctl_reg_gp_sel_pla7M1T1_2.IN1
pla[7] => ctl_reg_gp_hilo_pla7M1T1_3.IN1
pla[7] => ctl_sw_1d.IN1
pla[7] => validPLA.IN1
pla[7] => ctl_mRead.IN1
pla[7] => ctl_reg_sys_hilo_pla7M2T1_3.IN1
pla[7] => ctl_reg_sys_hilo_pla7M2T2_4.IN1
pla[7] => ctl_mRead.IN1
pla[7] => ctl_reg_sys_hilo_pla7M3T1_3.IN1
pla[7] => ctl_reg_gp_sel_pla7M3T1_6.IN1
pla[7] => ctl_reg_gp_hilo_pla7M3T1_7.IN1
pla[7] => ctl_reg_sys_hilo_pla7M3T2_4.IN1
pla[7] => setM1.IN1
pla[8] => ctl_mWrite.IN0
pla[8] => ctl_mRead.IN0
pla[9] => ctl_reg_gp_sel_pla9M1T4_2.IN1
pla[9] => ctl_reg_gp_hilo_pla9M1T4_3.IN1
pla[9] => ctl_reg_gp_sel_pla9M1T5_2.IN1
pla[9] => ctl_reg_gp_hilo_pla9M1T5_3.IN1
pla[9] => setM1.IN1
pla[10] => validPLA.IN1
pla[10] => ctl_mRead.IN1
pla[10] => ctl_reg_gp_hilo_pla10M2T1_4.IN1
pla[10] => ctl_reg_gp_sel_pla10M2T1_3.IN1
pla[10] => ctl_reg_gp_sel_pla10M2T2_3.IN1
pla[10] => ctl_reg_gp_hilo_pla10M2T2_4.IN1
pla[10] => ctl_reg_sys_hilo_pla10M2T3_6.IN1
pla[10] => ctl_reg_gp_hilo_pla10M3T1_4.IN1
pla[10] => ctl_reg_gp_sel_pla10M3T1_3.IN1
pla[10] => ctl_reg_gp_sel_pla10M3T2_3.IN1
pla[10] => ctl_reg_gp_hilo_pla10M3T2_4.IN1
pla[10] => ctl_reg_sys_hilo_pla10M3T3_4.IN1
pla[10] => ctl_reg_gp_hilo_pla10M3T4_5.IN1
pla[10] => ctl_reg_gp_sel_pla10M3T4_4.IN1
pla[10] => ctl_reg_gp_sel_pla10M4T1_5.IN1
pla[10] => ctl_reg_gp_hilo_pla10M4T1_6.IN1
pla[10] => ctl_reg_gp_sel_pla10M4T2_3.IN1
pla[10] => ctl_reg_gp_hilo_pla10M4T2_4.IN1
pla[10] => ctl_reg_gp_hilo_pla10M4T3_6.IN1
pla[10] => ctl_reg_gp_sel_pla10M4T3_5.IN1
pla[10] => ctl_reg_gp_sel_pla10M5T1_5.IN1
pla[10] => ctl_reg_gp_hilo_pla10M5T1_6.IN1
pla[10] => ctl_reg_gp_sel_pla10M5T2_3.IN1
pla[10] => ctl_reg_gp_hilo_pla10M5T2_4.IN1
pla[10] => ctl_reg_sys_hilo_pla10M5T3_3.IN1
pla[10] => ctl_reg_gp_sel_pla10M5T4_2.IN1
pla[10] => ctl_reg_gp_hilo_pla10M5T4_3.IN1
pla[10] => setM1.IN1
pla[11] => ctl_pf_sel_pla11M1T1_11.IN1
pla[11] => ctl_reg_gp_sel_pla11M1T2_2.IN1
pla[11] => ctl_reg_gp_hilo_pla11M1T2_3.IN1
pla[11] => ctl_reg_gp_sel_pla11M1T3_1.IN1
pla[11] => ctl_reg_gp_hilo_pla11M1T3_2.IN1
pla[11] => validPLA.IN1
pla[11] => ctl_mRead.IN1
pla[11] => ctl_reg_gp_sel_pla11M2T1_2.IN1
pla[11] => ctl_reg_gp_hilo_pla11M2T1_3.IN1
pla[11] => ctl_reg_gp_sel_pla11M2T2_3.IN1
pla[11] => ctl_reg_gp_hilo_pla11M2T2_4.IN1
pla[11] => ctl_alu_op_low.IN1
pla[11] => ctl_alu_core_hf.IN1
pla[11] => ctl_reg_gp_hilo_pla11M3T3_2.IN1
pla[11] => ctl_reg_gp_hilo_pla11M3T4_3.IN1
pla[11] => setM1.IN1
pla[11] => ctl_reg_sys_hilo_pla11M4T1_2.IN1
pla[11] => ctl_reg_sys_hilo_pla11M4T2_3.IN1
pla[11] => ctl_reg_sys_hilo_pla11M4T3_2.IN1
pla[11] => ctl_reg_sys_hilo_pla11M4T4_3.IN1
pla[11] => setM1.IN1
pla[12] => ctl_pf_sel_pla12M1T1_12.IN1
pla[12] => ctl_reg_gp_sel_pla12M1T2_2.IN1
pla[12] => ctl_reg_gp_hilo_pla12M1T2_3.IN1
pla[12] => ctl_reg_gp_sel_pla12M1T3_1.IN1
pla[12] => ctl_reg_gp_hilo_pla12M1T3_2.IN1
pla[12] => validPLA.IN1
pla[12] => ctl_mRead.IN1
pla[12] => ctl_reg_gp_sel_pla12M2T1_2.IN1
pla[12] => ctl_reg_gp_hilo_pla12M2T1_3.IN1
pla[12] => ctl_reg_gp_sel_pla12M2T2_3.IN1
pla[12] => ctl_reg_gp_hilo_pla12M2T2_4.IN1
pla[12] => ctl_mWrite.IN1
pla[12] => ctl_reg_gp_sel_pla12M3T1_2.IN1
pla[12] => ctl_reg_gp_hilo_pla12M3T1_3.IN1
pla[12] => ctl_reg_gp_sel_pla12M3T2_3.IN1
pla[12] => ctl_reg_gp_hilo_pla12M3T2_4.IN1
pla[12] => ctl_reg_gp_hilo_pla12M3T3_3.IN1
pla[12] => ctl_reg_gp_hilo_pla12M3T4_3.IN1
pla[12] => setM1.IN1
pla[12] => ctl_reg_sys_hilo_pla12M4T1_2.IN1
pla[12] => ctl_reg_sys_hilo_pla12M4T2_3.IN1
pla[12] => ctl_reg_sys_hilo_pla12M4T3_2.IN1
pla[12] => ctl_reg_sys_hilo_pla12M4T4_3.IN1
pla[12] => setM1.IN1
pla[13] => ctl_mWrite.IN1
pla[13] => ctl_mRead.IN0
pla[13] => ctl_mRead.IN0
pla[13] => ctl_mRead.IN0
pla[13] => ctl_mRead.IN0
pla[13] => ctl_mRead.IN1
pla[14] => ~NO_FANOUT~
pla[15] => ctl_mRead.IN0
pla[15] => ctl_mRead.IN0
pla[16] => ctl_mWrite.IN0
pla[16] => ctl_mRead.IN0
pla[17] => ctl_mRead.IN0
pla[18] => ~NO_FANOUT~
pla[19] => ~NO_FANOUT~
pla[20] => ctl_mRead.IN0
pla[21] => ctl_mWrite.IN0
pla[22] => ~NO_FANOUT~
pla[23] => ctl_mWrite.IN1
pla[23] => ctl_mRead.IN1
pla[24] => validPLA.IN1
pla[24] => ctl_mRead.IN1
pla[24] => ctl_reg_sys_hilo_pla24M2T1_3.IN1
pla[24] => ctl_reg_sys_hilo_pla24M2T2_4.IN1
pla[24] => ctl_reg_sys_hilo_pla24M2T3_6.IN1
pla[24] => ctl_reg_sys_hilo_pla24M3T1_3.IN1
pla[24] => ctl_reg_sys_hilo_pla24M3T2_4.IN1
pla[24] => ctl_reg_sys_hilo_pla24M3T3_4.IN1
pla[24] => ctl_reg_gp_hilo_pla24M3T4_5.IN1
pla[24] => ctl_reg_gp_sel_pla24M3T4_4.IN1
pla[24] => ctl_reg_sys_hilo_pla24M4T1_6.IN1
pla[24] => ctl_reg_gp_sel_pla24M4T2_3.IN1
pla[24] => ctl_reg_gp_hilo_pla24M4T2_4.IN1
pla[24] => ctl_reg_gp_hilo_pla24M4T3_6.IN1
pla[24] => ctl_reg_gp_sel_pla24M4T3_5.IN1
pla[24] => ctl_reg_sys_hilo_pla24M5T1_6.IN1
pla[24] => ctl_reg_gp_sel_pla24M5T2_3.IN1
pla[24] => ctl_reg_gp_hilo_pla24M5T2_4.IN1
pla[24] => ctl_reg_sys_hilo_pla24M5T3_4.IN1
pla[25] => ctl_reg_gp_sel_pla25M1T1_2.IN1
pla[25] => ctl_reg_gp_hilo_pla25M1T1_3.IN1
pla[25] => ctl_reg_gp_sel_pla25M1T2_2.IN1
pla[25] => ctl_reg_gp_hilo_pla25M1T2_3.IN1
pla[25] => ctl_reg_gp_sel_pla25M1T3_1.IN1
pla[25] => ctl_reg_gp_hilo_pla25M1T3_2.IN1
pla[25] => ctl_reg_gp_sel_pla25M1T4_3.IN1
pla[25] => ctl_reg_gp_hilo_pla25M1T4_4.IN1
pla[25] => ctl_shift_en.IN1
pla[26] => ctl_reg_gp_sel_pla26M1T3_1.IN1
pla[26] => ctl_reg_gp_hilo_pla26M1T3_2.IN1
pla[26] => ctl_reg_gp_hilo_pla26M1T4_3.IN1
pla[26] => ctl_alu_op_low.IN1
pla[26] => ctl_reg_gp_hilo_pla26M1T5_5.IN1
pla[26] => ctl_reg_sys_hilo_pla26M2T1_3.IN1
pla[26] => ctl_reg_sys_hilo_pla26M2T2_4.IN1
pla[26] => setM1.IN1
pla[26] => ctl_alu_shift_oe.IN1
pla[26] => ctl_reg_sys_hilo_pla26M3T2_2.IN1
pla[26] => ctl_reg_sys_hilo_pla26M3T3_3.IN1
pla[26] => ctl_reg_sys_hilo_pla26M3T4_2.IN1
pla[26] => ctl_reg_sys_hilo_pla26M3T5_3.IN1
pla[26] => ctl_reg_sys_hilo_pla26M3T5_8.IN1
pla[27] => ctl_iorw.IN0
pla[27] => ctl_iorw.IN0
pla[28] => ctl_mRead.IN0
pla[28] => ctl_mRead.IN0
pla[29] => validPLA.IN1
pla[29] => ctl_mRead.IN1
pla[29] => ctl_reg_sys_hilo_pla29M2T1_3.IN1
pla[29] => ctl_reg_sys_hilo_pla29M2T2_4.IN1
pla[29] => ctl_reg_sys_hilo_pla29M2T3_6.IN1
pla[29] => ctl_reg_sys_hilo_pla29M3T1_3.IN1
pla[29] => ctl_reg_sys_hilo_pla29M3T2_4.IN1
pla[29] => ctl_reg_sys_hilo_pla29M3T3_4.IN1
pla[29] => ctl_reg_sys_hilo_pla29M3T3_9.IN1
pla[30] => ctl_mRead.IN1
pla[30] => ctl_mRead.IN1
pla[31] => ctl_mRead.IN0
pla[31] => ctl_mRead.IN0
pla[32] => ~NO_FANOUT~
pla[33] => ctl_mRead.IN1
pla[33] => ctl_mRead.IN1
pla[34] => ctl_iorw.IN1
pla[34] => ctl_iorw.IN1
pla[35] => validPLA.IN1
pla[35] => ctl_mRead.IN1
pla[35] => ctl_reg_gp_hilo_pla35M2T1_4.IN1
pla[35] => ctl_reg_gp_sel_pla35M2T1_3.IN1
pla[35] => ctl_reg_gp_sel_pla35M2T2_3.IN1
pla[35] => ctl_reg_gp_hilo_pla35M2T2_4.IN1
pla[35] => ctl_reg_sys_hilo_pla35M2T3_6.IN1
pla[35] => ctl_reg_gp_hilo_pla35M3T1_4.IN1
pla[35] => ctl_reg_gp_sel_pla35M3T1_3.IN1
pla[35] => ctl_reg_gp_sel_pla35M3T2_3.IN1
pla[35] => ctl_reg_gp_hilo_pla35M3T2_4.IN1
pla[35] => ctl_reg_sys_hilo_pla35M3T3_4.IN1
pla[35] => ctl_reg_sys_hilo_pla35M3T3_9.IN1
pla[36] => ~NO_FANOUT~
pla[37] => ctl_mRead.IN1
pla[37] => ctl_mRead.IN1
pla[38] => ctl_mRead.IN1
pla[38] => ctl_mRead.IN1
pla[39] => ctl_reg_ex_af.IN1
pla[39] => validPLA.IN1
pla[40] => validPLA.IN1
pla[40] => ctl_mRead.IN1
pla[40] => ctl_reg_sys_hilo_pla40M2T1_3.IN1
pla[40] => ctl_reg_sys_hilo_pla40M2T2_4.IN1
pla[40] => ctl_mRead.IN1
pla[40] => ctl_reg_sys_hilo_pla40M3T1_3.IN1
pla[40] => ctl_reg_sys_hilo_pla40M3T2_4.IN1
pla[40] => ixy_d.IN1
pla[40] => ixy_d.IN1
pla[40] => ixy_d.IN1
pla[40] => ctl_mRead.IN0
pla[41] => ~NO_FANOUT~
pla[42] => ctl_reg_gp_sel_pla42M1T3_1.IN1
pla[42] => ctl_reg_gp_hilo_pla42M1T3_2.IN1
pla[42] => validPLA.IN1
pla[42] => ctl_mRead.IN1
pla[42] => ctl_reg_sys_hilo_pla42M2T1_3.IN1
pla[42] => ctl_reg_sys_hilo_pla42M2T2_4.IN1
pla[42] => ctl_reg_sys_hilo_pla42M2T3_6.IN1
pla[42] => ctl_reg_sys_hilo_pla42M3T1_3.IN1
pla[42] => ctl_reg_sys_hilo_pla42M3T2_4.IN1
pla[42] => ctl_reg_sys_hilo_pla42M3T3_6.IN1
pla[42] => ctl_reg_gp_hilo_pla42M3T4_5.IN1
pla[42] => ctl_reg_gp_sel_pla42M3T4_4.IN1
pla[42] => ctl_reg_sys_hilo_pla42M4T1_6.IN1
pla[42] => ctl_reg_gp_sel_pla42M4T2_3.IN1
pla[42] => ctl_reg_gp_hilo_pla42M4T2_4.IN1
pla[42] => ctl_reg_gp_hilo_pla42M4T3_6.IN1
pla[42] => ctl_reg_gp_sel_pla42M4T3_5.IN1
pla[42] => ctl_reg_sys_hilo_pla42M5T1_6.IN1
pla[42] => ctl_reg_gp_sel_pla42M5T2_3.IN1
pla[42] => ctl_reg_gp_hilo_pla42M5T2_4.IN1
pla[42] => ctl_reg_sys_hilo_pla42M5T3_4.IN1
pla[43] => ctl_reg_gp_sel_pla43M1T3_1.IN1
pla[43] => ctl_reg_gp_hilo_pla43M1T3_2.IN1
pla[43] => validPLA.IN1
pla[43] => ctl_mRead.IN1
pla[43] => ctl_reg_sys_hilo_pla43M2T1_3.IN1
pla[43] => ctl_reg_sys_hilo_pla43M2T2_4.IN1
pla[43] => ctl_reg_sys_hilo_pla43M2T3_6.IN1
pla[43] => ctl_reg_sys_hilo_pla43M3T1_3.IN1
pla[43] => ctl_reg_sys_hilo_pla43M3T2_4.IN1
pla[43] => ctl_reg_sys_hilo_pla43M3T3_5.IN1
pla[43] => ctl_reg_sys_hilo_pla43M3T3_10.IN1
pla[44] => ctl_state_tbl_cb_set.IN1
pla[44] => validPLA.IN1
pla[44] => ctl_no_ints.IN1
pla[45] => ctl_reg_gp_sel_pla45M1T3_1.IN1
pla[45] => ctl_reg_gp_hilo_pla45M1T3_2.IN1
pla[45] => validPLA.IN1
pla[45] => ctl_mRead.IN1
pla[45] => ctl_reg_gp_hilo_pla45M2T1_4.IN1
pla[45] => ctl_reg_gp_sel_pla45M2T1_3.IN1
pla[45] => ctl_reg_gp_sel_pla45M2T2_3.IN1
pla[45] => ctl_reg_gp_hilo_pla45M2T2_4.IN1
pla[45] => ctl_reg_sys_hilo_pla45M2T3_6.IN1
pla[45] => ctl_reg_gp_hilo_pla45M3T1_4.IN1
pla[45] => ctl_reg_gp_sel_pla45M3T1_3.IN1
pla[45] => ctl_reg_gp_sel_pla45M3T2_3.IN1
pla[45] => ctl_reg_gp_hilo_pla45M3T2_4.IN1
pla[45] => ctl_reg_sys_hilo_pla45M3T3_4.IN1
pla[45] => ctl_reg_sys_hilo_pla45M3T3_9.IN1
pla[46] => validPLA.IN1
pla[46] => ctl_iff1_iff2.IN1
pla[46] => ctl_reg_gp_hilo_pla46M2T1_4.IN1
pla[46] => ctl_reg_gp_sel_pla46M2T1_3.IN1
pla[46] => ctl_reg_gp_sel_pla46M2T2_3.IN1
pla[46] => ctl_reg_gp_hilo_pla46M2T2_4.IN1
pla[46] => ctl_reg_sys_hilo_pla46M2T3_6.IN1
pla[46] => ctl_reg_gp_hilo_pla46M3T1_4.IN1
pla[46] => ctl_reg_gp_sel_pla46M3T1_3.IN1
pla[46] => ctl_reg_gp_sel_pla46M3T2_3.IN1
pla[46] => ctl_reg_gp_hilo_pla46M3T2_4.IN1
pla[46] => ctl_reg_sys_hilo_pla46M3T3_4.IN1
pla[46] => ctl_reg_sys_hilo_pla46M3T3_9.IN1
pla[47] => ctl_reg_gp_sel_pla47M1T3_1.IN1
pla[47] => ctl_reg_gp_hilo_pla47M1T3_2.IN1
pla[47] => validPLA.IN1
pla[47] => ctl_mRead.IN1
pla[47] => ctl_reg_sys_hilo_pla47M2T1_3.IN1
pla[47] => ctl_reg_sys_hilo_pla47M2T2_4.IN1
pla[47] => nextM.IN1
pla[47] => ctl_alu_shift_oe.IN1
pla[47] => ctl_reg_sys_hilo_pla47M3T2_2.IN1
pla[47] => ctl_reg_sys_hilo_pla47M3T3_3.IN1
pla[47] => ctl_reg_sys_hilo_pla47M3T4_2.IN1
pla[47] => ctl_reg_sys_hilo_pla47M3T5_3.IN1
pla[47] => ctl_reg_sys_hilo_pla47M3T5_8.IN1
pla[48] => ctl_reg_gp_sel_pla48M1T3_1.IN1
pla[48] => ctl_reg_gp_hilo_pla48M1T3_2.IN1
pla[48] => validPLA.IN1
pla[48] => ctl_mRead.IN1
pla[48] => ctl_reg_sys_hilo_pla48M2T1_3.IN1
pla[48] => ctl_reg_sys_hilo_pla48M2T2_4.IN1
pla[48] => setM1.IN1
pla[48] => ctl_alu_shift_oe.IN1
pla[48] => ctl_reg_sys_hilo_pla48M3T2_2.IN1
pla[48] => ctl_reg_sys_hilo_pla48M3T3_3.IN1
pla[48] => ctl_reg_sys_hilo_pla48M3T4_2.IN1
pla[48] => ctl_reg_sys_hilo_pla48M3T5_3.IN1
pla[48] => ctl_reg_sys_hilo_pla48M3T5_8.IN1
pla[49] => ctl_reg_gp_sel_pla49M1T3_1.IN1
pla[49] => ctl_reg_gp_hilo_pla49M1T3_2.IN1
pla[49] => validPLA.IN1
pla[49] => ctl_mRead.IN1
pla[49] => ctl_reg_sys_hilo_pla49M2T1_3.IN1
pla[49] => ctl_reg_sys_hilo_pla49M2T2_4.IN1
pla[49] => ctl_mRead.IN1
pla[49] => ctl_reg_sys_hilo_pla49M3T1_3.IN1
pla[49] => ctl_reg_sys_hilo_pla49M3T2_4.IN1
pla[49] => ixy_d.IN1
pla[49] => ixy_d.IN1
pla[49] => ixy_d.IN1
pla[49] => ctl_ir_we.IN1
pla[50] => ctl_mRead.IN1
pla[50] => ctl_mRead.IN1
pla[51] => ctl_state_tbl_ed_set.IN1
pla[51] => validPLA.IN1
pla[51] => ctl_no_ints.IN1
pla[52] => ixy_d.IN0
pla[52] => ctl_state_alu.IN0
pla[52] => ctl_state_alu.IN0
pla[53] => ixy_d.IN0
pla[53] => ctl_mRead.IN0
pla[53] => ctl_alu_op_low.IN0
pla[54] => ~NO_FANOUT~
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[55] => ctl_ir_we.IN1
pla[56] => ctl_reg_sys_hilo_pla56M1T3_3.IN1
pla[56] => ctl_66_oe.IN1
pla[56] => ctl_bus_ff_oe.IN1
pla[56] => validPLA.IN1
pla[56] => ctl_reg_gp_hilo_pla56M1T5_5.IN1
pla[56] => ctl_reg_gp_sel_pla56M1T5_4.IN1
pla[56] => ctl_reg_sys_hilo_pla56M2T1_6.IN1
pla[56] => ctl_reg_gp_sel_pla56M2T2_3.IN1
pla[56] => ctl_reg_gp_hilo_pla56M2T2_4.IN1
pla[56] => ctl_reg_gp_hilo_pla56M2T3_6.IN1
pla[56] => ctl_reg_gp_sel_pla56M2T3_5.IN1
pla[56] => ctl_reg_sys_hilo_pla56M3T1_6.IN1
pla[56] => ctl_reg_gp_sel_pla56M3T2_3.IN1
pla[56] => ctl_reg_gp_hilo_pla56M3T2_4.IN1
pla[56] => ctl_reg_sys_hilo_pla56M3T3_6.IN1
pla[56] => ctl_reg_sys_hilo_pla56M4T1_3.IN1
pla[56] => ctl_alu_shift_oe.IN1
pla[56] => ctl_reg_sys_hilo_pla56M4T3_6.IN1
pla[56] => ctl_reg_sys_hilo_pla56M5T1_3.IN1
pla[56] => ctl_inc_cy.IN1
pla[56] => ctl_reg_sys_hilo_pla56M5T3_4.IN1
pla[56] => ctl_reg_sys_hilo_pla56M5T3_9.IN1
pla[57] => ctl_reg_gp_sel_pla57M1T3_1.IN1
pla[57] => ctl_reg_gp_hilo_pla57M1T3_2.IN1
pla[57] => ctl_reg_sys_hilo_pla57M1T4_4.IN1
pla[57] => setM1.IN1
pla[58] => ixy_d.IN0
pla[58] => ctl_mRead.IN0
pla[58] => ctl_alu_oe.IN0
pla[59] => ixy_d.IN0
pla[59] => ctl_mWrite.IN0
pla[59] => ctl_alu_oe.IN1
pla[60] => ~NO_FANOUT~
pla[61] => ctl_alu_oe.IN1
pla[62] => ~NO_FANOUT~
pla[63] => ~NO_FANOUT~
pla[64] => ctl_sw_2u.IN1
pla[64] => ctl_state_alu.IN1
pla[64] => ctl_reg_gp_sel_pla64M1T2_2.IN1
pla[64] => ctl_reg_gp_hilo_pla64M1T2_3.IN1
pla[64] => ctl_reg_gp_sel_pla64M1T3_1.IN1
pla[64] => ctl_reg_gp_hilo_pla64M1T3_2.IN1
pla[64] => ctl_reg_gp_sel_pla64M1T4_4.IN1
pla[64] => ctl_reg_gp_hilo_pla64M1T4_5.IN1
pla[64] => ctl_state_alu.IN1
pla[64] => ctl_reg_sys_hilo_pla64M2T1_3.IN1
pla[64] => ctl_reg_sys_hilo_pla64M2T2_4.IN1
pla[64] => ctl_state_alu.IN1
pla[65] => ctl_state_alu.IN1
pla[66] => ctl_alu_op_low.IN1
pla[67] => ~NO_FANOUT~
pla[68] => ctl_alu_op_low.IN0
pla[68] => ctl_alu_op_low.IN0
pla[69] => ctl_reg_gp_sel_pla69M1T2_2.IN1
pla[69] => ctl_reg_gp_hilo_pla69M1T2_3.IN1
pla[69] => ctl_reg_gp_sel_pla69M1T3_1.IN1
pla[69] => ctl_reg_gp_hilo_pla69M1T3_2.IN1
pla[69] => ctl_reg_gp_sel_pla69M1T4_3.IN1
pla[69] => ctl_reg_gp_hilo_pla69M1T4_4.IN1
pla[69] => ctl_reg_gp_sel_pla69M2T1_1.IN1
pla[69] => ctl_reg_gp_hilo_pla69M2T1_2.IN1
pla[69] => ctl_reg_sys_hilo_pla69M2T2_3.IN1
pla[69] => ctl_reg_gp_sel_pla69M2T3_1.IN1
pla[69] => ctl_reg_gp_hilo_pla69M2T3_2.IN1
pla[69] => ctl_reg_gp_sel_pla69M2T4_2.IN1
pla[69] => ctl_reg_gp_hilo_pla69M2T4_3.IN1
pla[69] => ctl_reg_sys_hilo_pla69M3T1_2.IN1
pla[69] => ctl_reg_sys_hilo_pla69M3T1_7.IN1
pla[69] => ctl_reg_gp_sel_pla69M3T2_2.IN1
pla[69] => ctl_reg_gp_hilo_pla69M3T2_3.IN1
pla[69] => setM1.IN1
pla[70] => ctl_ir_we.IN0
pla[71] => ~NO_FANOUT~
pla[72] => ctl_ir_we.IN0
pla[73] => ctl_ir_we.IN0
pla[74] => ctl_ir_we.IN0
pla[75] => ctl_alu_sel_op2_neg.IN1
pla[75] => ctl_alu_sel_op2_neg.IN1
pla[75] => ctl_alu_sel_op2_neg.IN1
pla[76] => ctl_alu_sel_op2_neg.IN1
pla[76] => ctl_flags_cf_set.IN1
pla[76] => ctl_alu_core_hf.IN1
pla[76] => ctl_flags_nf_we.IN1
pla[76] => ctl_flags_nf_set.IN1
pla[76] => ctl_pf_sel_pla76M1T1_2.IN1
pla[77] => ctl_reg_gp_sel_pla77M1T1_2.IN1
pla[77] => ctl_reg_gp_hilo_pla77M1T1_3.IN1
pla[77] => ctl_reg_gp_sel_pla77M1T2_2.IN1
pla[77] => ctl_reg_gp_hilo_pla77M1T2_3.IN1
pla[77] => ctl_reg_gp_sel_pla77M1T3_1.IN1
pla[77] => ctl_reg_gp_hilo_pla77M1T3_2.IN1
pla[77] => ctl_alu_shift_oe.IN1
pla[77] => ctl_alu_shift_oe.IN1
pla[77] => ctl_daa_oe.IN1
pla[78] => ctl_alu_sel_op2_neg.IN1
pla[78] => ctl_flags_cf_set.IN1
pla[78] => ctl_alu_core_hf.IN1
pla[78] => ctl_flags_nf_we.IN1
pla[78] => ctl_flags_nf_set.IN1
pla[78] => ctl_reg_gp_sel_pla78M1T1_2.IN1
pla[78] => ctl_reg_gp_hilo_pla78M1T1_3.IN1
pla[78] => ctl_pf_sel_pla78M1T1_8.IN1
pla[79] => ctl_alu_sel_op2_neg.IN1
pla[79] => ctl_flags_cf_cpl.IN1
pla[79] => ctl_alu_core_hf.IN1
pla[79] => ctl_flags_nf_we.IN1
pla[79] => ctl_flags_nf_set.IN1
pla[79] => ctl_reg_gp_sel_pla79M1T1_2.IN1
pla[79] => ctl_reg_gp_hilo_pla79M1T1_3.IN1
pla[79] => ctl_pf_sel_pla79M1T1_8.IN1
pla[80] => ctl_alu_core_hf.IN1
pla[80] => ctl_flags_nf_we.IN1
pla[80] => ctl_flags_nf_clr.IN1
pla[80] => ctl_reg_gp_sel_pla80M1T1_2.IN1
pla[80] => ctl_reg_gp_hilo_pla80M1T1_3.IN1
pla[80] => ctl_pf_sel_pla80M1T1_8.IN1
pla[81] => ctl_reg_gp_sel_pla81M1T1_2.IN1
pla[81] => ctl_reg_gp_hilo_pla81M1T1_3.IN1
pla[81] => ctl_reg_gp_sel_pla81M1T2_2.IN1
pla[81] => ctl_reg_gp_hilo_pla81M1T2_3.IN1
pla[81] => ctl_reg_gp_sel_pla81M1T3_1.IN1
pla[81] => ctl_reg_gp_hilo_pla81M1T3_2.IN1
pla[81] => ctl_alu_op1_sel_zero.IN1
pla[81] => ctl_alu_op_low.IN1
pla[82] => ctl_reg_gp_sel_pla82M1T1_2.IN1
pla[82] => ctl_reg_gp_hilo_pla82M1T1_3.IN1
pla[82] => ctl_pf_sel_pla82M1T1_16.IN1
pla[82] => ctl_reg_gp_sel_pla82M1T2_2.IN1
pla[82] => ctl_reg_gp_hilo_pla82M1T2_3.IN1
pla[82] => ctl_reg_gp_sel_pla82M1T3_1.IN1
pla[82] => ctl_reg_gp_hilo_pla82M1T3_2.IN1
pla[82] => ctl_alu_op1_sel_zero.IN1
pla[82] => ctl_alu_op_low.IN1
pla[83] => ctl_reg_gp_sel_pla83M1T1_2.IN1
pla[83] => ctl_reg_gp_hilo_pla83M1T1_3.IN1
pla[83] => ctl_pf_sel_pla83M1T1_19.IN1
pla[83] => ctl_reg_gp_sel_pla83M1T2_2.IN1
pla[83] => ctl_reg_gp_hilo_pla83M1T2_3.IN1
pla[83] => ctl_reg_gp_sel_pla83M1T3_1.IN1
pla[83] => ctl_reg_gp_hilo_pla83M1T3_2.IN1
pla[83] => ctl_reg_sys_hilo_pla83M1T4_3.IN1
pla[83] => ctl_alu_op_low.IN1
pla[83] => setM1.IN1
pla[84] => ctl_flags_cf_set.IN1
pla[84] => ctl_alu_core_hf.IN1
pla[84] => ctl_flags_nf_we.IN1
pla[84] => ctl_flags_nf_clr.IN1
pla[84] => ctl_reg_gp_sel_pla84M1T1_2.IN1
pla[84] => ctl_reg_gp_hilo_pla84M1T1_3.IN1
pla[84] => ctl_pf_sel_pla84M1T1_8.IN1
pla[85] => ctl_alu_core_S.IN1
pla[85] => ctl_flags_cf_set.IN1
pla[85] => ctl_flags_nf_we.IN1
pla[85] => ctl_flags_nf_clr.IN1
pla[85] => ctl_reg_gp_sel_pla85M1T1_2.IN1
pla[85] => ctl_reg_gp_hilo_pla85M1T1_3.IN1
pla[85] => ctl_flags_cf_set.IN1
pla[86] => ctl_alu_core_R.IN1
pla[86] => ctl_alu_core_V.IN1
pla[86] => ctl_alu_core_S.IN1
pla[86] => ctl_flags_cf_set.IN1
pla[86] => ctl_flags_cf_cpl.IN1
pla[86] => ctl_flags_nf_we.IN1
pla[86] => ctl_flags_nf_clr.IN1
pla[86] => ctl_reg_gp_sel_pla86M1T1_2.IN1
pla[86] => ctl_reg_gp_hilo_pla86M1T1_3.IN1
pla[86] => ctl_flags_cf_set.IN1
pla[87] => ~NO_FANOUT~
pla[88] => ctl_alu_core_R.IN1
pla[88] => ctl_flags_cf_set.IN1
pla[88] => ctl_flags_cf_cpl.IN1
pla[88] => ctl_flags_nf_we.IN1
pla[88] => ctl_flags_nf_clr.IN1
pla[88] => ctl_reg_gp_sel_pla88M1T1_2.IN1
pla[88] => ctl_reg_gp_hilo_pla88M1T1_3.IN1
pla[88] => ctl_flags_cf_set.IN1
pla[89] => ctl_alu_oe.IN1
pla[89] => ctl_reg_gp_sel_pla89M1T2_2.IN1
pla[89] => ctl_reg_gp_hilo_pla89M1T2_3.IN1
pla[89] => ctl_reg_gp_sel_pla89M1T3_1.IN1
pla[89] => ctl_reg_gp_hilo_pla89M1T3_2.IN1
pla[89] => ctl_alu_op_low.IN1
pla[89] => ctl_alu_core_R.IN1
pla[90] => ~NO_FANOUT~
pla[91] => ctl_mWrite.IN1
pla[91] => ctl_mRead.IN1
pla[92] => ctl_alu_oe.IN1
pla[92] => ctl_reg_gp_sel_pla92M1T2_2.IN1
pla[92] => ctl_reg_gp_hilo_pla92M1T2_3.IN1
pla[92] => ctl_reg_gp_sel_pla92M1T3_1.IN1
pla[92] => ctl_reg_gp_hilo_pla92M1T3_2.IN1
pla[92] => ctl_alu_op_low.IN1
pla[92] => ctl_alu_core_R.IN1
pla[93] => ~NO_FANOUT~
pla[94] => ~NO_FANOUT~
pla[95] => ctl_state_halt_set.IN1
pla[95] => validPLA.IN1
pla[96] => ctl_sw_1d.IN1
pla[96] => ctl_im_we.IN1
pla[96] => validPLA.IN1
pla[97] => ctl_iffx_we.IN1
pla[97] => validPLA.IN1
pla[97] => ctl_no_ints.IN1
pla[98] => ~NO_FANOUT~
pla[99] => rsel0.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => ctl_reg_gp_sel.IN1
pla[100] => comb.IN0
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => ctl_reg_gp_sel.IN1
pla[101] => comb.IN1
pla[102] => rsel3.IN1
pla[102] => ctl_reg_sys_hilo.IN1
pla[102] => ctl_reg_sys_hilo.IN1
pla[102] => ctl_inc_dec.IN1
pla[102] => ctl_inc_dec.IN1
pla[102] => ctl_inc_dec.IN1
pla[102] => ctl_alu_op_low.IN1
pla[102] => ctl_inc_dec.IN1
pla[102] => ctl_iffx_bit.IN1
pla[102] => ctl_mRead.IN1
pla[102] => ctl_inc_dec.IN1
pla[102] => ctl_inc_dec.IN1
pla[102] => ctl_mRead.IN1
pla[102] => ctl_alu_op_low.IN1
pla[102] => ctl_reg_gp_hilo_pla27pla34M1T4nop4op5nop3_2.IN1
pla[102] => ctl_reg_sys_hilo.IN1
pla[102] => ctl_reg_sys_hilo.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => ctl_reg_gp_sel.IN1
pla[103] => comb.IN0
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => ctl_reg_gp_sel.IN1
pla[104] => comb.IN1
pla[104] => ctl_state_iy_set.IN1
in_intr => ctl_bus_ff_oe.IN0
in_intr => ctl_mRead.IN0
in_intr => pc_inc_hold.IN0
in_intr => ctl_bus_ff_oe.IN1
in_nmi => ctl_sw_mask543_en.IN1
in_nmi => ctl_66_oe.IN1
in_nmi => pc_inc_hold.IN1
in_nmi => ctl_bus_ff_oe.IN1
in_nmi => ctl_sw_1d.IN1
in_halt => pc_inc_hold.IN1
in_halt => ctl_bus_zero_oe.IN1
im1 => ctl_bus_ff_oe.IN1
im1 => ctl_bus_ff_oe.IN0
im2 => ctl_mRead.IN1
im2 => ctl_bus_ff_oe.IN1
use_ixiy => ixy_d.IN1
use_ixiy => ixy_d.IN1
use_ixiy => ixy_d.IN1
use_ixiy => ixy_d.IN1
use_ixiy => ctl_state_alu.IN1
use_ixiy => ctl_ir_we.IN1
use_ixiy => ctl_ir_we.IN1
use_ixiy => ctl_ir_we.IN1
use_ixiy => ctl_ir_we.IN1
use_ixiy => ctl_mRead.IN1
use_ixiy => ctl_mRead.IN1
use_ixiy => ctl_mWrite.IN1
flags_cond_true => ctl_reg_sys_hilo.IN1
flags_cond_true => ctl_reg_sel_wz.IN1
flags_cond_true => ctl_reg_sel_wz.IN1
flags_cond_true => setM1.IN1
flags_cond_true => setM1.IN1
flags_cond_true => setM1.IN1
flags_cond_true => nextM.IN1
repeat_en => setM1.IN1
flags_zf => setM1.IN1
flags_zf => setM1.IN1
flags_zf => setM1.IN1
flags_nf => ctl_flags_hf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_nf => ctl_flags_hf_cpl.IN1
flags_nf => ctl_flags_hf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_nf => ctl_alu_sel_op2_neg.IN1
flags_nf => ctl_flags_hf_cpl.IN1
flags_nf => ctl_alu_sel_op2_neg.IN1
flags_nf => ctl_flags_hf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_nf => ctl_flags_cf_cpl.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_sf => ctl_alu_sel_op2_neg.IN1
flags_cf => ctl_flags_hf_cpl.IN1
M1 => ctl_state_alu.IN0
M1 => ctl_reg_sys_hilo_1M1T1_3.IN0
M1 => setM1.IN0
M1 => ctl_reg_sys_hilo_1M1T3_3.IN0
M1 => ctl_mRead.IN0
M1 => ctl_reg_sys_hilo_1M1T2_2.IN0
M1 => ctl_inc_limit6.IN0
M1 => fFetch.DATAIN
M2 => ctl_state_alu.IN0
M2 => ctl_state_alu.IN0
M2 => ctl_alu_sel_op2_neg.IN0
M2 => ctl_alu_op_low.IN0
M2 => ctl_mWrite.IN0
M3 => ixy_d.IN0
M3 => ixy_d.IN0
M3 => ixy_d.IN0
M3 => ixy_d.IN0
M3 => ixy_d.IN0
M4 => ctl_state_alu.IN0
M4 => ctl_alu_sel_op2_neg.IN1
M4 => ctl_mWrite.IN0
M4 => setM1.IN0
M4 => ctl_alu_shift_oe.IN0
M4 => ctl_ir_we.IN0
M5 => ctl_sw_4u.IN0
M5 => setM1.IN0
M5 => ctl_sw_4u.IN0
M5 => ctl_alu_oe.IN0
M5 => ctl_reg_in_hi.IN0
T1 => ctl_state_alu.IN1
T1 => ctl_reg_sys_hilo_1M1T1_3.IN1
T1 => ctl_alu_oe.IN1
T1 => ixy_d.IN1
T1 => ctl_ir_we.IN1
T1 => ctl_alu_shift_oe.IN1
T2 => ctl_alu_op_low.IN1
T2 => ctl_sw_4u.IN1
T2 => ctl_alu_shift_oe.IN1
T2 => ixy_d.IN1
T2 => ctl_reg_sys_hilo_1M1T2_2.IN1
T2 => ctl_reg_gp_sel_ixy_dT2_1.IN1
T2 => ctl_reg_gp_hilo_ixy_dT2_2.IN1
T3 => ctl_state_alu.IN1
T3 => ctl_state_alu.IN1
T3 => ctl_reg_sys_hilo_1M1T3_3.IN1
T3 => ctl_reg_in_hi.IN1
T3 => ixy_d.IN1
T3 => ctl_reg_sys_hilo_ixy_dT3_3.IN1
T3 => ctl_inc_limit6.IN1
T4 => ctl_sw_4u.IN1
T4 => ctl_state_alu.IN1
T4 => ctl_mWrite.IN1
T4 => ctl_mWrite.IN1
T4 => ixy_d.IN1
T4 => ctl_reg_gp_sel_ixy_dT4_1.IN1
T4 => ctl_reg_gp_hilo_ixy_dT4_2.IN1
T5 => setM1.IN1
T5 => setM1.IN1
T5 => ctl_mRead.IN1
T5 => ixy_d.IN1
T5 => ctl_reg_sys_hilo_ixy_dT5_2.IN1
T5 => ctl_reg_sys_hilo_ixy_dT5_7.IN1
T6 => setM1.IN1


|z80_top_direct_n|interrupts:interrupts_
ctl_iff1_iff2 => SYNTHESIZED_WIRE_1.IN1
ctl_iff1_iff2 => SYNTHESIZED_WIRE_17.IN0
ctl_iff1_iff2 => SYNTHESIZED_WIRE_2.IN0
nmi => nmi_armed.CLK
setM1 => test1.IN0
intr => SYNTHESIZED_WIRE_13.IN1
ctl_iffx_we => SYNTHESIZED_WIRE_17.IN1
ctl_iffx_we => DFFE_instIFF2.ENA
ctl_iffx_bit => SYNTHESIZED_WIRE_2.IN1
ctl_iffx_bit => DFFE_instIFF2.DATAIN
ctl_im_we => im2~reg0.ENA
ctl_im_we => im1~reg0.ENA
clk => im2~reg0.CLK
clk => im1~reg0.CLK
clk => DFFE_instIFF2.CLK
clk => iff1.CLK
clk => int_armed.CLK
clk => DFFE_inst44.CLK
clk => in_nmi_ALTERA_SYNTHESIZED.CLK
ctl_no_ints => test1.IN1
nreset => SYNTHESIZED_WIRE_21.IN1
nreset => SYNTHESIZED_WIRE_12.IN1
nreset => SYNTHESIZED_WIRE_9.IN1
nreset => im1~reg0.ACLR
nreset => im2~reg0.ACLR
nreset => in_nmi_ALTERA_SYNTHESIZED.ACLR
nreset => DFFE_inst44.ACLR
db[0] => SYNTHESIZED_WIRE_20.IN0
db[0] => SYNTHESIZED_WIRE_19.IN0
db[1] => SYNTHESIZED_WIRE_20.IN1
db[1] => SYNTHESIZED_WIRE_19.IN1
iff2 <= DFFE_instIFF2.DB_MAX_OUTPUT_PORT_TYPE
im1 <= im1~reg0.DB_MAX_OUTPUT_PORT_TYPE
im2 <= im2~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_nmi <= in_nmi_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
in_intr <= in_intr_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|ir:ir_
ctl_ir_we => SYNTHESIZED_WIRE_0.IN0
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => opcode[4]~reg0.CLK
clk => opcode[5]~reg0.CLK
clk => opcode[6]~reg0.CLK
clk => opcode[7]~reg0.CLK
nreset => opcode[0]~reg0.ACLR
nreset => opcode[1]~reg0.ACLR
nreset => opcode[2]~reg0.ACLR
nreset => opcode[3]~reg0.ACLR
nreset => opcode[4]~reg0.ACLR
nreset => opcode[5]~reg0.ACLR
nreset => opcode[6]~reg0.ACLR
nreset => opcode[7]~reg0.ACLR
nhold_clk_wait => SYNTHESIZED_WIRE_0.IN1
db[0] => opcode[0]~reg0.DATAIN
db[1] => opcode[1]~reg0.DATAIN
db[2] => opcode[2]~reg0.DATAIN
db[3] => opcode[3]~reg0.DATAIN
db[4] => opcode[4]~reg0.DATAIN
db[5] => opcode[5]~reg0.DATAIN
db[6] => opcode[6]~reg0.DATAIN
db[7] => opcode[7]~reg0.DATAIN
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[7] <= opcode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|pin_control:pin_control_
fFetch => SYNTHESIZED_WIRE_9.IN0
fFetch => SYNTHESIZED_WIRE_4.IN0
fFetch => SYNTHESIZED_WIRE_6.IN0
fMRead => SYNTHESIZED_WIRE_9.IN1
fMRead => SYNTHESIZED_WIRE_2.IN0
fMWrite => SYNTHESIZED_WIRE_9.IN1
fMWrite => SYNTHESIZED_WIRE_1.IN1
fIORead => SYNTHESIZED_WIRE_9.IN1
fIORead => SYNTHESIZED_WIRE_3.IN0
fIOWrite => SYNTHESIZED_WIRE_9.IN1
fIOWrite => SYNTHESIZED_WIRE_9.IN1
fIOWrite => SYNTHESIZED_WIRE_0.IN1
T1 => SYNTHESIZED_WIRE_5.IN1
T2 => SYNTHESIZED_WIRE_7.IN0
T2 => SYNTHESIZED_WIRE_4.IN1
T2 => SYNTHESIZED_WIRE_2.IN1
T3 => SYNTHESIZED_WIRE_7.IN1
T3 => SYNTHESIZED_WIRE_3.IN1
T3 => SYNTHESIZED_WIRE_6.IN1
T4 => SYNTHESIZED_WIRE_8.IN1
bus_ab_pin_we <= bus_ab_pin_we.DB_MAX_OUTPUT_PORT_TYPE
bus_db_pin_oe <= bus_db_pin_oe.DB_MAX_OUTPUT_PORT_TYPE
bus_db_pin_re <= bus_db_pin_re.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|pla_decode:pla_decode_
prefix[0] => Equal0.IN0
prefix[0] => Equal10.IN0
prefix[0] => Equal11.IN0
prefix[0] => Equal13.IN0
prefix[0] => Equal16.IN0
prefix[0] => Equal17.IN0
prefix[0] => Equal22.IN0
prefix[0] => Equal26.IN0
prefix[0] => Equal27.IN0
prefix[0] => Equal28.IN0
prefix[0] => Equal38.IN0
prefix[0] => Equal48.IN0
prefix[0] => Equal55.IN0
prefix[0] => Equal68.IN0
prefix[0] => Equal69.IN0
prefix[0] => Equal75.IN0
prefix[0] => Equal78.IN0
prefix[1] => Equal46.IN0
prefix[1] => Equal57.IN0
prefix[1] => Equal58.IN0
prefix[1] => Equal59.IN0
prefix[1] => Equal60.IN0
prefix[2] => Equal1.IN0
prefix[2] => Equal2.IN0
prefix[2] => Equal3.IN0
prefix[2] => Equal4.IN0
prefix[2] => Equal5.IN0
prefix[2] => Equal6.IN0
prefix[2] => Equal7.IN0
prefix[2] => Equal8.IN0
prefix[2] => Equal9.IN0
prefix[2] => Equal12.IN0
prefix[2] => Equal14.IN0
prefix[2] => Equal15.IN0
prefix[2] => Equal18.IN0
prefix[2] => Equal19.IN0
prefix[2] => Equal20.IN0
prefix[2] => Equal21.IN0
prefix[2] => Equal23.IN0
prefix[2] => Equal24.IN0
prefix[2] => Equal25.IN0
prefix[2] => Equal29.IN0
prefix[2] => Equal30.IN0
prefix[2] => Equal31.IN0
prefix[2] => Equal32.IN0
prefix[2] => Equal33.IN1
prefix[2] => Equal34.IN0
prefix[2] => Equal35.IN0
prefix[2] => Equal36.IN0
prefix[2] => Equal37.IN0
prefix[2] => Equal39.IN0
prefix[2] => Equal40.IN0
prefix[2] => Equal42.IN0
prefix[2] => Equal43.IN0
prefix[2] => Equal44.IN0
prefix[2] => Equal45.IN0
prefix[2] => Equal47.IN0
prefix[2] => Equal49.IN1
prefix[2] => Equal50.IN1
prefix[2] => Equal51.IN0
prefix[2] => Equal52.IN0
prefix[2] => Equal53.IN0
prefix[2] => Equal54.IN0
prefix[2] => Equal56.IN0
prefix[2] => Equal61.IN0
prefix[2] => Equal63.IN0
prefix[2] => Equal67.IN0
prefix[2] => Equal74.IN0
prefix[2] => Equal76.IN0
prefix[2] => Equal77.IN0
prefix[2] => Equal79.IN0
prefix[3] => Equal62.IN0
prefix[3] => Equal64.IN0
prefix[3] => Equal65.IN0
prefix[3] => Equal66.IN0
prefix[3] => Equal70.IN0
prefix[3] => Equal71.IN0
prefix[3] => Equal72.IN0
prefix[3] => Equal73.IN0
prefix[4] => Equal49.IN0
prefix[4] => Equal50.IN0
prefix[5] => Equal33.IN0
prefix[5] => Equal41.IN0
prefix[6] => ~NO_FANOUT~
opcode[0] => Equal1.IN5
opcode[0] => Equal2.IN6
opcode[0] => Equal3.IN6
opcode[0] => Equal4.IN6
opcode[0] => Equal5.IN5
opcode[0] => Equal6.IN1
opcode[0] => Equal7.IN14
opcode[0] => Equal8.IN2
opcode[0] => Equal9.IN5
opcode[0] => Equal10.IN3
opcode[0] => Equal11.IN14
opcode[0] => Equal12.IN14
opcode[0] => Equal13.IN5
opcode[0] => Equal14.IN4
opcode[0] => Equal15.IN14
opcode[0] => Equal16.IN4
opcode[0] => Equal17.IN14
opcode[0] => Equal18.IN3
opcode[0] => Equal19.IN5
opcode[0] => Equal20.IN3
opcode[0] => Equal21.IN14
opcode[0] => Equal23.IN5
opcode[0] => Equal24.IN4
opcode[0] => Equal25.IN14
opcode[0] => Equal26.IN3
opcode[0] => Equal27.IN3
opcode[0] => Equal28.IN2
opcode[0] => Equal29.IN4
opcode[0] => Equal30.IN5
opcode[0] => Equal31.IN14
opcode[0] => Equal32.IN14
opcode[0] => Equal33.IN14
opcode[0] => Equal34.IN14
opcode[0] => Equal35.IN14
opcode[0] => Equal36.IN5
opcode[0] => Equal37.IN14
opcode[0] => Equal38.IN3
opcode[0] => Equal39.IN14
opcode[0] => Equal40.IN14
opcode[0] => Equal41.IN5
opcode[0] => Equal42.IN14
opcode[0] => Equal43.IN6
opcode[0] => Equal44.IN14
opcode[0] => Equal46.IN14
opcode[0] => Equal47.IN5
opcode[0] => Equal48.IN4
opcode[0] => Equal49.IN14
opcode[0] => Equal52.IN14
opcode[0] => Equal55.IN14
opcode[0] => Equal56.IN2
opcode[0] => Equal61.IN2
opcode[0] => Equal63.IN4
opcode[0] => Equal67.IN5
opcode[0] => Equal68.IN14
opcode[0] => Equal69.IN5
opcode[0] => Equal74.IN6
opcode[0] => Equal76.IN5
opcode[0] => Equal77.IN14
opcode[0] => Equal78.IN14
opcode[0] => Equal79.IN6
opcode[0] => pla[99].DATAIN
opcode[1] => Equal1.IN14
opcode[1] => Equal2.IN5
opcode[1] => Equal3.IN14
opcode[1] => Equal4.IN14
opcode[1] => Equal5.IN14
opcode[1] => Equal6.IN14
opcode[1] => Equal7.IN1
opcode[1] => Equal8.IN1
opcode[1] => Equal9.IN4
opcode[1] => Equal10.IN14
opcode[1] => Equal11.IN13
opcode[1] => Equal12.IN1
opcode[1] => Equal13.IN4
opcode[1] => Equal14.IN14
opcode[1] => Equal15.IN2
opcode[1] => Equal16.IN3
opcode[1] => Equal17.IN3
opcode[1] => Equal18.IN14
opcode[1] => Equal19.IN14
opcode[1] => Equal20.IN2
opcode[1] => Equal21.IN13
opcode[1] => Equal22.IN13
opcode[1] => Equal23.IN4
opcode[1] => Equal24.IN3
opcode[1] => Equal25.IN2
opcode[1] => Equal26.IN2
opcode[1] => Equal27.IN2
opcode[1] => Equal28.IN14
opcode[1] => Equal29.IN14
opcode[1] => Equal30.IN4
opcode[1] => Equal31.IN3
opcode[1] => Equal32.IN13
opcode[1] => Equal33.IN5
opcode[1] => Equal34.IN13
opcode[1] => Equal35.IN3
opcode[1] => Equal36.IN4
opcode[1] => Equal37.IN13
opcode[1] => Equal38.IN14
opcode[1] => Equal39.IN13
opcode[1] => Equal40.IN13
opcode[1] => Equal41.IN4
opcode[1] => Equal42.IN4
opcode[1] => Equal43.IN14
opcode[1] => Equal44.IN3
opcode[1] => Equal45.IN13
opcode[1] => Equal46.IN2
opcode[1] => Equal47.IN4
opcode[1] => Equal48.IN3
opcode[1] => Equal49.IN4
opcode[1] => Equal52.IN4
opcode[1] => Equal54.IN13
opcode[1] => Equal55.IN2
opcode[1] => Equal56.IN14
opcode[1] => Equal61.IN14
opcode[1] => Equal63.IN3
opcode[1] => Equal67.IN4
opcode[1] => Equal68.IN13
opcode[1] => Equal69.IN4
opcode[1] => Equal74.IN5
opcode[1] => Equal75.IN3
opcode[1] => Equal76.IN4
opcode[1] => Equal77.IN5
opcode[1] => Equal78.IN3
opcode[1] => Equal79.IN5
opcode[1] => pla[100].DATAIN
opcode[2] => Equal0.IN12
opcode[2] => Equal1.IN13
opcode[2] => Equal2.IN14
opcode[2] => Equal3.IN5
opcode[2] => Equal4.IN13
opcode[2] => Equal5.IN13
opcode[2] => Equal6.IN13
opcode[2] => Equal7.IN13
opcode[2] => Equal8.IN14
opcode[2] => Equal9.IN14
opcode[2] => Equal10.IN13
opcode[2] => Equal11.IN12
opcode[2] => Equal12.IN13
opcode[2] => Equal13.IN3
opcode[2] => Equal14.IN3
opcode[2] => Equal15.IN1
opcode[2] => Equal16.IN14
opcode[2] => Equal17.IN13
opcode[2] => Equal19.IN4
opcode[2] => Equal20.IN1
opcode[2] => Equal21.IN12
opcode[2] => Equal22.IN12
opcode[2] => Equal23.IN14
opcode[2] => Equal24.IN14
opcode[2] => Equal25.IN13
opcode[2] => Equal26.IN14
opcode[2] => Equal27.IN14
opcode[2] => Equal28.IN13
opcode[2] => Equal29.IN13
opcode[2] => Equal30.IN14
opcode[2] => Equal31.IN13
opcode[2] => Equal32.IN12
opcode[2] => Equal33.IN4
opcode[2] => Equal34.IN3
opcode[2] => Equal35.IN13
opcode[2] => Equal36.IN14
opcode[2] => Equal37.IN12
opcode[2] => Equal38.IN2
opcode[2] => Equal39.IN12
opcode[2] => Equal40.IN12
opcode[2] => Equal41.IN14
opcode[2] => Equal42.IN3
opcode[2] => Equal43.IN5
opcode[2] => Equal44.IN2
opcode[2] => Equal45.IN3
opcode[2] => Equal46.IN1
opcode[2] => Equal47.IN3
opcode[2] => Equal48.IN2
opcode[2] => Equal49.IN3
opcode[2] => Equal52.IN3
opcode[2] => Equal54.IN1
opcode[2] => Equal55.IN13
opcode[2] => Equal56.IN13
opcode[2] => Equal61.IN1
opcode[2] => Equal63.IN2
opcode[2] => Equal67.IN3
opcode[2] => Equal68.IN2
opcode[2] => Equal69.IN3
opcode[2] => Equal74.IN4
opcode[2] => Equal75.IN13
opcode[2] => Equal76.IN3
opcode[2] => Equal77.IN4
opcode[2] => Equal78.IN2
opcode[2] => Equal79.IN14
opcode[2] => pla[101].DATAIN
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN4
opcode[3] => Equal4.IN5
opcode[3] => Equal5.IN4
opcode[3] => Equal6.IN12
opcode[3] => Equal9.IN13
opcode[3] => Equal12.IN12
opcode[3] => Equal14.IN13
opcode[3] => Equal18.IN12
opcode[3] => Equal19.IN3
opcode[3] => Equal21.IN11
opcode[3] => Equal23.IN13
opcode[3] => Equal24.IN13
opcode[3] => Equal27.IN13
opcode[3] => Equal29.IN3
opcode[3] => Equal32.IN1
opcode[3] => Equal33.IN13
opcode[3] => Equal36.IN3
opcode[3] => Equal39.IN2
opcode[3] => Equal41.IN3
opcode[3] => Equal42.IN13
opcode[3] => Equal43.IN4
opcode[3] => Equal45.IN12
opcode[3] => Equal50.IN11
opcode[3] => Equal56.IN1
opcode[3] => Equal62.IN3
opcode[3] => Equal63.IN14
opcode[3] => Equal64.IN11
opcode[3] => Equal65.IN2
opcode[3] => Equal66.IN1
opcode[3] => Equal67.IN2
opcode[3] => Equal70.IN11
opcode[3] => Equal71.IN11
opcode[3] => Equal72.IN11
opcode[3] => Equal73.IN2
opcode[3] => Equal74.IN3
opcode[3] => Equal76.IN14
opcode[3] => Equal77.IN13
opcode[3] => pla[102].DATAIN
opcode[4] => Equal0.IN10
opcode[4] => Equal1.IN3
opcode[4] => Equal2.IN13
opcode[4] => Equal3.IN3
opcode[4] => Equal4.IN4
opcode[4] => Equal5.IN12
opcode[4] => Equal9.IN12
opcode[4] => Equal13.IN13
opcode[4] => Equal19.IN13
opcode[4] => Equal21.IN1
opcode[4] => Equal23.IN3
opcode[4] => Equal24.IN12
opcode[4] => Equal25.IN11
opcode[4] => Equal29.IN12
opcode[4] => Equal30.IN3
opcode[4] => Equal31.IN2
opcode[4] => Equal32.IN11
opcode[4] => Equal33.IN3
opcode[4] => Equal36.IN13
opcode[4] => Equal39.IN1
opcode[4] => Equal41.IN13
opcode[4] => Equal42.IN2
opcode[4] => Equal43.IN13
opcode[4] => Equal45.IN2
opcode[4] => Equal48.IN13
opcode[4] => Equal50.IN4
opcode[4] => Equal62.IN2
opcode[4] => Equal63.IN13
opcode[4] => Equal64.IN1
opcode[4] => Equal65.IN1
opcode[4] => Equal66.IN11
opcode[4] => Equal67.IN14
opcode[4] => Equal69.IN2
opcode[4] => Equal70.IN10
opcode[4] => Equal71.IN10
opcode[4] => Equal72.IN2
opcode[4] => Equal73.IN11
opcode[4] => Equal74.IN2
opcode[4] => Equal76.IN2
opcode[4] => Equal77.IN3
opcode[4] => Equal79.IN4
opcode[4] => pla[103].DATAIN
opcode[5] => Equal0.IN2
opcode[5] => Equal1.IN12
opcode[5] => Equal2.IN3
opcode[5] => Equal4.IN3
opcode[5] => Equal5.IN3
opcode[5] => Equal7.IN10
opcode[5] => Equal9.IN3
opcode[5] => Equal10.IN2
opcode[5] => Equal11.IN2
opcode[5] => Equal13.IN2
opcode[5] => Equal16.IN2
opcode[5] => Equal17.IN2
opcode[5] => Equal19.IN12
opcode[5] => Equal20.IN12
opcode[5] => Equal21.IN10
opcode[5] => Equal23.IN12
opcode[5] => Equal24.IN11
opcode[5] => Equal25.IN1
opcode[5] => Equal29.IN11
opcode[5] => Equal30.IN12
opcode[5] => Equal31.IN1
opcode[5] => Equal32.IN10
opcode[5] => Equal33.IN2
opcode[5] => Equal36.IN12
opcode[5] => Equal39.IN11
opcode[5] => Equal40.IN1
opcode[5] => Equal41.IN12
opcode[5] => Equal42.IN1
opcode[5] => Equal43.IN3
opcode[5] => Equal45.IN1
opcode[5] => Equal48.IN12
opcode[5] => Equal50.IN3
opcode[5] => Equal62.IN1
opcode[5] => Equal63.IN1
opcode[5] => Equal64.IN10
opcode[5] => Equal65.IN11
opcode[5] => Equal66.IN10
opcode[5] => Equal67.IN1
opcode[5] => Equal69.IN13
opcode[5] => Equal70.IN9
opcode[5] => Equal71.IN1
opcode[5] => Equal72.IN1
opcode[5] => Equal73.IN1
opcode[5] => Equal74.IN1
opcode[5] => Equal75.IN2
opcode[5] => Equal76.IN1
opcode[5] => Equal77.IN2
opcode[5] => Equal79.IN3
opcode[5] => pla[104].DATAIN
opcode[6] => Equal0.IN9
opcode[6] => Equal1.IN2
opcode[6] => Equal2.IN2
opcode[6] => Equal3.IN2
opcode[6] => Equal4.IN2
opcode[6] => Equal5.IN2
opcode[6] => Equal6.IN9
opcode[6] => Equal7.IN9
opcode[6] => Equal8.IN10
opcode[6] => Equal9.IN2
opcode[6] => Equal10.IN10
opcode[6] => Equal11.IN9
opcode[6] => Equal12.IN9
opcode[6] => Equal13.IN1
opcode[6] => Equal14.IN2
opcode[6] => Equal15.IN10
opcode[6] => Equal16.IN11
opcode[6] => Equal17.IN10
opcode[6] => Equal18.IN2
opcode[6] => Equal19.IN2
opcode[6] => Equal20.IN11
opcode[6] => Equal21.IN9
opcode[6] => Equal22.IN1
opcode[6] => Equal23.IN2
opcode[6] => Equal24.IN2
opcode[6] => Equal25.IN10
opcode[6] => Equal26.IN1
opcode[6] => Equal27.IN1
opcode[6] => Equal28.IN1
opcode[6] => Equal29.IN2
opcode[6] => Equal30.IN2
opcode[6] => Equal31.IN11
opcode[6] => Equal32.IN9
opcode[6] => Equal33.IN12
opcode[6] => Equal34.IN2
opcode[6] => Equal35.IN2
opcode[6] => Equal36.IN2
opcode[6] => Equal37.IN2
opcode[6] => Equal38.IN1
opcode[6] => Equal39.IN10
opcode[6] => Equal40.IN9
opcode[6] => Equal41.IN2
opcode[6] => Equal42.IN12
opcode[6] => Equal43.IN2
opcode[6] => Equal44.IN10
opcode[6] => Equal45.IN11
opcode[6] => Equal47.IN2
opcode[6] => Equal48.IN1
opcode[6] => Equal49.IN2
opcode[6] => Equal50.IN2
opcode[6] => Equal51.IN1
opcode[6] => Equal52.IN2
opcode[6] => Equal53.IN8
opcode[6] => Equal54.IN9
opcode[6] => Equal55.IN1
opcode[6] => Equal56.IN10
opcode[6] => Equal57.IN8
opcode[6] => Equal58.IN1
opcode[6] => Equal59.IN8
opcode[6] => Equal60.IN2
opcode[6] => Equal61.IN10
opcode[6] => Equal63.IN12
opcode[6] => Equal67.IN13
opcode[6] => Equal68.IN1
opcode[6] => Equal69.IN1
opcode[6] => Equal74.IN14
opcode[6] => Equal75.IN10
opcode[6] => Equal76.IN13
opcode[6] => Equal77.IN1
opcode[6] => Equal78.IN1
opcode[6] => Equal79.IN2
opcode[7] => Equal0.IN1
opcode[7] => Equal1.IN1
opcode[7] => Equal2.IN1
opcode[7] => Equal3.IN1
opcode[7] => Equal4.IN1
opcode[7] => Equal5.IN1
opcode[7] => Equal6.IN8
opcode[7] => Equal7.IN8
opcode[7] => Equal8.IN9
opcode[7] => Equal9.IN1
opcode[7] => Equal10.IN1
opcode[7] => Equal11.IN1
opcode[7] => Equal12.IN8
opcode[7] => Equal13.IN12
opcode[7] => Equal14.IN1
opcode[7] => Equal15.IN9
opcode[7] => Equal16.IN1
opcode[7] => Equal17.IN1
opcode[7] => Equal18.IN1
opcode[7] => Equal19.IN1
opcode[7] => Equal20.IN10
opcode[7] => Equal21.IN8
opcode[7] => Equal22.IN8
opcode[7] => Equal23.IN1
opcode[7] => Equal24.IN1
opcode[7] => Equal25.IN9
opcode[7] => Equal26.IN10
opcode[7] => Equal27.IN10
opcode[7] => Equal28.IN9
opcode[7] => Equal29.IN1
opcode[7] => Equal30.IN1
opcode[7] => Equal31.IN10
opcode[7] => Equal32.IN8
opcode[7] => Equal33.IN11
opcode[7] => Equal34.IN1
opcode[7] => Equal35.IN1
opcode[7] => Equal36.IN1
opcode[7] => Equal37.IN1
opcode[7] => Equal38.IN10
opcode[7] => Equal39.IN9
opcode[7] => Equal40.IN8
opcode[7] => Equal41.IN1
opcode[7] => Equal42.IN11
opcode[7] => Equal43.IN1
opcode[7] => Equal44.IN1
opcode[7] => Equal45.IN10
opcode[7] => Equal47.IN1
opcode[7] => Equal48.IN11
opcode[7] => Equal49.IN10
opcode[7] => Equal50.IN10
opcode[7] => Equal51.IN8
opcode[7] => Equal52.IN1
opcode[7] => Equal53.IN1
opcode[7] => Equal54.IN8
opcode[7] => Equal55.IN9
opcode[7] => Equal56.IN9
opcode[7] => Equal57.IN7
opcode[7] => Equal58.IN8
opcode[7] => Equal59.IN1
opcode[7] => Equal60.IN1
opcode[7] => Equal61.IN9
opcode[7] => Equal63.IN11
opcode[7] => Equal67.IN12
opcode[7] => Equal68.IN9
opcode[7] => Equal69.IN12
opcode[7] => Equal74.IN13
opcode[7] => Equal75.IN1
opcode[7] => Equal76.IN12
opcode[7] => Equal77.IN12
opcode[7] => Equal78.IN10
opcode[7] => Equal79.IN1
pla[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
pla[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
pla[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
pla[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
pla[4] <= <GND>
pla[5] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
pla[6] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
pla[7] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
pla[8] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
pla[9] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
pla[10] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
pla[11] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
pla[12] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
pla[13] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
pla[14] <= <GND>
pla[15] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
pla[16] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
pla[17] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
pla[18] <= <GND>
pla[19] <= <GND>
pla[20] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
pla[21] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
pla[22] <= <GND>
pla[23] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
pla[24] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
pla[25] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
pla[26] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
pla[27] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
pla[28] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
pla[29] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
pla[30] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
pla[31] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
pla[32] <= <GND>
pla[33] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
pla[34] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
pla[35] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
pla[36] <= <GND>
pla[37] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
pla[38] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE
pla[39] <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
pla[40] <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
pla[41] <= <GND>
pla[42] <= Equal34.DB_MAX_OUTPUT_PORT_TYPE
pla[43] <= Equal35.DB_MAX_OUTPUT_PORT_TYPE
pla[44] <= Equal36.DB_MAX_OUTPUT_PORT_TYPE
pla[45] <= Equal37.DB_MAX_OUTPUT_PORT_TYPE
pla[46] <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
pla[47] <= Equal39.DB_MAX_OUTPUT_PORT_TYPE
pla[48] <= Equal40.DB_MAX_OUTPUT_PORT_TYPE
pla[49] <= Equal41.DB_MAX_OUTPUT_PORT_TYPE
pla[50] <= Equal42.DB_MAX_OUTPUT_PORT_TYPE
pla[51] <= Equal43.DB_MAX_OUTPUT_PORT_TYPE
pla[52] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
pla[53] <= Equal45.DB_MAX_OUTPUT_PORT_TYPE
pla[54] <= <GND>
pla[55] <= Equal46.DB_MAX_OUTPUT_PORT_TYPE
pla[56] <= Equal47.DB_MAX_OUTPUT_PORT_TYPE
pla[57] <= Equal48.DB_MAX_OUTPUT_PORT_TYPE
pla[58] <= Equal49.DB_MAX_OUTPUT_PORT_TYPE
pla[59] <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
pla[60] <= <GND>
pla[61] <= Equal51.DB_MAX_OUTPUT_PORT_TYPE
pla[62] <= <GND>
pla[63] <= <GND>
pla[64] <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
pla[65] <= Equal53.DB_MAX_OUTPUT_PORT_TYPE
pla[66] <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
pla[67] <= <GND>
pla[68] <= Equal55.DB_MAX_OUTPUT_PORT_TYPE
pla[69] <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
pla[70] <= Equal57.DB_MAX_OUTPUT_PORT_TYPE
pla[71] <= <GND>
pla[72] <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
pla[73] <= Equal59.DB_MAX_OUTPUT_PORT_TYPE
pla[74] <= Equal60.DB_MAX_OUTPUT_PORT_TYPE
pla[75] <= Equal61.DB_MAX_OUTPUT_PORT_TYPE
pla[76] <= Equal62.DB_MAX_OUTPUT_PORT_TYPE
pla[77] <= Equal63.DB_MAX_OUTPUT_PORT_TYPE
pla[78] <= Equal64.DB_MAX_OUTPUT_PORT_TYPE
pla[79] <= Equal65.DB_MAX_OUTPUT_PORT_TYPE
pla[80] <= Equal66.DB_MAX_OUTPUT_PORT_TYPE
pla[81] <= Equal67.DB_MAX_OUTPUT_PORT_TYPE
pla[82] <= Equal68.DB_MAX_OUTPUT_PORT_TYPE
pla[83] <= Equal69.DB_MAX_OUTPUT_PORT_TYPE
pla[84] <= Equal70.DB_MAX_OUTPUT_PORT_TYPE
pla[85] <= Equal71.DB_MAX_OUTPUT_PORT_TYPE
pla[86] <= Equal72.DB_MAX_OUTPUT_PORT_TYPE
pla[87] <= <GND>
pla[88] <= Equal73.DB_MAX_OUTPUT_PORT_TYPE
pla[89] <= Equal74.DB_MAX_OUTPUT_PORT_TYPE
pla[90] <= <GND>
pla[91] <= Equal75.DB_MAX_OUTPUT_PORT_TYPE
pla[92] <= Equal76.DB_MAX_OUTPUT_PORT_TYPE
pla[93] <= <GND>
pla[94] <= <GND>
pla[95] <= Equal77.DB_MAX_OUTPUT_PORT_TYPE
pla[96] <= Equal78.DB_MAX_OUTPUT_PORT_TYPE
pla[97] <= Equal79.DB_MAX_OUTPUT_PORT_TYPE
pla[98] <= <GND>
pla[99] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
pla[100] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
pla[101] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
pla[102] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
pla[103] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
pla[104] <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|resets:resets_
reset_in => x1.IN1
reset_in => x1.IN1
clk => SYNTHESIZED_WIRE_12.CLK
clk => clrpc_int.CLK
clk => SYNTHESIZED_WIRE_9.CLK
clk => SYNTHESIZED_WIRE_10.CLK
clk => DFFE_intr_ff3.CLK
clk => x1.CLK
M1 => SYNTHESIZED_WIRE_11.IN0
T2 => SYNTHESIZED_WIRE_11.IN1
fpga_reset => x1.PRESET
fpga_reset => SYNTHESIZED_WIRE_12.PRESET
nhold_clk_wait => DFFE_intr_ff3.ENA
nhold_clk_wait => SYNTHESIZED_WIRE_10.ENA
nhold_clk_wait => SYNTHESIZED_WIRE_9.ENA
clrpc <= clrpc.DB_MAX_OUTPUT_PORT_TYPE
nreset <= SYNTHESIZED_WIRE_12.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|memory_ifc:memory_ifc_
clk => q2.CLK
clk => q1.CLK
clk => DFFE_mwr_ff1.CLK
clk => DFFE_mrd_ff1.CLK
clk => DFFE_m1_ff3.CLK
clk => SYNTHESIZED_WIRE_16.CLK
clk => SYNTHESIZED_WIRE_15.CLK
clk => DFFE_iorq_ff1.CLK
clk => DFFE_intr_ff3.CLK
clk => mwr_wr.CLK
clk => wait_mwr.CLK
clk => DFFE_mreq_ff2.CLK
clk => SYNTHESIZED_WIRE_17.CLK
clk => DFFE_mrd_ff3.CLK
clk => wait_mrd.CLK
clk => wait_m_ALTERA_SYNTHESIZED1.CLK
clk => DFFE_m1_ff1.CLK
clk => DFFE_iorq_ff4.CLK
clk => wait_iorq.CLK
clk => wait_iorqinta.CLK
nM1_int => SYNTHESIZED_WIRE_16.DATAIN
ctl_mRead => DFFE_mrd_ff1.DATAIN
ctl_mWrite => DFFE_mwr_ff1.DATAIN
in_intr => m1_mreq.IN1
nreset => nM1_out.IN1
nreset => wait_m_ALTERA_SYNTHESIZED1.ACLR
nreset => wait_iorqinta.ACLR
nreset => DFFE_intr_ff3.ACLR
nreset => DFFE_iorq_ff1.ACLR
nreset => SYNTHESIZED_WIRE_15.ACLR
nreset => wait_iorq.ACLR
nreset => DFFE_iorq_ff4.ACLR
nreset => SYNTHESIZED_WIRE_16.ACLR
nreset => DFFE_m1_ff1.PRESET
nreset => DFFE_m1_ff3.ACLR
nreset => DFFE_mrd_ff1.ACLR
nreset => wait_mrd.ACLR
nreset => DFFE_mrd_ff3.ACLR
nreset => SYNTHESIZED_WIRE_17.ACLR
nreset => DFFE_mreq_ff2.ACLR
nreset => DFFE_mwr_ff1.ACLR
nreset => q2.ACLR
nreset => wait_mwr.ACLR
nreset => mwr_wr.ACLR
nreset => q1.ACLR
fIORead => ioRead.IN1
fIOWrite => ioWrite.IN1
setM1 => DFFE_m1_ff1.DATAIN
ctl_iorw => DFFE_iorq_ff1.DATAIN
timings_en => DFFE_iorq_ff1.ENA
timings_en => SYNTHESIZED_WIRE_15.ENA
timings_en => wait_iorq.ENA
timings_en => DFFE_iorq_ff4.ENA
timings_en => SYNTHESIZED_WIRE_16.ENA
timings_en => DFFE_m1_ff1.ENA
timings_en => wait_m_ALTERA_SYNTHESIZED1.ENA
timings_en => DFFE_m1_ff3.ENA
timings_en => DFFE_mrd_ff1.ENA
timings_en => wait_mrd.ENA
timings_en => DFFE_mrd_ff3.ENA
timings_en => SYNTHESIZED_WIRE_17.ENA
timings_en => DFFE_mreq_ff2.ENA
timings_en => DFFE_mwr_ff1.ENA
timings_en => q2.ENA
timings_en => wait_mwr.ENA
timings_en => mwr_wr.ENA
timings_en => q1.ENA
iorq_Tw => wait_iorqinta.DATAIN
nhold_clk_wait => DFFE_intr_ff3.ENA
nM1_out <= nM1_out.DB_MAX_OUTPUT_PORT_TYPE
nRFSH_out <= nRFSH_out.DB_MAX_OUTPUT_PORT_TYPE
nMREQ_out <= nMREQ_out.DB_MAX_OUTPUT_PORT_TYPE
nRD_out <= nRD_out.DB_MAX_OUTPUT_PORT_TYPE
nWR_out <= nWR_out.DB_MAX_OUTPUT_PORT_TYPE
nIORQ_out <= nIORQ_out.DB_MAX_OUTPUT_PORT_TYPE
latch_wait <= latch_wait.DB_MAX_OUTPUT_PORT_TYPE
wait_m1 <= wait_m_ALTERA_SYNTHESIZED1.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|sequencer:sequencer_
clk => T6~reg0.CLK
clk => DFFE_T5_ff.CLK
clk => DFFE_T4_ff.CLK
clk => DFFE_T3_ff.CLK
clk => DFFE_T2_ff.CLK
clk => DFFE_T1_ff.CLK
clk => M5~reg0.CLK
clk => DFFE_M4_ff.CLK
clk => DFFE_M3_ff.CLK
clk => DFFE_M2_ff.CLK
clk => DFFE_M1_ff.CLK
nextM => ena_M.IN0
setM1 => ena_M.IN1
setM1 => SYNTHESIZED_WIRE_12.IN1
setM1 => SYNTHESIZED_WIRE_9.IN1
setM1 => SYNTHESIZED_WIRE_10.IN1
setM1 => SYNTHESIZED_WIRE_11.IN1
setM1 => DFFE_M1_ff.DATAIN
nreset => DFFE_M1_ff.PRESET
nreset => DFFE_M2_ff.ACLR
nreset => DFFE_M3_ff.ACLR
nreset => DFFE_M4_ff.ACLR
nreset => M5~reg0.ACLR
nreset => DFFE_T1_ff.PRESET
nreset => DFFE_T2_ff.ACLR
nreset => DFFE_T3_ff.ACLR
nreset => DFFE_T4_ff.ACLR
nreset => DFFE_T5_ff.ACLR
nreset => T6~reg0.ACLR
hold_clk_iorq => ena_T.IN0
hold_clk_wait => ena_T.IN1
hold_clk_busrq => ena_T.IN1
M1 <= DFFE_M1_ff.DB_MAX_OUTPUT_PORT_TYPE
M2 <= DFFE_M2_ff.DB_MAX_OUTPUT_PORT_TYPE
M3 <= DFFE_M3_ff.DB_MAX_OUTPUT_PORT_TYPE
M4 <= DFFE_M4_ff.DB_MAX_OUTPUT_PORT_TYPE
M5 <= M5~reg0.DB_MAX_OUTPUT_PORT_TYPE
T1 <= DFFE_T1_ff.DB_MAX_OUTPUT_PORT_TYPE
T2 <= DFFE_T2_ff.DB_MAX_OUTPUT_PORT_TYPE
T3 <= DFFE_T3_ff.DB_MAX_OUTPUT_PORT_TYPE
T4 <= DFFE_T4_ff.DB_MAX_OUTPUT_PORT_TYPE
T5 <= DFFE_T5_ff.DB_MAX_OUTPUT_PORT_TYPE
T6 <= T6~reg0.DB_MAX_OUTPUT_PORT_TYPE
timings_en <= ena_T.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_control:alu_control_
alu_shift_db0 => alu_shift_db0.IN1
alu_shift_db7 => alu_shift_db7.IN2
ctl_shift_en => alu_shift_right.IN0
ctl_shift_en => alu_shift_left.IN0
alu_low_gt_9 => SYNTHESIZED_WIRE_9.IN0
alu_low_gt_9 => SYNTHESIZED_WIRE_8.IN0
alu_high_gt_9 => SYNTHESIZED_WIRE_21.IN0
alu_high_eq_9 => SYNTHESIZED_WIRE_8.IN1
ctl_daa_oe => SYNTHESIZED_WIRE_2.IN0
ctl_alu_op_low => alu_parity_in.IN1
ctl_alu_op_low => alu_op_low.DATAIN
ctl_alu_op_low => DFFE_latch_pf_tmp.ENA
alu_parity_out => alu_parity_out.IN1
flags_cf => flags_cf.IN1
flags_zf => flags_zf.IN1
flags_pf => flags_pf.IN1
flags_sf => flags_sf.IN1
ctl_cond_short => sel.IN0
alu_vf_out => alu_vf_out.IN1
iff2 => iff2.IN1
ctl_alu_core_hf => SYNTHESIZED_WIRE_16.IN0
ctl_alu_core_hf => SYNTHESIZED_WIRE_15.IN0
ctl_eval_cond => flags_cond_true~reg0.ENA
repeat_en => repeat_en.IN1
flags_cf_latch => flags_cf_latch.IN2
flags_hf2 => SYNTHESIZED_WIRE_9.IN1
flags_hf => SYNTHESIZED_WIRE_16.IN1
ctl_66_oe => SYNTHESIZED_WIRE_2.IN1
ctl_66_oe => SYNTHESIZED_WIRE_21.IN1
ctl_66_oe => out[2].IN1
clk => DFFE_latch_pf_tmp.CLK
clk => flags_cond_true~reg0.CLK
ctl_pf_sel[0] => ctl_pf_sel[0].IN1
ctl_pf_sel[1] => ctl_pf_sel[1].IN1
op543[0] => op543[0].IN1
op543[1] => sel[0].IN2
op543[2] => op543[2].IN1
alu_shift_in <= alu_mux_8:b2v_inst_shift_mux.out
alu_shift_right <= alu_shift_right.DB_MAX_OUTPUT_PORT_TYPE
alu_shift_left <= alu_shift_left.DB_MAX_OUTPUT_PORT_TYPE
shift_cf_out <= shift_cf_out.DB_MAX_OUTPUT_PORT_TYPE
alu_parity_in <= alu_parity_in.DB_MAX_OUTPUT_PORT_TYPE
flags_cond_true <= flags_cond_true~reg0.DB_MAX_OUTPUT_PORT_TYPE
daa_cf_out <= out[6].DB_MAX_OUTPUT_PORT_TYPE
pf_sel <= alu_mux_4:b2v_inst_pf_sel.out
alu_op_low <= ctl_alu_op_low.DB_MAX_OUTPUT_PORT_TYPE
alu_core_cf_in <= alu_core_cf_in.DB_MAX_OUTPUT_PORT_TYPE
db[0] <= db[0].DB_MAX_OUTPUT_PORT_TYPE
db[1] <= db[1].DB_MAX_OUTPUT_PORT_TYPE
db[2] <= db[2].DB_MAX_OUTPUT_PORT_TYPE
db[3] <= db[3].DB_MAX_OUTPUT_PORT_TYPE
db[4] <= db[4].DB_MAX_OUTPUT_PORT_TYPE
db[5] <= db[5].DB_MAX_OUTPUT_PORT_TYPE
db[6] <= db[6].DB_MAX_OUTPUT_PORT_TYPE
db[7] <= db[7].DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_control:alu_control_|alu_mux_4:b2v_inst_cond_mux
in0 => SYNTHESIZED_WIRE_4.IN1
in1 => SYNTHESIZED_WIRE_7.IN1
in2 => SYNTHESIZED_WIRE_5.IN1
in3 => SYNTHESIZED_WIRE_6.IN1
sel[0] => SYNTHESIZED_WIRE_7.IN0
sel[0] => SYNTHESIZED_WIRE_6.IN0
sel[0] => SYNTHESIZED_WIRE_4.IN0
sel[0] => SYNTHESIZED_WIRE_5.IN0
sel[1] => SYNTHESIZED_WIRE_5.IN1
sel[1] => SYNTHESIZED_WIRE_6.IN1
sel[1] => SYNTHESIZED_WIRE_4.IN1
sel[1] => SYNTHESIZED_WIRE_7.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_control:alu_control_|alu_mux_4:b2v_inst_pf_sel
in0 => SYNTHESIZED_WIRE_4.IN1
in1 => SYNTHESIZED_WIRE_7.IN1
in2 => SYNTHESIZED_WIRE_5.IN1
in3 => SYNTHESIZED_WIRE_6.IN1
sel[0] => SYNTHESIZED_WIRE_7.IN0
sel[0] => SYNTHESIZED_WIRE_6.IN0
sel[0] => SYNTHESIZED_WIRE_4.IN0
sel[0] => SYNTHESIZED_WIRE_5.IN0
sel[1] => SYNTHESIZED_WIRE_5.IN1
sel[1] => SYNTHESIZED_WIRE_6.IN1
sel[1] => SYNTHESIZED_WIRE_4.IN1
sel[1] => SYNTHESIZED_WIRE_7.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux
in0 => SYNTHESIZED_WIRE_12.IN1
in1 => SYNTHESIZED_WIRE_14.IN1
in2 => SYNTHESIZED_WIRE_13.IN1
in3 => SYNTHESIZED_WIRE_15.IN1
in4 => SYNTHESIZED_WIRE_17.IN1
in5 => SYNTHESIZED_WIRE_16.IN1
in6 => SYNTHESIZED_WIRE_18.IN1
in7 => SYNTHESIZED_WIRE_19.IN1
sel[0] => SYNTHESIZED_WIRE_16.IN0
sel[0] => SYNTHESIZED_WIRE_19.IN0
sel[0] => SYNTHESIZED_WIRE_17.IN0
sel[0] => SYNTHESIZED_WIRE_18.IN0
sel[1] => SYNTHESIZED_WIRE_18.IN1
sel[1] => SYNTHESIZED_WIRE_19.IN1
sel[1] => SYNTHESIZED_WIRE_17.IN1
sel[1] => SYNTHESIZED_WIRE_16.IN1
sel[2] => SYNTHESIZED_WIRE_17.IN1
sel[2] => SYNTHESIZED_WIRE_16.IN1
sel[2] => SYNTHESIZED_WIRE_18.IN1
sel[2] => SYNTHESIZED_WIRE_19.IN1
sel[2] => SYNTHESIZED_WIRE_12.IN1
sel[2] => SYNTHESIZED_WIRE_14.IN1
sel[2] => SYNTHESIZED_WIRE_13.IN1
sel[2] => SYNTHESIZED_WIRE_15.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_select:alu_select_
ctl_alu_oe => alu_oe.DATAIN
ctl_alu_shift_oe => alu_shift_oe.DATAIN
ctl_alu_op2_oe => alu_op2_oe.DATAIN
ctl_alu_res_oe => alu_res_oe.DATAIN
ctl_alu_op1_oe => alu_op1_oe.DATAIN
ctl_alu_bs_oe => alu_bs_oe.DATAIN
ctl_alu_op1_sel_bus => alu_op1_sel_bus.DATAIN
ctl_alu_op1_sel_low => alu_op1_sel_low.DATAIN
ctl_alu_op1_sel_zero => alu_op1_sel_zero.DATAIN
ctl_alu_op2_sel_zero => alu_op2_sel_zero.DATAIN
ctl_alu_op2_sel_bus => alu_op2_sel_bus.DATAIN
ctl_alu_op2_sel_lq => alu_op2_sel_lq.DATAIN
ctl_alu_sel_op2_neg => alu_sel_op2_neg.DATAIN
ctl_alu_sel_op2_high => alu_sel_op2_high.DATAIN
ctl_alu_core_R => alu_core_R.DATAIN
ctl_alu_core_V => alu_core_V.DATAIN
ctl_alu_core_S => alu_core_S.DATAIN
alu_oe <= ctl_alu_oe.DB_MAX_OUTPUT_PORT_TYPE
alu_shift_oe <= ctl_alu_shift_oe.DB_MAX_OUTPUT_PORT_TYPE
alu_op2_oe <= ctl_alu_op2_oe.DB_MAX_OUTPUT_PORT_TYPE
alu_res_oe <= ctl_alu_res_oe.DB_MAX_OUTPUT_PORT_TYPE
alu_op1_oe <= ctl_alu_op1_oe.DB_MAX_OUTPUT_PORT_TYPE
alu_bs_oe <= ctl_alu_bs_oe.DB_MAX_OUTPUT_PORT_TYPE
alu_op1_sel_bus <= ctl_alu_op1_sel_bus.DB_MAX_OUTPUT_PORT_TYPE
alu_op1_sel_low <= ctl_alu_op1_sel_low.DB_MAX_OUTPUT_PORT_TYPE
alu_op1_sel_zero <= ctl_alu_op1_sel_zero.DB_MAX_OUTPUT_PORT_TYPE
alu_op2_sel_zero <= ctl_alu_op2_sel_zero.DB_MAX_OUTPUT_PORT_TYPE
alu_op2_sel_bus <= ctl_alu_op2_sel_bus.DB_MAX_OUTPUT_PORT_TYPE
alu_op2_sel_lq <= ctl_alu_op2_sel_lq.DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op2_neg <= ctl_alu_sel_op2_neg.DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op2_high <= ctl_alu_sel_op2_high.DB_MAX_OUTPUT_PORT_TYPE
alu_core_R <= ctl_alu_core_R.DB_MAX_OUTPUT_PORT_TYPE
alu_core_V <= ctl_alu_core_V.DB_MAX_OUTPUT_PORT_TYPE
alu_core_S <= ctl_alu_core_S.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_flags:alu_flags_
ctl_flags_oe => db[0].OE
ctl_flags_oe => db[1].OE
ctl_flags_oe => db[2].OE
ctl_flags_oe => db[3].OE
ctl_flags_oe => db[4].OE
ctl_flags_oe => db[5].OE
ctl_flags_oe => db[6].OE
ctl_flags_oe => db[7].OE
ctl_flags_bus => SYNTHESIZED_WIRE_10.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_20.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_2.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_22.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_12.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_14.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_16.IN1
ctl_flags_bus => SYNTHESIZED_WIRE_18.IN1
ctl_flags_alu => SYNTHESIZED_WIRE_17.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_19.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_21.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_1.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_9.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_11.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_13.IN0
ctl_flags_alu => SYNTHESIZED_WIRE_15.IN0
alu_sf_out => SYNTHESIZED_WIRE_1.IN1
alu_sf_out => SYNTHESIZED_WIRE_9.IN1
alu_yf_out => SYNTHESIZED_WIRE_13.IN1
alu_xf_out => SYNTHESIZED_WIRE_17.IN1
ctl_flags_nf_set => SYNTHESIZED_WIRE_5.IN1
alu_zero => SYNTHESIZED_WIRE_11.IN1
shift_cf_out => shift_cf_out.IN1
alu_core_cf_out => alu_core_cf_out.IN1
daa_cf_out => daa_cf_out.IN1
ctl_flags_cf_set => SYNTHESIZED_WIRE_0.IN1
ctl_flags_cf_cpl => SYNTHESIZED_WIRE_24.IN1
pf_sel => SYNTHESIZED_WIRE_19.IN1
ctl_flags_cf_we => SYNTHESIZED_WIRE_27.IN0
ctl_flags_sz_we => DFFE_inst_latch_sf.ENA
ctl_flags_sz_we => SYNTHESIZED_WIRE_39.ENA
ctl_flags_xy_we => flags_xf.ENA
ctl_flags_xy_we => flags_yf.ENA
ctl_flags_hf_we => DFFE_inst_latch_hf.ENA
ctl_flags_pf_we => DFFE_inst_latch_pf.ENA
ctl_flags_nf_we => DFFE_inst_latch_nf.ENA
ctl_flags_cf2_we => SYNTHESIZED_WIRE_29.IN0
ctl_flags_cf2_we => SYNTHESIZED_WIRE_27.IN1
ctl_flags_hf_cpl => SYNTHESIZED_WIRE_23.IN1
ctl_flags_use_cf2 => ctl_flags_use_cf2.IN1
ctl_flags_hf2_we => flags_hf2~reg0.ENA
ctl_flags_nf_clr => SYNTHESIZED_WIRE_32.IN1
ctl_alu_zero_16bit => SYNTHESIZED_WIRE_4.IN1
clk => SYNTHESIZED_WIRE_39.CLK
clk => flags_yf.CLK
clk => flags_xf.CLK
clk => DFFE_inst_latch_sf.CLK
clk => DFFE_inst_latch_pf.CLK
clk => DFFE_inst_latch_nf.CLK
clk => flags_hf2~reg0.CLK
clk => DFFE_inst_latch_hf.CLK
clk => DFFE_inst_latch_cf2.CLK
clk => DFFE_inst_latch_cf.CLK
ctl_flags_cf2_sel_shift => sel[0].IN1
ctl_flags_cf2_sel_daa => sel[1].IN1
nhold_clk_wait => SYNTHESIZED_WIRE_27.IN1
nhold_clk_wait => SYNTHESIZED_WIRE_29.IN1
flags_sf <= DFFE_inst_latch_sf.DB_MAX_OUTPUT_PORT_TYPE
flags_zf <= SYNTHESIZED_WIRE_39.DB_MAX_OUTPUT_PORT_TYPE
flags_hf <= SYNTHESIZED_WIRE_23.DB_MAX_OUTPUT_PORT_TYPE
flags_pf <= DFFE_inst_latch_pf.DB_MAX_OUTPUT_PORT_TYPE
flags_cf <= SYNTHESIZED_WIRE_24.DB_MAX_OUTPUT_PORT_TYPE
flags_nf <= DFFE_inst_latch_nf.DB_MAX_OUTPUT_PORT_TYPE
flags_cf_latch <= DFFE_inst_latch_cf.DB_MAX_OUTPUT_PORT_TYPE
flags_hf2 <= flags_hf2~reg0.DB_MAX_OUTPUT_PORT_TYPE
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|alu_flags:alu_flags_|alu_mux_2:b2v_inst_mux_cf
sel1 => SYNTHESIZED_WIRE_1.IN0
sel1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_1.IN1
in0 => SYNTHESIZED_WIRE_2.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu_flags:alu_flags_|alu_mux_4:b2v_inst_mux_cf2
in0 => SYNTHESIZED_WIRE_4.IN1
in1 => SYNTHESIZED_WIRE_7.IN1
in2 => SYNTHESIZED_WIRE_5.IN1
in3 => SYNTHESIZED_WIRE_6.IN1
sel[0] => SYNTHESIZED_WIRE_7.IN0
sel[0] => SYNTHESIZED_WIRE_6.IN0
sel[0] => SYNTHESIZED_WIRE_4.IN0
sel[0] => SYNTHESIZED_WIRE_5.IN0
sel[1] => SYNTHESIZED_WIRE_5.IN1
sel[1] => SYNTHESIZED_WIRE_6.IN1
sel[1] => SYNTHESIZED_WIRE_4.IN1
sel[1] => SYNTHESIZED_WIRE_7.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_
alu_core_R => alu_core_R.IN1
alu_core_V => alu_core_V.IN1
alu_core_S => alu_core_S.IN1
alu_bs_oe => db_high[0].OE
alu_bs_oe => db_high[1].OE
alu_bs_oe => db_high[2].OE
alu_bs_oe => db_high[3].OE
alu_bs_oe => db_low[0].OE
alu_bs_oe => db_low[1].OE
alu_bs_oe => db_low[2].OE
alu_bs_oe => db_low[3].OE
alu_parity_in => SYNTHESIZED_WIRE_32.IN1
alu_oe => db[4].OE
alu_oe => db[5].OE
alu_oe => db[6].OE
alu_oe => db[7].OE
alu_oe => db[0].OE
alu_oe => db[1].OE
alu_oe => db[2].OE
alu_oe => db[3].OE
alu_shift_oe => db_high[0].OE
alu_shift_oe => db_high[1].OE
alu_shift_oe => db_high[2].OE
alu_shift_oe => db_high[3].OE
alu_shift_oe => db_low[0].OE
alu_shift_oe => db_low[1].OE
alu_shift_oe => db_low[2].OE
alu_shift_oe => db_low[3].OE
alu_core_cf_in => alu_core_cf_in.IN1
alu_op2_oe => db_high[0].OE
alu_op2_oe => db_high[1].OE
alu_op2_oe => db_high[2].OE
alu_op2_oe => db_high[3].OE
alu_op2_oe => db_low[0].OE
alu_op2_oe => db_low[1].OE
alu_op2_oe => db_low[2].OE
alu_op2_oe => db_low[3].OE
alu_op1_oe => db_high[0].OE
alu_op1_oe => db_high[1].OE
alu_op1_oe => db_high[2].OE
alu_op1_oe => db_high[3].OE
alu_op1_oe => db_low[0].OE
alu_op1_oe => db_low[1].OE
alu_op1_oe => db_low[2].OE
alu_op1_oe => db_low[3].OE
alu_res_oe => db_high[0].OE
alu_res_oe => db_high[1].OE
alu_res_oe => db_high[2].OE
alu_res_oe => db_high[3].OE
alu_res_oe => db_low[0].OE
alu_res_oe => db_low[1].OE
alu_res_oe => db_low[2].OE
alu_res_oe => db_low[3].OE
alu_op1_sel_low => alu_op1_sel_low.IN1
alu_op1_sel_zero => alu_op1_sel_zero.IN2
alu_op1_sel_bus => alu_op1_sel_bus.IN2
alu_op2_sel_zero => alu_op2_sel_zero.IN2
alu_op2_sel_bus => alu_op2_sel_bus.IN2
alu_op2_sel_lq => alu_op2_sel_lq.IN2
alu_op_low => SYNTHESIZED_WIRE_3[0].IN0
alu_op_low => SYNTHESIZED_WIRE_3[1].IN0
alu_op_low => SYNTHESIZED_WIRE_3[2].IN0
alu_op_low => SYNTHESIZED_WIRE_3[3].IN0
alu_op_low => SYNTHESIZED_WIRE_2[0].IN0
alu_op_low => SYNTHESIZED_WIRE_2[1].IN0
alu_op_low => SYNTHESIZED_WIRE_2[2].IN0
alu_op_low => SYNTHESIZED_WIRE_2[3].IN0
alu_op_low => result_lo[0].ENA
alu_op_low => result_lo[1].ENA
alu_op_low => result_lo[2].ENA
alu_op_low => result_lo[3].ENA
alu_shift_in => alu_shift_in.IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_11[0].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_11[1].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_11[2].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_11[3].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_13[0].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_13[1].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_13[2].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_13[3].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_12[0].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_12[1].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_12[2].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_12[3].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_14[0].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_14[1].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_14[2].IN1
alu_sel_op2_neg => SYNTHESIZED_WIRE_14[3].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_15[0].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_15[1].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_15[2].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_15[3].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_16[0].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_16[1].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_16[2].IN1
alu_sel_op2_high => SYNTHESIZED_WIRE_16[3].IN1
alu_shift_left => alu_shift_left.IN1
alu_shift_right => alu_shift_right.IN1
clk => result_lo[0].CLK
clk => result_lo[1].CLK
clk => result_lo[2].CLK
clk => result_lo[3].CLK
clk => op1_low[0].CLK
clk => op1_low[1].CLK
clk => op1_low[2].CLK
clk => op1_low[3].CLK
clk => op1_high[0].CLK
clk => op1_high[1].CLK
clk => op1_high[2].CLK
clk => op1_high[3].CLK
clk => op2_low[0].CLK
clk => op2_low[1].CLK
clk => op2_low[2].CLK
clk => op2_low[3].CLK
clk => op2_high[0].CLK
clk => op2_high[1].CLK
clk => op2_high[2].CLK
clk => op2_high[3].CLK
bsel[0] => bsel[0].IN1
bsel[1] => bsel[1].IN1
bsel[2] => bsel[2].IN1
alu_zero <= alu_zero.DB_MAX_OUTPUT_PORT_TYPE
alu_parity_out <= alu_parity_out.DB_MAX_OUTPUT_PORT_TYPE
alu_high_eq_9 <= alu_prep_daa:b2v_prep_daa.high_eq_9
alu_high_gt_9 <= alu_prep_daa:b2v_prep_daa.high_gt_9
alu_low_gt_9 <= alu_prep_daa:b2v_prep_daa.low_gt_9
alu_shift_db0 <= alu_shifter_core:b2v_input_shift.shift_db0
alu_shift_db7 <= alu_shifter_core:b2v_input_shift.shift_db7
alu_core_cf_out <= alu_core:b2v_core.cy_out
alu_sf_out <= db_high[3].DB_MAX_OUTPUT_PORT_TYPE
alu_yf_out <= db_high[1].DB_MAX_OUTPUT_PORT_TYPE
alu_xf_out <= db_low[3].DB_MAX_OUTPUT_PORT_TYPE
alu_vf_out <= alu_core:b2v_core.vf_out
db[0] <> alu_shifter_core:b2v_input_shift.db
db[0] <> db[0]
db[1] <> alu_shifter_core:b2v_input_shift.db
db[1] <> db[1]
db[2] <> alu_shifter_core:b2v_input_shift.db
db[2] <> db[2]
db[3] <> alu_shifter_core:b2v_input_shift.db
db[3] <> db[3]
db[4] <> alu_shifter_core:b2v_input_shift.db
db[4] <> db[4]
db[5] <> alu_shifter_core:b2v_input_shift.db
db[5] <> db[5]
db[6] <> alu_shifter_core:b2v_input_shift.db
db[6] <> db[6]
db[7] <> alu_shifter_core:b2v_input_shift.db
db[7] <> db[7]
test_db_high[0] <= db_high[0].DB_MAX_OUTPUT_PORT_TYPE
test_db_high[1] <= db_high[1].DB_MAX_OUTPUT_PORT_TYPE
test_db_high[2] <= db_high[2].DB_MAX_OUTPUT_PORT_TYPE
test_db_high[3] <= db_high[3].DB_MAX_OUTPUT_PORT_TYPE
test_db_low[0] <= db_low[0].DB_MAX_OUTPUT_PORT_TYPE
test_db_low[1] <= db_low[1].DB_MAX_OUTPUT_PORT_TYPE
test_db_low[2] <= db_low[2].DB_MAX_OUTPUT_PORT_TYPE
test_db_low[3] <= db_low[3].DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_core:b2v_core
cy_in => cy_in.IN1
S => S.IN4
V => V.IN4
R => R.IN4
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op1[3] => op1[3].IN1
op2[0] => op2[0].IN1
op2[1] => op2[1].IN1
op2[2] => op2[2].IN1
op2[3] => op2[3].IN1
cy_out <= alu_slice:b2v_alu_slice_bit_3.cy_out
vf_out <= vf_out.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= alu_slice:b2v_alu_slice_bit_0.result
result[1] <= alu_slice:b2v_alu_slice_bit_1.result
result[2] <= alu_slice:b2v_alu_slice_bit_2.result
result[3] <= alu_slice:b2v_alu_slice_bit_3.result


|z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_0
op2 => SYNTHESIZED_WIRE_0.IN0
op2 => SYNTHESIZED_WIRE_4.IN0
op2 => SYNTHESIZED_WIRE_5.IN0
op2 => SYNTHESIZED_WIRE_8.IN0
op1 => SYNTHESIZED_WIRE_0.IN1
op1 => SYNTHESIZED_WIRE_4.IN1
op1 => SYNTHESIZED_WIRE_5.IN1
op1 => SYNTHESIZED_WIRE_8.IN1
cy_in => SYNTHESIZED_WIRE_0.IN1
cy_in => SYNTHESIZED_WIRE_4.IN1
cy_in => SYNTHESIZED_WIRE_7.IN1
R => cy_out.IN1
S => SYNTHESIZED_WIRE_10.IN1
V => SYNTHESIZED_WIRE_1.IN1
cy_out <= cy_out.DB_MAX_OUTPUT_PORT_TYPE
result <= SYNTHESIZED_WIRE_2.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_1
op2 => SYNTHESIZED_WIRE_0.IN0
op2 => SYNTHESIZED_WIRE_4.IN0
op2 => SYNTHESIZED_WIRE_5.IN0
op2 => SYNTHESIZED_WIRE_8.IN0
op1 => SYNTHESIZED_WIRE_0.IN1
op1 => SYNTHESIZED_WIRE_4.IN1
op1 => SYNTHESIZED_WIRE_5.IN1
op1 => SYNTHESIZED_WIRE_8.IN1
cy_in => SYNTHESIZED_WIRE_0.IN1
cy_in => SYNTHESIZED_WIRE_4.IN1
cy_in => SYNTHESIZED_WIRE_7.IN1
R => cy_out.IN1
S => SYNTHESIZED_WIRE_10.IN1
V => SYNTHESIZED_WIRE_1.IN1
cy_out <= cy_out.DB_MAX_OUTPUT_PORT_TYPE
result <= SYNTHESIZED_WIRE_2.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_2
op2 => SYNTHESIZED_WIRE_0.IN0
op2 => SYNTHESIZED_WIRE_4.IN0
op2 => SYNTHESIZED_WIRE_5.IN0
op2 => SYNTHESIZED_WIRE_8.IN0
op1 => SYNTHESIZED_WIRE_0.IN1
op1 => SYNTHESIZED_WIRE_4.IN1
op1 => SYNTHESIZED_WIRE_5.IN1
op1 => SYNTHESIZED_WIRE_8.IN1
cy_in => SYNTHESIZED_WIRE_0.IN1
cy_in => SYNTHESIZED_WIRE_4.IN1
cy_in => SYNTHESIZED_WIRE_7.IN1
R => cy_out.IN1
S => SYNTHESIZED_WIRE_10.IN1
V => SYNTHESIZED_WIRE_1.IN1
cy_out <= cy_out.DB_MAX_OUTPUT_PORT_TYPE
result <= SYNTHESIZED_WIRE_2.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_3
op2 => SYNTHESIZED_WIRE_0.IN0
op2 => SYNTHESIZED_WIRE_4.IN0
op2 => SYNTHESIZED_WIRE_5.IN0
op2 => SYNTHESIZED_WIRE_8.IN0
op1 => SYNTHESIZED_WIRE_0.IN1
op1 => SYNTHESIZED_WIRE_4.IN1
op1 => SYNTHESIZED_WIRE_5.IN1
op1 => SYNTHESIZED_WIRE_8.IN1
cy_in => SYNTHESIZED_WIRE_0.IN1
cy_in => SYNTHESIZED_WIRE_4.IN1
cy_in => SYNTHESIZED_WIRE_7.IN1
R => cy_out.IN1
S => SYNTHESIZED_WIRE_10.IN1
V => SYNTHESIZED_WIRE_1.IN1
cy_out <= cy_out.DB_MAX_OUTPUT_PORT_TYPE
result <= SYNTHESIZED_WIRE_2.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_bit_select:b2v_input_bit_select
bsel[0] => bs_out_high_ALTERA_SYNTHESIZED.IN0
bsel[0] => bs_out_high_ALTERA_SYNTHESIZED.IN0
bsel[0] => bs_out_high_ALTERA_SYNTHESIZED.IN0
bsel[0] => bs_out_high_ALTERA_SYNTHESIZED.IN0
bsel[1] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[1] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[1] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[1] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_high_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_low_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_low_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_low_ALTERA_SYNTHESIZED.IN1
bsel[2] => bs_out_low_ALTERA_SYNTHESIZED.IN1
bs_out_high[0] <= bs_out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_high[1] <= bs_out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_high[2] <= bs_out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_high[3] <= bs_out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_low[0] <= bs_out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_low[1] <= bs_out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_low[2] <= bs_out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
bs_out_low[3] <= bs_out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_shifter_core:b2v_input_shift
shift_in => SYNTHESIZED_WIRE_9.IN0
shift_in => SYNTHESIZED_WIRE_31.IN0
shift_right => SYNTHESIZED_WIRE_10.IN0
shift_right => SYNTHESIZED_WIRE_13.IN0
shift_right => SYNTHESIZED_WIRE_16.IN0
shift_right => SYNTHESIZED_WIRE_19.IN0
shift_right => SYNTHESIZED_WIRE_22.IN0
shift_right => SYNTHESIZED_WIRE_25.IN0
shift_right => SYNTHESIZED_WIRE_28.IN0
shift_right => SYNTHESIZED_WIRE_31.IN1
shift_right => SYNTHESIZED_WIRE_32.IN0
shift_left => SYNTHESIZED_WIRE_9.IN1
shift_left => SYNTHESIZED_WIRE_12.IN0
shift_left => SYNTHESIZED_WIRE_15.IN0
shift_left => SYNTHESIZED_WIRE_18.IN0
shift_left => SYNTHESIZED_WIRE_21.IN0
shift_left => SYNTHESIZED_WIRE_24.IN0
shift_left => SYNTHESIZED_WIRE_27.IN0
shift_left => SYNTHESIZED_WIRE_30.IN0
shift_left => SYNTHESIZED_WIRE_32.IN1
db[0] => SYNTHESIZED_WIRE_8.IN1
db[0] => SYNTHESIZED_WIRE_12.IN1
db[0] => shift_db0.DATAIN
db[1] => SYNTHESIZED_WIRE_10.IN1
db[1] => SYNTHESIZED_WIRE_11.IN1
db[1] => SYNTHESIZED_WIRE_15.IN1
db[2] => SYNTHESIZED_WIRE_13.IN1
db[2] => SYNTHESIZED_WIRE_14.IN1
db[2] => SYNTHESIZED_WIRE_18.IN1
db[3] => SYNTHESIZED_WIRE_16.IN1
db[3] => SYNTHESIZED_WIRE_17.IN1
db[3] => SYNTHESIZED_WIRE_21.IN1
db[4] => SYNTHESIZED_WIRE_19.IN1
db[4] => SYNTHESIZED_WIRE_20.IN1
db[4] => SYNTHESIZED_WIRE_24.IN1
db[5] => SYNTHESIZED_WIRE_22.IN1
db[5] => SYNTHESIZED_WIRE_23.IN1
db[5] => SYNTHESIZED_WIRE_27.IN1
db[6] => SYNTHESIZED_WIRE_25.IN1
db[6] => SYNTHESIZED_WIRE_26.IN1
db[6] => SYNTHESIZED_WIRE_30.IN1
db[7] => SYNTHESIZED_WIRE_28.IN1
db[7] => SYNTHESIZED_WIRE_29.IN1
db[7] => shift_db7.DATAIN
shift_db0 <= db[0].DB_MAX_OUTPUT_PORT_TYPE
shift_db7 <= db[7].DB_MAX_OUTPUT_PORT_TYPE
out_high[0] <= out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_high[1] <= out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_high[2] <= out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_high[3] <= out_high_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_low[0] <= out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_low[1] <= out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_low[2] <= out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out_low[3] <= out_low_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_mux_2z:b2v_op1_latch_mux_high
sel_a => SYNTHESIZED_WIRE_0[0].IN0
sel_a => SYNTHESIZED_WIRE_0[1].IN0
sel_a => SYNTHESIZED_WIRE_0[2].IN0
sel_a => SYNTHESIZED_WIRE_0[3].IN0
sel_a => ena.IN0
sel_zero => ena.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
a[0] => SYNTHESIZED_WIRE_0[0].IN1
a[1] => SYNTHESIZED_WIRE_0[1].IN1
a[2] => SYNTHESIZED_WIRE_0[2].IN1
a[3] => SYNTHESIZED_WIRE_0[3].IN1
ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low
sel_zero => ena.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_a => SYNTHESIZED_WIRE_3[0].IN0
sel_a => SYNTHESIZED_WIRE_3[1].IN0
sel_a => SYNTHESIZED_WIRE_3[2].IN0
sel_a => SYNTHESIZED_WIRE_3[3].IN0
sel_a => ena.IN0
sel_b => ena.IN1
sel_b => SYNTHESIZED_WIRE_2[0].IN0
sel_b => SYNTHESIZED_WIRE_2[1].IN0
sel_b => SYNTHESIZED_WIRE_2[2].IN0
sel_b => SYNTHESIZED_WIRE_2[3].IN0
a[0] => SYNTHESIZED_WIRE_3[0].IN1
a[1] => SYNTHESIZED_WIRE_3[1].IN1
a[2] => SYNTHESIZED_WIRE_3[2].IN1
a[3] => SYNTHESIZED_WIRE_3[3].IN1
b[0] => SYNTHESIZED_WIRE_2[0].IN1
b[1] => SYNTHESIZED_WIRE_2[1].IN1
b[2] => SYNTHESIZED_WIRE_2[2].IN1
b[3] => SYNTHESIZED_WIRE_2[3].IN1
ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_mux_3z:b2v_op2_latch_mux_high
sel_zero => ena.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_a => SYNTHESIZED_WIRE_3[0].IN0
sel_a => SYNTHESIZED_WIRE_3[1].IN0
sel_a => SYNTHESIZED_WIRE_3[2].IN0
sel_a => SYNTHESIZED_WIRE_3[3].IN0
sel_a => ena.IN0
sel_b => ena.IN1
sel_b => SYNTHESIZED_WIRE_2[0].IN0
sel_b => SYNTHESIZED_WIRE_2[1].IN0
sel_b => SYNTHESIZED_WIRE_2[2].IN0
sel_b => SYNTHESIZED_WIRE_2[3].IN0
a[0] => SYNTHESIZED_WIRE_3[0].IN1
a[1] => SYNTHESIZED_WIRE_3[1].IN1
a[2] => SYNTHESIZED_WIRE_3[2].IN1
a[3] => SYNTHESIZED_WIRE_3[3].IN1
b[0] => SYNTHESIZED_WIRE_2[0].IN1
b[1] => SYNTHESIZED_WIRE_2[1].IN1
b[2] => SYNTHESIZED_WIRE_2[2].IN1
b[3] => SYNTHESIZED_WIRE_2[3].IN1
ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_mux_3z:b2v_op2_latch_mux_low
sel_zero => ena.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_zero => Q.IN1
sel_a => SYNTHESIZED_WIRE_3[0].IN0
sel_a => SYNTHESIZED_WIRE_3[1].IN0
sel_a => SYNTHESIZED_WIRE_3[2].IN0
sel_a => SYNTHESIZED_WIRE_3[3].IN0
sel_a => ena.IN0
sel_b => ena.IN1
sel_b => SYNTHESIZED_WIRE_2[0].IN0
sel_b => SYNTHESIZED_WIRE_2[1].IN0
sel_b => SYNTHESIZED_WIRE_2[2].IN0
sel_b => SYNTHESIZED_WIRE_2[3].IN0
a[0] => SYNTHESIZED_WIRE_3[0].IN1
a[1] => SYNTHESIZED_WIRE_3[1].IN1
a[2] => SYNTHESIZED_WIRE_3[2].IN1
a[3] => SYNTHESIZED_WIRE_3[3].IN1
b[0] => SYNTHESIZED_WIRE_2[0].IN1
b[1] => SYNTHESIZED_WIRE_2[1].IN1
b[2] => SYNTHESIZED_WIRE_2[2].IN1
b[3] => SYNTHESIZED_WIRE_2[3].IN1
ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|alu:alu_|alu_prep_daa:b2v_prep_daa
high[0] => high_eq_9.IN0
high[1] => SYNTHESIZED_WIRE_2.IN0
high[1] => high_eq_9.IN1
high[2] => SYNTHESIZED_WIRE_3.IN0
high[2] => high_eq_9.IN1
high[3] => SYNTHESIZED_WIRE_3.IN1
high[3] => SYNTHESIZED_WIRE_2.IN1
high[3] => high_eq_9.IN1
low[0] => ~NO_FANOUT~
low[1] => SYNTHESIZED_WIRE_0.IN0
low[2] => SYNTHESIZED_WIRE_1.IN0
low[3] => SYNTHESIZED_WIRE_1.IN1
low[3] => SYNTHESIZED_WIRE_0.IN1
low_gt_9 <= low_gt_9.DB_MAX_OUTPUT_PORT_TYPE
high_eq_9 <= high_eq_9.DB_MAX_OUTPUT_PORT_TYPE
high_gt_9 <= high_gt_9.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|reg_file:reg_file_
reg_sel_sys_lo => SYNTHESIZED_WIRE_82.IN0
reg_sel_sys_lo => SYNTHESIZED_WIRE_74.IN0
reg_sel_sys_lo => SYNTHESIZED_WIRE_63.IN0
reg_sel_sys_lo => SYNTHESIZED_WIRE_75.IN0
reg_sel_sys_lo => SYNTHESIZED_WIRE_83.IN0
reg_sel_sys_lo => SYNTHESIZED_WIRE_62.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_78.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_71.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_67.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_55.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_59.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_47.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_51.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_70.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_39.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_43.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_31.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_66.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_35.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_54.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_58.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_46.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_50.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_38.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_42.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_30.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_34.IN0
reg_sel_gp_lo => SYNTHESIZED_WIRE_79.IN0
reg_sel_sys_hi => SYNTHESIZED_WIRE_80.IN0
reg_sel_sys_hi => SYNTHESIZED_WIRE_72.IN0
reg_sel_sys_hi => SYNTHESIZED_WIRE_81.IN1
reg_sel_sys_hi => SYNTHESIZED_WIRE_61.IN1
reg_sel_sys_hi => SYNTHESIZED_WIRE_73.IN1
reg_sel_sys_hi => SYNTHESIZED_WIRE_60.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_76.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_68.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_77.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_64.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_69.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_65.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_53.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_52.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_57.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_45.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_49.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_37.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_56.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_41.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_29.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_33.IN1
reg_sel_gp_hi => SYNTHESIZED_WIRE_44.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_48.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_36.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_40.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_28.IN0
reg_sel_gp_hi => SYNTHESIZED_WIRE_32.IN0
reg_sel_ir => SYNTHESIZED_WIRE_63.IN1
reg_sel_ir => SYNTHESIZED_WIRE_61.IN0
reg_sel_ir => SYNTHESIZED_WIRE_62.IN1
reg_sel_ir => SYNTHESIZED_WIRE_60.IN1
reg_sel_pc => SYNTHESIZED_WIRE_74.IN1
reg_sel_pc => SYNTHESIZED_WIRE_72.IN1
reg_sel_pc => SYNTHESIZED_WIRE_75.IN1
reg_sel_pc => SYNTHESIZED_WIRE_73.IN0
ctl_sw_4u => gdfx_temp1[0].OE
ctl_sw_4u => gdfx_temp1[1].OE
ctl_sw_4u => gdfx_temp1[2].OE
ctl_sw_4u => gdfx_temp1[3].OE
ctl_sw_4u => gdfx_temp1[4].OE
ctl_sw_4u => gdfx_temp1[5].OE
ctl_sw_4u => gdfx_temp1[6].OE
ctl_sw_4u => gdfx_temp1[7].OE
ctl_sw_4u => gdfx_temp0[0].OE
ctl_sw_4u => gdfx_temp0[1].OE
ctl_sw_4u => gdfx_temp0[2].OE
ctl_sw_4u => gdfx_temp0[3].OE
ctl_sw_4u => gdfx_temp0[4].OE
ctl_sw_4u => gdfx_temp0[5].OE
ctl_sw_4u => gdfx_temp0[6].OE
ctl_sw_4u => gdfx_temp0[7].OE
reg_sel_wz => SYNTHESIZED_WIRE_82.IN1
reg_sel_wz => SYNTHESIZED_WIRE_80.IN1
reg_sel_wz => SYNTHESIZED_WIRE_81.IN0
reg_sel_wz => SYNTHESIZED_WIRE_83.IN1
reg_sel_sp => SYNTHESIZED_WIRE_78.IN1
reg_sel_sp => SYNTHESIZED_WIRE_76.IN1
reg_sel_sp => SYNTHESIZED_WIRE_77.IN0
reg_sel_sp => SYNTHESIZED_WIRE_79.IN1
reg_sel_iy => SYNTHESIZED_WIRE_71.IN1
reg_sel_iy => SYNTHESIZED_WIRE_70.IN1
reg_sel_iy => SYNTHESIZED_WIRE_68.IN1
reg_sel_iy => SYNTHESIZED_WIRE_69.IN0
reg_sel_ix => SYNTHESIZED_WIRE_67.IN1
reg_sel_ix => SYNTHESIZED_WIRE_66.IN1
reg_sel_ix => SYNTHESIZED_WIRE_64.IN1
reg_sel_ix => SYNTHESIZED_WIRE_65.IN0
reg_sel_hl2 => SYNTHESIZED_WIRE_55.IN1
reg_sel_hl2 => SYNTHESIZED_WIRE_53.IN0
reg_sel_hl2 => SYNTHESIZED_WIRE_54.IN1
reg_sel_hl2 => SYNTHESIZED_WIRE_52.IN1
reg_sel_hl => SYNTHESIZED_WIRE_59.IN1
reg_sel_hl => SYNTHESIZED_WIRE_57.IN0
reg_sel_hl => SYNTHESIZED_WIRE_58.IN1
reg_sel_hl => SYNTHESIZED_WIRE_56.IN1
reg_sel_de2 => SYNTHESIZED_WIRE_47.IN1
reg_sel_de2 => SYNTHESIZED_WIRE_45.IN0
reg_sel_de2 => SYNTHESIZED_WIRE_46.IN1
reg_sel_de2 => SYNTHESIZED_WIRE_44.IN1
reg_sel_de => SYNTHESIZED_WIRE_51.IN1
reg_sel_de => SYNTHESIZED_WIRE_49.IN0
reg_sel_de => SYNTHESIZED_WIRE_50.IN1
reg_sel_de => SYNTHESIZED_WIRE_48.IN1
reg_sel_bc2 => SYNTHESIZED_WIRE_39.IN1
reg_sel_bc2 => SYNTHESIZED_WIRE_37.IN0
reg_sel_bc2 => SYNTHESIZED_WIRE_38.IN1
reg_sel_bc2 => SYNTHESIZED_WIRE_36.IN1
reg_sel_bc => SYNTHESIZED_WIRE_43.IN1
reg_sel_bc => SYNTHESIZED_WIRE_41.IN0
reg_sel_bc => SYNTHESIZED_WIRE_42.IN1
reg_sel_bc => SYNTHESIZED_WIRE_40.IN1
reg_sel_af2 => SYNTHESIZED_WIRE_31.IN1
reg_sel_af2 => SYNTHESIZED_WIRE_29.IN0
reg_sel_af2 => SYNTHESIZED_WIRE_30.IN1
reg_sel_af2 => SYNTHESIZED_WIRE_28.IN1
reg_sel_af => SYNTHESIZED_WIRE_35.IN1
reg_sel_af => SYNTHESIZED_WIRE_33.IN0
reg_sel_af => SYNTHESIZED_WIRE_34.IN1
reg_sel_af => SYNTHESIZED_WIRE_32.IN1
reg_gp_we => SYNTHESIZED_WIRE_71.IN1
reg_gp_we => SYNTHESIZED_WIRE_67.IN1
reg_gp_we => SYNTHESIZED_WIRE_55.IN1
reg_gp_we => SYNTHESIZED_WIRE_59.IN1
reg_gp_we => SYNTHESIZED_WIRE_47.IN1
reg_gp_we => SYNTHESIZED_WIRE_51.IN1
reg_gp_we => SYNTHESIZED_WIRE_39.IN1
reg_gp_we => SYNTHESIZED_WIRE_43.IN1
reg_gp_we => SYNTHESIZED_WIRE_31.IN1
reg_gp_we => SYNTHESIZED_WIRE_77.IN1
reg_gp_we => SYNTHESIZED_WIRE_35.IN1
reg_gp_we => SYNTHESIZED_WIRE_69.IN1
reg_gp_we => SYNTHESIZED_WIRE_65.IN1
reg_gp_we => SYNTHESIZED_WIRE_53.IN1
reg_gp_we => SYNTHESIZED_WIRE_57.IN1
reg_gp_we => SYNTHESIZED_WIRE_45.IN1
reg_gp_we => SYNTHESIZED_WIRE_49.IN1
reg_gp_we => SYNTHESIZED_WIRE_37.IN1
reg_gp_we => SYNTHESIZED_WIRE_41.IN1
reg_gp_we => SYNTHESIZED_WIRE_29.IN1
reg_gp_we => SYNTHESIZED_WIRE_33.IN1
reg_gp_we => SYNTHESIZED_WIRE_79.IN1
reg_gp_we => SYNTHESIZED_WIRE_78.IN1
reg_gp_we => SYNTHESIZED_WIRE_76.IN1
reg_gp_we => SYNTHESIZED_WIRE_70.IN1
reg_gp_we => SYNTHESIZED_WIRE_68.IN1
reg_gp_we => SYNTHESIZED_WIRE_66.IN1
reg_gp_we => SYNTHESIZED_WIRE_64.IN1
reg_gp_we => SYNTHESIZED_WIRE_54.IN1
reg_gp_we => SYNTHESIZED_WIRE_52.IN1
reg_gp_we => SYNTHESIZED_WIRE_58.IN1
reg_gp_we => SYNTHESIZED_WIRE_56.IN1
reg_gp_we => SYNTHESIZED_WIRE_46.IN1
reg_gp_we => SYNTHESIZED_WIRE_44.IN1
reg_gp_we => SYNTHESIZED_WIRE_50.IN1
reg_gp_we => SYNTHESIZED_WIRE_48.IN1
reg_gp_we => SYNTHESIZED_WIRE_38.IN1
reg_gp_we => SYNTHESIZED_WIRE_36.IN1
reg_gp_we => SYNTHESIZED_WIRE_42.IN1
reg_gp_we => SYNTHESIZED_WIRE_40.IN1
reg_gp_we => SYNTHESIZED_WIRE_30.IN1
reg_gp_we => SYNTHESIZED_WIRE_28.IN1
reg_gp_we => SYNTHESIZED_WIRE_34.IN1
reg_gp_we => SYNTHESIZED_WIRE_32.IN1
reg_sys_we_lo => SYNTHESIZED_WIRE_63.IN1
reg_sys_we_lo => SYNTHESIZED_WIRE_75.IN1
reg_sys_we_lo => SYNTHESIZED_WIRE_83.IN1
reg_sys_we_lo => SYNTHESIZED_WIRE_82.IN1
reg_sys_we_lo => SYNTHESIZED_WIRE_74.IN1
reg_sys_we_lo => SYNTHESIZED_WIRE_62.IN1
reg_sys_we_hi => SYNTHESIZED_WIRE_81.IN1
reg_sys_we_hi => SYNTHESIZED_WIRE_61.IN1
reg_sys_we_hi => SYNTHESIZED_WIRE_73.IN1
reg_sys_we_hi => SYNTHESIZED_WIRE_80.IN1
reg_sys_we_hi => SYNTHESIZED_WIRE_72.IN1
reg_sys_we_hi => SYNTHESIZED_WIRE_60.IN1
ctl_reg_in_hi => gdfx_temp1[0].OE
ctl_reg_in_hi => gdfx_temp1[1].OE
ctl_reg_in_hi => gdfx_temp1[2].OE
ctl_reg_in_hi => gdfx_temp1[3].OE
ctl_reg_in_hi => gdfx_temp1[4].OE
ctl_reg_in_hi => gdfx_temp1[5].OE
ctl_reg_in_hi => gdfx_temp1[6].OE
ctl_reg_in_hi => gdfx_temp1[7].OE
ctl_reg_in_lo => gdfx_temp0[0].OE
ctl_reg_in_lo => gdfx_temp0[1].OE
ctl_reg_in_lo => gdfx_temp0[2].OE
ctl_reg_in_lo => gdfx_temp0[3].OE
ctl_reg_in_lo => gdfx_temp0[4].OE
ctl_reg_in_lo => gdfx_temp0[5].OE
ctl_reg_in_lo => gdfx_temp0[6].OE
ctl_reg_in_lo => gdfx_temp0[7].OE
ctl_reg_out_lo => db_lo_ds[0].OE
ctl_reg_out_lo => db_lo_ds[1].OE
ctl_reg_out_lo => db_lo_ds[2].OE
ctl_reg_out_lo => db_lo_ds[3].OE
ctl_reg_out_lo => db_lo_ds[4].OE
ctl_reg_out_lo => db_lo_ds[5].OE
ctl_reg_out_lo => db_lo_ds[6].OE
ctl_reg_out_lo => db_lo_ds[7].OE
ctl_reg_out_hi => db_hi_ds[0].OE
ctl_reg_out_hi => db_hi_ds[1].OE
ctl_reg_out_hi => db_hi_ds[2].OE
ctl_reg_out_hi => db_hi_ds[3].OE
ctl_reg_out_hi => db_hi_ds[4].OE
ctl_reg_out_hi => db_hi_ds[5].OE
ctl_reg_out_hi => db_hi_ds[6].OE
ctl_reg_out_hi => db_hi_ds[7].OE
clk => clk.IN28
reg_sw_4d_lo => db_lo_as[0].OE
reg_sw_4d_lo => db_lo_as[1].OE
reg_sw_4d_lo => db_lo_as[2].OE
reg_sw_4d_lo => db_lo_as[3].OE
reg_sw_4d_lo => db_lo_as[4].OE
reg_sw_4d_lo => db_lo_as[5].OE
reg_sw_4d_lo => db_lo_as[6].OE
reg_sw_4d_lo => db_lo_as[7].OE
reg_sw_4d_hi => db_hi_as[0].OE
reg_sw_4d_hi => db_hi_as[1].OE
reg_sw_4d_hi => db_hi_as[2].OE
reg_sw_4d_hi => db_hi_as[3].OE
reg_sw_4d_hi => db_hi_as[4].OE
reg_sw_4d_hi => db_hi_as[5].OE
reg_sw_4d_hi => db_hi_as[6].OE
reg_sw_4d_hi => db_hi_as[7].OE
db_hi_as[0] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[0] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[0] <> db_hi_as[0]
db_hi_as[1] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[1] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[1] <> db_hi_as[1]
db_hi_as[2] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[2] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[2] <> db_hi_as[2]
db_hi_as[3] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[3] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[3] <> db_hi_as[3]
db_hi_as[4] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[4] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[4] <> db_hi_as[4]
db_hi_as[5] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[5] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[5] <> db_hi_as[5]
db_hi_as[6] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[6] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[6] <> db_hi_as[6]
db_hi_as[7] <> reg_latch:b2v_latch_ir_hi.db
db_hi_as[7] <> reg_latch:b2v_latch_pc_hi.db
db_hi_as[7] <> db_hi_as[7]
db_hi_ds[0] <> db_hi_ds[0]
db_hi_ds[1] <> db_hi_ds[1]
db_hi_ds[2] <> db_hi_ds[2]
db_hi_ds[3] <> db_hi_ds[3]
db_hi_ds[4] <> db_hi_ds[4]
db_hi_ds[5] <> db_hi_ds[5]
db_hi_ds[6] <> db_hi_ds[6]
db_hi_ds[7] <> db_hi_ds[7]
db_lo_as[0] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[0] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[0] <> db_lo_as[0]
db_lo_as[1] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[1] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[1] <> db_lo_as[1]
db_lo_as[2] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[2] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[2] <> db_lo_as[2]
db_lo_as[3] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[3] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[3] <> db_lo_as[3]
db_lo_as[4] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[4] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[4] <> db_lo_as[4]
db_lo_as[5] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[5] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[5] <> db_lo_as[5]
db_lo_as[6] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[6] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[6] <> db_lo_as[6]
db_lo_as[7] <> reg_latch:b2v_latch_ir_lo.db
db_lo_as[7] <> reg_latch:b2v_latch_pc_lo.db
db_lo_as[7] <> db_lo_as[7]
db_lo_ds[0] <> db_lo_ds[0]
db_lo_ds[1] <> db_lo_ds[1]
db_lo_ds[2] <> db_lo_ds[2]
db_lo_ds[3] <> db_lo_ds[3]
db_lo_ds[4] <> db_lo_ds[4]
db_lo_ds[5] <> db_lo_ds[5]
db_lo_ds[6] <> db_lo_ds[6]
db_lo_ds[7] <> db_lo_ds[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc2_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc2_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de2_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de2_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl2_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl2_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ir_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ir_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ix_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ix_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_iy_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_iy_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_pc_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_pc_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_sp_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_sp_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_wz_hi
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_wz_lo
we => latch[0].ENA
we => latch[1].ENA
we => latch[2].ENA
we => latch[3].ENA
we => latch[4].ENA
we => latch[5].ENA
we => latch[6].ENA
we => latch[7].ENA
oe => db[0].OE
oe => db[1].OE
oe => db[2].OE
oe => db[3].OE
oe => db[4].OE
oe => db[5].OE
oe => db[6].OE
oe => db[7].OE
clk => latch[0].CLK
clk => latch[1].CLK
clk => latch[2].CLK
clk => latch[3].CLK
clk => latch[4].CLK
clk => latch[5].CLK
clk => latch[6].CLK
clk => latch[7].CLK
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|reg_control:reg_control_
ctl_reg_exx => bank_exx.IN1
ctl_reg_ex_af => bank_af.IN1
ctl_reg_ex_de_hl => SYNTHESIZED_WIRE_50.IN1
ctl_reg_ex_de_hl => SYNTHESIZED_WIRE_43.IN1
ctl_reg_use_sp => reg_sel_sp.IN1
ctl_reg_use_sp => SYNTHESIZED_WIRE_54.IN1
nreset => bank_exx.ACLR
nreset => bank_af.ACLR
nreset => bank_hl_de2.ACLR
nreset => bank_hl_de1.ACLR
ctl_reg_sel_pc => reg_sel_pc.IN0
ctl_reg_sel_ir => SYNTHESIZED_WIRE_37.IN1
ctl_reg_sel_ir => reg_sel_ir.DATAIN
ctl_reg_sel_wz => reg_sel_wz.DATAIN
ctl_reg_gp_we => reg_gp_we.DATAIN
ctl_reg_not_pc => reg_sel_pc.IN1
use_ixiy => SYNTHESIZED_WIRE_56.IN1
use_ixiy => SYNTHESIZED_WIRE_58.IN1
use_ix => reg_sel_ix.IN1
use_ix => reg_sel_iy.IN1
ctl_reg_sys_we_lo => reg_sys_we_lo_ALTERA_SYNTHESIZED.IN0
ctl_reg_sys_we_hi => reg_sys_we_hi.IN0
ctl_reg_sys_we => reg_sys_we_hi.IN1
ctl_reg_sys_we => reg_sys_we_lo_ALTERA_SYNTHESIZED.IN1
clk => bank_exx.CLK
clk => bank_hl_de1.CLK
clk => bank_hl_de2.CLK
clk => bank_af.CLK
ctl_sw_4d => reg_sw_4d_hi.IN1
ctl_sw_4d => reg_sw_4d_lo.DATAIN
nhold_clk_wait => bank_exx.ENA
nhold_clk_wait => bank_af.ENA
nhold_clk_wait => bank_hl_de2.ENA
nhold_clk_wait => bank_hl_de1.ENA
ctl_reg_gp_hilo[0] => reg_sel_gp_lo.DATAIN
ctl_reg_gp_hilo[1] => reg_sel_gp_hi.DATAIN
ctl_reg_gp_sel[0] => SYNTHESIZED_WIRE_59.IN0
ctl_reg_gp_sel[0] => SYNTHESIZED_WIRE_55.IN0
ctl_reg_gp_sel[0] => SYNTHESIZED_WIRE_61.IN0
ctl_reg_gp_sel[0] => SYNTHESIZED_WIRE_52.IN0
ctl_reg_gp_sel[1] => SYNTHESIZED_WIRE_61.IN1
ctl_reg_gp_sel[1] => SYNTHESIZED_WIRE_55.IN1
ctl_reg_gp_sel[1] => SYNTHESIZED_WIRE_59.IN1
ctl_reg_gp_sel[1] => SYNTHESIZED_WIRE_52.IN1
ctl_reg_sys_hilo[0] => reg_sel_sys_lo.DATAIN
ctl_reg_sys_hilo[1] => SYNTHESIZED_WIRE_37.IN1
ctl_reg_sys_hilo[1] => reg_sel_sys_hi.DATAIN
reg_sel_bc <= reg_sel_bc.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_bc2 <= reg_sel_bc2.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_ix <= reg_sel_ix.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_iy <= reg_sel_iy.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_de <= reg_sel_de.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_hl <= reg_sel_hl.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_de2 <= reg_sel_de2.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_hl2 <= reg_sel_hl2.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_af <= reg_sel_af.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_af2 <= reg_sel_af2.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_wz <= ctl_reg_sel_wz.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_pc <= reg_sel_pc.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_ir <= ctl_reg_sel_ir.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_sp <= reg_sel_sp.DB_MAX_OUTPUT_PORT_TYPE
reg_sel_gp_hi <= ctl_reg_gp_hilo[1].DB_MAX_OUTPUT_PORT_TYPE
reg_sel_gp_lo <= ctl_reg_gp_hilo[0].DB_MAX_OUTPUT_PORT_TYPE
reg_sel_sys_lo <= ctl_reg_sys_hilo[0].DB_MAX_OUTPUT_PORT_TYPE
reg_sel_sys_hi <= ctl_reg_sys_hilo[1].DB_MAX_OUTPUT_PORT_TYPE
reg_gp_we <= ctl_reg_gp_we.DB_MAX_OUTPUT_PORT_TYPE
reg_sys_we_lo <= reg_sys_we_lo_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
reg_sys_we_hi <= reg_sys_we_hi.DB_MAX_OUTPUT_PORT_TYPE
reg_sw_4d_lo <= ctl_sw_4d.DB_MAX_OUTPUT_PORT_TYPE
reg_sw_4d_hi <= reg_sw_4d_hi.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_
ctl_inc_cy => ctl_inc_cy.IN1
ctl_inc_dec => ctl_inc_dec.IN1
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_al_we => Q.OUTPUTSELECT
ctl_inc_limit6 => ctl_inc_limit6.IN1
ctl_bus_inc_oe => abus[0].OE
ctl_bus_inc_oe => abus[1].OE
ctl_bus_inc_oe => abus[2].OE
ctl_bus_inc_oe => abus[3].OE
ctl_bus_inc_oe => abus[4].OE
ctl_bus_inc_oe => abus[5].OE
ctl_bus_inc_oe => abus[6].OE
ctl_bus_inc_oe => abus[7].OE
ctl_bus_inc_oe => abus[8].OE
ctl_bus_inc_oe => abus[9].OE
ctl_bus_inc_oe => abus[10].OE
ctl_bus_inc_oe => abus[11].OE
ctl_bus_inc_oe => abus[12].OE
ctl_bus_inc_oe => abus[13].OE
ctl_bus_inc_oe => abus[14].OE
ctl_bus_inc_oe => abus[15].OE
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
ctl_apin_mux => ctl_apin_mux.IN1
ctl_apin_mux2 => ctl_apin_mux2.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
clrpc => abusz.IN1
nreset => Q[0].ACLR
nreset => Q[1].ACLR
nreset => Q[2].ACLR
nreset => Q[3].ACLR
nreset => Q[4].ACLR
nreset => Q[5].ACLR
nreset => Q[6].ACLR
nreset => Q[7].ACLR
nreset => Q[8].ACLR
nreset => Q[9].ACLR
nreset => Q[10].ACLR
nreset => Q[11].ACLR
nreset => Q[12].ACLR
nreset => Q[13].ACLR
nreset => Q[14].ACLR
nreset => Q[15].ACLR
address_is_1 <= address_is_1.DB_MAX_OUTPUT_PORT_TYPE
abus[0] <> abus[0]
abus[1] <> abus[1]
abus[2] <> abus[2]
abus[3] <> abus[3]
abus[4] <> abus[4]
abus[5] <> abus[5]
abus[6] <> abus[6]
abus[7] <> abus[7]
abus[8] <> abus[8]
abus[9] <> abus[9]
abus[10] <> abus[10]
abus[11] <> abus[11]
abus[12] <> abus[12]
abus[13] <> abus[13]
abus[14] <> abus[14]
abus[15] <> abus[15]
address[0] <= address_mux:b2v_inst7.out
address[1] <= address_mux:b2v_inst7.out
address[2] <= address_mux:b2v_inst7.out
address[3] <= address_mux:b2v_inst7.out
address[4] <= address_mux:b2v_inst7.out
address[5] <= address_mux:b2v_inst7.out
address[6] <= address_mux:b2v_inst7.out
address[7] <= address_mux:b2v_inst7.out
address[8] <= address_mux:b2v_inst7.out
address[9] <= address_mux:b2v_inst7.out
address[10] <= address_mux:b2v_inst7.out
address[11] <= address_mux:b2v_inst7.out
address[12] <= address_mux:b2v_inst7.out
address[13] <= address_mux:b2v_inst7.out
address[14] <= address_mux:b2v_inst7.out
address[15] <= address_mux:b2v_inst7.out


|z80_top_direct_n|address_latch:address_latch_|address_mux:b2v_inst7
select => SYNTHESIZED_WIRE_2[0].IN0
select => SYNTHESIZED_WIRE_2[1].IN0
select => SYNTHESIZED_WIRE_2[2].IN0
select => SYNTHESIZED_WIRE_2[3].IN0
select => SYNTHESIZED_WIRE_2[4].IN0
select => SYNTHESIZED_WIRE_2[5].IN0
select => SYNTHESIZED_WIRE_2[6].IN0
select => SYNTHESIZED_WIRE_2[7].IN0
select => SYNTHESIZED_WIRE_2[8].IN0
select => SYNTHESIZED_WIRE_2[9].IN0
select => SYNTHESIZED_WIRE_2[10].IN0
select => SYNTHESIZED_WIRE_2[11].IN0
select => SYNTHESIZED_WIRE_2[12].IN0
select => SYNTHESIZED_WIRE_2[13].IN0
select => SYNTHESIZED_WIRE_2[14].IN0
select => SYNTHESIZED_WIRE_2[15].IN0
select => SYNTHESIZED_WIRE_1[0].IN0
select => SYNTHESIZED_WIRE_1[1].IN0
select => SYNTHESIZED_WIRE_1[2].IN0
select => SYNTHESIZED_WIRE_1[3].IN0
select => SYNTHESIZED_WIRE_1[4].IN0
select => SYNTHESIZED_WIRE_1[5].IN0
select => SYNTHESIZED_WIRE_1[6].IN0
select => SYNTHESIZED_WIRE_1[7].IN0
select => SYNTHESIZED_WIRE_1[8].IN0
select => SYNTHESIZED_WIRE_1[9].IN0
select => SYNTHESIZED_WIRE_1[10].IN0
select => SYNTHESIZED_WIRE_1[11].IN0
select => SYNTHESIZED_WIRE_1[12].IN0
select => SYNTHESIZED_WIRE_1[13].IN0
select => SYNTHESIZED_WIRE_1[14].IN0
select => SYNTHESIZED_WIRE_1[15].IN0
in0[0] => SYNTHESIZED_WIRE_1[0].IN1
in0[1] => SYNTHESIZED_WIRE_1[1].IN1
in0[2] => SYNTHESIZED_WIRE_1[2].IN1
in0[3] => SYNTHESIZED_WIRE_1[3].IN1
in0[4] => SYNTHESIZED_WIRE_1[4].IN1
in0[5] => SYNTHESIZED_WIRE_1[5].IN1
in0[6] => SYNTHESIZED_WIRE_1[6].IN1
in0[7] => SYNTHESIZED_WIRE_1[7].IN1
in0[8] => SYNTHESIZED_WIRE_1[8].IN1
in0[9] => SYNTHESIZED_WIRE_1[9].IN1
in0[10] => SYNTHESIZED_WIRE_1[10].IN1
in0[11] => SYNTHESIZED_WIRE_1[11].IN1
in0[12] => SYNTHESIZED_WIRE_1[12].IN1
in0[13] => SYNTHESIZED_WIRE_1[13].IN1
in0[14] => SYNTHESIZED_WIRE_1[14].IN1
in0[15] => SYNTHESIZED_WIRE_1[15].IN1
in1[0] => SYNTHESIZED_WIRE_2[0].IN1
in1[1] => SYNTHESIZED_WIRE_2[1].IN1
in1[2] => SYNTHESIZED_WIRE_2[2].IN1
in1[3] => SYNTHESIZED_WIRE_2[3].IN1
in1[4] => SYNTHESIZED_WIRE_2[4].IN1
in1[5] => SYNTHESIZED_WIRE_2[5].IN1
in1[6] => SYNTHESIZED_WIRE_2[6].IN1
in1[7] => SYNTHESIZED_WIRE_2[7].IN1
in1[8] => SYNTHESIZED_WIRE_2[8].IN1
in1[9] => SYNTHESIZED_WIRE_2[9].IN1
in1[10] => SYNTHESIZED_WIRE_2[10].IN1
in1[11] => SYNTHESIZED_WIRE_2[11].IN1
in1[12] => SYNTHESIZED_WIRE_2[12].IN1
in1[13] => SYNTHESIZED_WIRE_2[13].IN1
in1[14] => SYNTHESIZED_WIRE_2[14].IN1
in1[15] => SYNTHESIZED_WIRE_2[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec
carry_in => carry_in.IN1
limit6 => SYNTHESIZED_WIRE_47.IN1
decrement => SYNTHESIZED_WIRE_41.IN0
decrement => SYNTHESIZED_WIRE_40.IN0
decrement => SYNTHESIZED_WIRE_50.IN0
decrement => SYNTHESIZED_WIRE_12.IN0
decrement => SYNTHESIZED_WIRE_52.IN0
decrement => SYNTHESIZED_WIRE_53.IN0
decrement => SYNTHESIZED_WIRE_16.IN0
decrement => SYNTHESIZED_WIRE_42.IN0
decrement => SYNTHESIZED_WIRE_45.IN0
decrement => SYNTHESIZED_WIRE_44.IN0
decrement => SYNTHESIZED_WIRE_43.IN0
decrement => SYNTHESIZED_WIRE_5.IN0
decrement => SYNTHESIZED_WIRE_48.IN0
decrement => SYNTHESIZED_WIRE_46.IN0
decrement => SYNTHESIZED_WIRE_49.IN0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => SYNTHESIZED_WIRE_5.IN1
d[6] => address_ALTERA_SYNTHESIZED.IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => SYNTHESIZED_WIRE_12.IN1
d[11] => address_ALTERA_SYNTHESIZED.IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => SYNTHESIZED_WIRE_16.IN1
d[14] => address_ALTERA_SYNTHESIZED.IN1
d[15] => address_ALTERA_SYNTHESIZED.IN1
address[0] <= inc_dec_2bit:b2v_dual_adder_0.d0_out
address[1] <= inc_dec_2bit:b2v_dual_adder_0.d1_out
address[2] <= inc_dec_2bit:b2v_dual_adder_2.d0_out
address[3] <= inc_dec_2bit:b2v_dual_adder_2.d1_out
address[4] <= inc_dec_2bit:b2v_dual_adder_4.d0_out
address[5] <= inc_dec_2bit:b2v_dual_adder_4.d1_out
address[6] <= address_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= inc_dec_2bit:b2v_dual_adder_7.d0_out
address[8] <= inc_dec_2bit:b2v_dual_adder_7.d1_out
address[9] <= inc_dec_2bit:b2v_dual_adder_9.d0_out
address[10] <= inc_dec_2bit:b2v_dual_adder_9.d1_out
address[11] <= address_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= inc_dec_2bit:b2v_dual_adder_10.d0_out
address[13] <= inc_dec_2bit:b2v_dual_adder_10.d1_out
address[14] <= address_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_0
carry_borrow_in => SYNTHESIZED_WIRE_0.IN0
carry_borrow_in => carry_borrow_out.IN1
carry_borrow_in => d0_out.IN0
d1_in => d1_out.IN1
d0_in => d0_out.IN1
dec1_in => carry_borrow_out.IN0
dec0_in => SYNTHESIZED_WIRE_0.IN1
dec0_in => carry_borrow_out.IN1
carry_borrow_out <= carry_borrow_out.DB_MAX_OUTPUT_PORT_TYPE
d1_out <= d1_out.DB_MAX_OUTPUT_PORT_TYPE
d0_out <= d0_out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_10
carry_borrow_in => SYNTHESIZED_WIRE_0.IN0
carry_borrow_in => carry_borrow_out.IN1
carry_borrow_in => d0_out.IN0
d1_in => d1_out.IN1
d0_in => d0_out.IN1
dec1_in => carry_borrow_out.IN0
dec0_in => SYNTHESIZED_WIRE_0.IN1
dec0_in => carry_borrow_out.IN1
carry_borrow_out <= carry_borrow_out.DB_MAX_OUTPUT_PORT_TYPE
d1_out <= d1_out.DB_MAX_OUTPUT_PORT_TYPE
d0_out <= d0_out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_2
carry_borrow_in => SYNTHESIZED_WIRE_0.IN0
carry_borrow_in => carry_borrow_out.IN1
carry_borrow_in => d0_out.IN0
d1_in => d1_out.IN1
d0_in => d0_out.IN1
dec1_in => carry_borrow_out.IN0
dec0_in => SYNTHESIZED_WIRE_0.IN1
dec0_in => carry_borrow_out.IN1
carry_borrow_out <= carry_borrow_out.DB_MAX_OUTPUT_PORT_TYPE
d1_out <= d1_out.DB_MAX_OUTPUT_PORT_TYPE
d0_out <= d0_out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_4
carry_borrow_in => SYNTHESIZED_WIRE_0.IN0
carry_borrow_in => carry_borrow_out.IN1
carry_borrow_in => d0_out.IN0
d1_in => d1_out.IN1
d0_in => d0_out.IN1
dec1_in => carry_borrow_out.IN0
dec0_in => SYNTHESIZED_WIRE_0.IN1
dec0_in => carry_borrow_out.IN1
carry_borrow_out <= carry_borrow_out.DB_MAX_OUTPUT_PORT_TYPE
d1_out <= d1_out.DB_MAX_OUTPUT_PORT_TYPE
d0_out <= d0_out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_7
carry_borrow_in => SYNTHESIZED_WIRE_0.IN0
carry_borrow_in => carry_borrow_out.IN1
carry_borrow_in => d0_out.IN0
d1_in => d1_out.IN1
d0_in => d0_out.IN1
dec1_in => carry_borrow_out.IN0
dec0_in => SYNTHESIZED_WIRE_0.IN1
dec0_in => carry_borrow_out.IN1
carry_borrow_out <= carry_borrow_out.DB_MAX_OUTPUT_PORT_TYPE
d1_out <= d1_out.DB_MAX_OUTPUT_PORT_TYPE
d0_out <= d0_out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_9
carry_borrow_in => SYNTHESIZED_WIRE_0.IN0
carry_borrow_in => carry_borrow_out.IN1
carry_borrow_in => d0_out.IN0
d1_in => d1_out.IN1
d0_in => d0_out.IN1
dec1_in => carry_borrow_out.IN0
dec0_in => SYNTHESIZED_WIRE_0.IN1
dec0_in => carry_borrow_out.IN1
carry_borrow_out <= carry_borrow_out.DB_MAX_OUTPUT_PORT_TYPE
d1_out <= d1_out.DB_MAX_OUTPUT_PORT_TYPE
d0_out <= d0_out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|address_latch:address_latch_|address_mux:b2v_mux
select => SYNTHESIZED_WIRE_2[0].IN0
select => SYNTHESIZED_WIRE_2[1].IN0
select => SYNTHESIZED_WIRE_2[2].IN0
select => SYNTHESIZED_WIRE_2[3].IN0
select => SYNTHESIZED_WIRE_2[4].IN0
select => SYNTHESIZED_WIRE_2[5].IN0
select => SYNTHESIZED_WIRE_2[6].IN0
select => SYNTHESIZED_WIRE_2[7].IN0
select => SYNTHESIZED_WIRE_2[8].IN0
select => SYNTHESIZED_WIRE_2[9].IN0
select => SYNTHESIZED_WIRE_2[10].IN0
select => SYNTHESIZED_WIRE_2[11].IN0
select => SYNTHESIZED_WIRE_2[12].IN0
select => SYNTHESIZED_WIRE_2[13].IN0
select => SYNTHESIZED_WIRE_2[14].IN0
select => SYNTHESIZED_WIRE_2[15].IN0
select => SYNTHESIZED_WIRE_1[0].IN0
select => SYNTHESIZED_WIRE_1[1].IN0
select => SYNTHESIZED_WIRE_1[2].IN0
select => SYNTHESIZED_WIRE_1[3].IN0
select => SYNTHESIZED_WIRE_1[4].IN0
select => SYNTHESIZED_WIRE_1[5].IN0
select => SYNTHESIZED_WIRE_1[6].IN0
select => SYNTHESIZED_WIRE_1[7].IN0
select => SYNTHESIZED_WIRE_1[8].IN0
select => SYNTHESIZED_WIRE_1[9].IN0
select => SYNTHESIZED_WIRE_1[10].IN0
select => SYNTHESIZED_WIRE_1[11].IN0
select => SYNTHESIZED_WIRE_1[12].IN0
select => SYNTHESIZED_WIRE_1[13].IN0
select => SYNTHESIZED_WIRE_1[14].IN0
select => SYNTHESIZED_WIRE_1[15].IN0
in0[0] => SYNTHESIZED_WIRE_1[0].IN1
in0[1] => SYNTHESIZED_WIRE_1[1].IN1
in0[2] => SYNTHESIZED_WIRE_1[2].IN1
in0[3] => SYNTHESIZED_WIRE_1[3].IN1
in0[4] => SYNTHESIZED_WIRE_1[4].IN1
in0[5] => SYNTHESIZED_WIRE_1[5].IN1
in0[6] => SYNTHESIZED_WIRE_1[6].IN1
in0[7] => SYNTHESIZED_WIRE_1[7].IN1
in0[8] => SYNTHESIZED_WIRE_1[8].IN1
in0[9] => SYNTHESIZED_WIRE_1[9].IN1
in0[10] => SYNTHESIZED_WIRE_1[10].IN1
in0[11] => SYNTHESIZED_WIRE_1[11].IN1
in0[12] => SYNTHESIZED_WIRE_1[12].IN1
in0[13] => SYNTHESIZED_WIRE_1[13].IN1
in0[14] => SYNTHESIZED_WIRE_1[14].IN1
in0[15] => SYNTHESIZED_WIRE_1[15].IN1
in1[0] => SYNTHESIZED_WIRE_2[0].IN1
in1[1] => SYNTHESIZED_WIRE_2[1].IN1
in1[2] => SYNTHESIZED_WIRE_2[2].IN1
in1[3] => SYNTHESIZED_WIRE_2[3].IN1
in1[4] => SYNTHESIZED_WIRE_2[4].IN1
in1[5] => SYNTHESIZED_WIRE_2[5].IN1
in1[6] => SYNTHESIZED_WIRE_2[6].IN1
in1[7] => SYNTHESIZED_WIRE_2[7].IN1
in1[8] => SYNTHESIZED_WIRE_2[8].IN1
in1[9] => SYNTHESIZED_WIRE_2[9].IN1
in1[10] => SYNTHESIZED_WIRE_2[10].IN1
in1[11] => SYNTHESIZED_WIRE_2[11].IN1
in1[12] => SYNTHESIZED_WIRE_2[12].IN1
in1[13] => SYNTHESIZED_WIRE_2[13].IN1
in1[14] => SYNTHESIZED_WIRE_2[14].IN1
in1[15] => SYNTHESIZED_WIRE_2[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|bus_control:bus_control_
ctl_bus_ff_oe => SYNTHESIZED_WIRE_0.IN0
ctl_bus_ff_oe => db[0].DATAIN
ctl_bus_ff_oe => db[1].DATAIN
ctl_bus_ff_oe => db[2].DATAIN
ctl_bus_ff_oe => db[3].DATAIN
ctl_bus_ff_oe => db[4].DATAIN
ctl_bus_ff_oe => db[5].DATAIN
ctl_bus_ff_oe => db[6].DATAIN
ctl_bus_ff_oe => db[7].DATAIN
ctl_bus_zero_oe => SYNTHESIZED_WIRE_0.IN1
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|bus_switch:bus_switch_
ctl_sw_1u => bus_sw_1u.DATAIN
ctl_sw_1d => bus_sw_1d.DATAIN
ctl_sw_2u => bus_sw_2u.DATAIN
ctl_sw_2d => bus_sw_2d.DATAIN
ctl_sw_mask543_en => bus_sw_mask543_en.DATAIN
bus_sw_1u <= ctl_sw_1u.DB_MAX_OUTPUT_PORT_TYPE
bus_sw_1d <= ctl_sw_1d.DB_MAX_OUTPUT_PORT_TYPE
bus_sw_2u <= ctl_sw_2u.DB_MAX_OUTPUT_PORT_TYPE
bus_sw_2d <= ctl_sw_2d.DB_MAX_OUTPUT_PORT_TYPE
bus_sw_mask543_en <= ctl_sw_mask543_en.DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|data_switch:sw2_
sw_up_en => db_up[0].OE
sw_up_en => db_up[1].OE
sw_up_en => db_up[2].OE
sw_up_en => db_up[3].OE
sw_up_en => db_up[4].OE
sw_up_en => db_up[5].OE
sw_up_en => db_up[6].OE
sw_up_en => db_up[7].OE
sw_down_en => db_down[0].OE
sw_down_en => db_down[1].OE
sw_down_en => db_down[2].OE
sw_down_en => db_down[3].OE
sw_down_en => db_down[4].OE
sw_down_en => db_down[5].OE
sw_down_en => db_down[6].OE
sw_down_en => db_down[7].OE
db_down[0] <> db_down[0]
db_down[1] <> db_down[1]
db_down[2] <> db_down[2]
db_down[3] <> db_down[3]
db_down[4] <> db_down[4]
db_down[5] <> db_down[5]
db_down[6] <> db_down[6]
db_down[7] <> db_down[7]
db_up[0] <> db_up[0]
db_up[1] <> db_up[1]
db_up[2] <> db_up[2]
db_up[3] <> db_up[3]
db_up[4] <> db_up[4]
db_up[5] <> db_up[5]
db_up[6] <> db_up[6]
db_up[7] <> db_up[7]


|z80_top_direct_n|data_switch_mask:sw1_
sw_up_en => db_up[0].OE
sw_up_en => db_up[1].OE
sw_up_en => db_up[2].OE
sw_up_en => db_up[3].OE
sw_up_en => db_up[4].OE
sw_up_en => db_up[5].OE
sw_up_en => db_up[6].OE
sw_up_en => db_up[7].OE
sw_down_en => db_down[3].OE
sw_down_en => db_down[4].OE
sw_down_en => db_down[5].OE
sw_down_en => db_down[0].OE
sw_down_en => db_down[1].OE
sw_down_en => db_down[2].OE
sw_down_en => db_down[6].OE
sw_down_en => db_down[7].OE
sw_mask543_en => SYNTHESIZED_WIRE_1[0].IN1
sw_mask543_en => SYNTHESIZED_WIRE_1[1].IN1
sw_mask543_en => SYNTHESIZED_WIRE_2[0].IN1
sw_mask543_en => SYNTHESIZED_WIRE_2[1].IN1
sw_mask543_en => SYNTHESIZED_WIRE_2[2].IN1
db_down[0] <> db_down[0]
db_down[1] <> db_down[1]
db_down[2] <> db_down[2]
db_down[3] <> db_down[3]
db_down[4] <> db_down[4]
db_down[5] <> db_down[5]
db_down[6] <> db_down[6]
db_down[7] <> db_down[7]
db_up[0] <> db_up[0]
db_up[1] <> db_up[1]
db_up[2] <> db_up[2]
db_up[3] <> db_up[3]
db_up[4] <> db_up[4]
db_up[5] <> db_up[5]
db_up[6] <> db_up[6]
db_up[7] <> db_up[7]


|z80_top_direct_n|address_pins:address_pins_
clk => DFFE_apin_latch[0].CLK
clk => DFFE_apin_latch[1].CLK
clk => DFFE_apin_latch[2].CLK
clk => DFFE_apin_latch[3].CLK
clk => DFFE_apin_latch[4].CLK
clk => DFFE_apin_latch[5].CLK
clk => DFFE_apin_latch[6].CLK
clk => DFFE_apin_latch[7].CLK
clk => DFFE_apin_latch[8].CLK
clk => DFFE_apin_latch[9].CLK
clk => DFFE_apin_latch[10].CLK
clk => DFFE_apin_latch[11].CLK
clk => DFFE_apin_latch[12].CLK
clk => DFFE_apin_latch[13].CLK
clk => DFFE_apin_latch[14].CLK
clk => DFFE_apin_latch[15].CLK
bus_ab_pin_we => DFFE_apin_latch[0].ENA
bus_ab_pin_we => DFFE_apin_latch[1].ENA
bus_ab_pin_we => DFFE_apin_latch[2].ENA
bus_ab_pin_we => DFFE_apin_latch[3].ENA
bus_ab_pin_we => DFFE_apin_latch[4].ENA
bus_ab_pin_we => DFFE_apin_latch[5].ENA
bus_ab_pin_we => DFFE_apin_latch[6].ENA
bus_ab_pin_we => DFFE_apin_latch[7].ENA
bus_ab_pin_we => DFFE_apin_latch[8].ENA
bus_ab_pin_we => DFFE_apin_latch[9].ENA
bus_ab_pin_we => DFFE_apin_latch[10].ENA
bus_ab_pin_we => DFFE_apin_latch[11].ENA
bus_ab_pin_we => DFFE_apin_latch[12].ENA
bus_ab_pin_we => DFFE_apin_latch[13].ENA
bus_ab_pin_we => DFFE_apin_latch[14].ENA
bus_ab_pin_we => DFFE_apin_latch[15].ENA
pin_control_oe => abus[0].OE
pin_control_oe => abus[1].OE
pin_control_oe => abus[2].OE
pin_control_oe => abus[3].OE
pin_control_oe => abus[4].OE
pin_control_oe => abus[5].OE
pin_control_oe => abus[6].OE
pin_control_oe => abus[7].OE
pin_control_oe => abus[8].OE
pin_control_oe => abus[9].OE
pin_control_oe => abus[10].OE
pin_control_oe => abus[11].OE
pin_control_oe => abus[12].OE
pin_control_oe => abus[13].OE
pin_control_oe => abus[14].OE
pin_control_oe => abus[15].OE
address[0] => DFFE_apin_latch[0].DATAIN
address[1] => DFFE_apin_latch[1].DATAIN
address[2] => DFFE_apin_latch[2].DATAIN
address[3] => DFFE_apin_latch[3].DATAIN
address[4] => DFFE_apin_latch[4].DATAIN
address[5] => DFFE_apin_latch[5].DATAIN
address[6] => DFFE_apin_latch[6].DATAIN
address[7] => DFFE_apin_latch[7].DATAIN
address[8] => DFFE_apin_latch[8].DATAIN
address[9] => DFFE_apin_latch[9].DATAIN
address[10] => DFFE_apin_latch[10].DATAIN
address[11] => DFFE_apin_latch[11].DATAIN
address[12] => DFFE_apin_latch[12].DATAIN
address[13] => DFFE_apin_latch[13].DATAIN
address[14] => DFFE_apin_latch[14].DATAIN
address[15] => DFFE_apin_latch[15].DATAIN
abus[0] <= abus[0].DB_MAX_OUTPUT_PORT_TYPE
abus[1] <= abus[1].DB_MAX_OUTPUT_PORT_TYPE
abus[2] <= abus[2].DB_MAX_OUTPUT_PORT_TYPE
abus[3] <= abus[3].DB_MAX_OUTPUT_PORT_TYPE
abus[4] <= abus[4].DB_MAX_OUTPUT_PORT_TYPE
abus[5] <= abus[5].DB_MAX_OUTPUT_PORT_TYPE
abus[6] <= abus[6].DB_MAX_OUTPUT_PORT_TYPE
abus[7] <= abus[7].DB_MAX_OUTPUT_PORT_TYPE
abus[8] <= abus[8].DB_MAX_OUTPUT_PORT_TYPE
abus[9] <= abus[9].DB_MAX_OUTPUT_PORT_TYPE
abus[10] <= abus[10].DB_MAX_OUTPUT_PORT_TYPE
abus[11] <= abus[11].DB_MAX_OUTPUT_PORT_TYPE
abus[12] <= abus[12].DB_MAX_OUTPUT_PORT_TYPE
abus[13] <= abus[13].DB_MAX_OUTPUT_PORT_TYPE
abus[14] <= abus[14].DB_MAX_OUTPUT_PORT_TYPE
abus[15] <= abus[15].DB_MAX_OUTPUT_PORT_TYPE


|z80_top_direct_n|data_pins:data_pins_
bus_db_pin_oe => D[0].OE
bus_db_pin_oe => D[1].OE
bus_db_pin_oe => D[2].OE
bus_db_pin_oe => D[3].OE
bus_db_pin_oe => D[4].OE
bus_db_pin_oe => D[5].OE
bus_db_pin_oe => D[6].OE
bus_db_pin_oe => D[7].OE
bus_db_pin_re => SYNTHESIZED_WIRE_3[0].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[1].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[2].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[3].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[4].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[5].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[6].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_3[7].IN1
bus_db_pin_re => SYNTHESIZED_WIRE_2.IN0
ctl_bus_db_we => SYNTHESIZED_WIRE_4[0].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[1].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[2].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[3].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[4].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[5].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[6].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_4[7].IN1
ctl_bus_db_we => SYNTHESIZED_WIRE_2.IN1
clk => dout[0].CLK
clk => dout[1].CLK
clk => dout[2].CLK
clk => dout[3].CLK
clk => dout[4].CLK
clk => dout[5].CLK
clk => dout[6].CLK
clk => dout[7].CLK
ctl_bus_db_oe => db[0].OE
ctl_bus_db_oe => db[1].OE
ctl_bus_db_oe => db[2].OE
ctl_bus_db_oe => db[3].OE
ctl_bus_db_oe => db[4].OE
ctl_bus_db_oe => db[5].OE
ctl_bus_db_oe => db[6].OE
ctl_bus_db_oe => db[7].OE
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
db[0] <> db[0]
db[1] <> db[1]
db[2] <> db[2]
db[3] <> db[3]
db[4] <> db[4]
db[5] <> db[5]
db[6] <> db[6]
db[7] <> db[7]


|z80_top_direct_n|control_pins_n:control_pins_
busack => pin_nBUSACK.DATAIN
CPUCLK => clk.DATAIN
pin_control_oe => pin_nWR.OE
pin_control_oe => pin_nRD.OE
pin_control_oe => pin_nIORQ.OE
pin_control_oe => pin_nMREQ.OE
in_halt => pin_nHALT.DATAIN
pin_nWAIT => mwait.DATAIN
pin_nBUSRQ => busrq.DATAIN
pin_nINT => intr.DATAIN
pin_nNMI => nmi.DATAIN
pin_nRESET => reset_in.DATAIN
nM1_out => pin_nM1.DATAIN
nRFSH_out => pin_nRFSH.DATAIN
nRD_out => pin_nRD.DATAIN
nWR_out => pin_nWR.DATAIN
nIORQ_out => pin_nIORQ.DATAIN
nMREQ_out => pin_nMREQ.DATAIN
nmi <= pin_nNMI.DB_MAX_OUTPUT_PORT_TYPE
busrq <= pin_nBUSRQ.DB_MAX_OUTPUT_PORT_TYPE
clk <= CPUCLK.DB_MAX_OUTPUT_PORT_TYPE
intr <= pin_nINT.DB_MAX_OUTPUT_PORT_TYPE
mwait <= pin_nWAIT.DB_MAX_OUTPUT_PORT_TYPE
reset_in <= pin_nRESET.DB_MAX_OUTPUT_PORT_TYPE
pin_nM1 <= nM1_out.DB_MAX_OUTPUT_PORT_TYPE
pin_nMREQ <= pin_nMREQ.DB_MAX_OUTPUT_PORT_TYPE
pin_nIORQ <= pin_nIORQ.DB_MAX_OUTPUT_PORT_TYPE
pin_nRD <= pin_nRD.DB_MAX_OUTPUT_PORT_TYPE
pin_nWR <= pin_nWR.DB_MAX_OUTPUT_PORT_TYPE
pin_nRFSH <= nRFSH_out.DB_MAX_OUTPUT_PORT_TYPE
pin_nHALT <= in_halt.DB_MAX_OUTPUT_PORT_TYPE
pin_nBUSACK <= busack.DB_MAX_OUTPUT_PORT_TYPE


