block/DBGMCU:
    description: DBGMCU Address block.
    items:
        - name: IDCODE
          byte_offset: 0
          access: Read
          fieldset: IDCODE
        - name: CR
          description: DBGMCU configuration register.
          byte_offset: 4
          fieldset: CR
        - name: APB1LFZR
          description: DBGMCU APB1L peripheral freeze register.
          byte_offset: 8
          fieldset: APB1LFZR
        - name: APB1HFZR
          description: DBGMCU APB1H peripheral freeze register.
          byte_offset: 12
          fieldset: APB1HFZR
        - name: APB2FZR
          description: DBGMCU APB2 peripheral freeze register.
          byte_offset: 16
          fieldset: APB2FZR
        - name: APB3FZR
          description: DBGMCU APB3 peripheral freeze register.
          byte_offset: 20
          fieldset: APB3FZR
        - name: AHB1FZR
          description: DBGMCU AHB1 peripheral freeze register.
          byte_offset: 32
          fieldset: AHB1FZR
        - name: DBGMCU_SR
          description: DBGMCU status register.
          byte_offset: 252
          access: Read
          fieldset: DBGMCU_SR
        - name: DBGMCU_DBG_AUTH_HOST
          description: DBGMCU debug host authentication register.
          byte_offset: 256
          access: Write
          fieldset: DBGMCU_DBG_AUTH_HOST
        - name: DBGMCU_DBG_AUTH_DEVICE
          description: DBGMCU debug device authentication register.
          byte_offset: 260
          access: Read
          fieldset: DBGMCU_DBG_AUTH_DEVICE
        - name: PIDR4
          description: DBGMCU CoreSight peripheral identity register 4.
          byte_offset: 4048
          access: Read
          fieldset: PIDR4
        - name: PIDR0
          description: DBGMCU CoreSight peripheral identity register 0.
          byte_offset: 4064
          access: Read
          fieldset: PIDR0
        - name: PIDR1
          description: DBGMCU CoreSight peripheral identity register 1.
          byte_offset: 4068
          access: Read
          fieldset: PIDR1
        - name: PIDR2
          description: DBGMCU CoreSight peripheral identity register 2.
          byte_offset: 4072
          access: Read
          fieldset: PIDR2
        - name: PIDR3
          description: DBGMCU CoreSight peripheral identity register 3.
          byte_offset: 4076
          access: Read
          fieldset: PIDR3
        - name: CIDR0
          description: DBGMCU CoreSight component identity register 0.
          byte_offset: 4080
          access: Read
          fieldset: CIDR0
        - name: CIDR1
          description: DBGMCU CoreSight component identity register 1.
          byte_offset: 4084
          access: Read
          fieldset: CIDR1
        - name: CIDR2
          description: DBGMCU CoreSight component identity register 2.
          byte_offset: 4088
          access: Read
          fieldset: CIDR2
        - name: CIDR3
          description: DBGMCU CoreSight component identity register 3.
          byte_offset: 4092
          access: Read
          fieldset: CIDR3
fieldset/AHB1FZR:
    description: DBGMCU AHB1 peripheral freeze register.
    fields:
        - name: DBG_GPDMA0_STOP
          description: "None 0: normal operation. GPDMA channel 0 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 0 is frozen while CPU is in debug mode."
          bit_offset: 0
          bit_size: 1
        - name: DBG_GPDMA1_STOP
          description: "None 0: normal operation. GPDMA channel 1 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 1 is frozen while CPU is in debug mode."
          bit_offset: 1
          bit_size: 1
        - name: DBG_GPDMA2_STOP
          description: "None 0: normal operation. GPDMA channel 2 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 2 is frozen while CPU is in debug mode."
          bit_offset: 2
          bit_size: 1
        - name: DBG_GPDMA3_STOP
          description: "None 0: normal operation. GPDMA channel 3 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 3 is frozen while CPU is in debug mode."
          bit_offset: 3
          bit_size: 1
        - name: DBG_GPDMA4_STOP
          description: "None 0: normal operation. GPDMA channel 4 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 4 is frozen while CPU is in debug mode."
          bit_offset: 4
          bit_size: 1
        - name: DBG_GPDMA5_STOP
          description: "None 0: normal operation. GPDMA channel 5 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 5 is frozen while CPU is in debug mode."
          bit_offset: 5
          bit_size: 1
        - name: DBG_GPDMA6_STOP
          description: "None 0: normal operation. GPDMA channel 6 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 6 is frozen while CPU is in debug mode."
          bit_offset: 6
          bit_size: 1
        - name: DBG_GPDMA7_STOP
          description: "None 0: normal operation. GPDMA channel 7 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 7 is frozen while CPU is in debug mode."
          bit_offset: 7
          bit_size: 1
        - name: DBG_GPDMA8_STOP
          description: "None 0: normal operation. GPDMA channel 8 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 8 is frozen while CPU is in debug mode."
          bit_offset: 8
          bit_size: 1
        - name: DBG_GPDMA9_STOP
          description: "None 0: normal operation. GPDMA channel 9 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 9 is frozen while CPU is in debug mode."
          bit_offset: 9
          bit_size: 1
        - name: DBG_GPDMA10_STOP
          description: "None 0: normal operation. GPDMA channel 10 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 10 is frozen while CPU is in debug mode."
          bit_offset: 10
          bit_size: 1
        - name: DBG_GPDMA11_STOP
          description: "None 0: normal operation. GPDMA channel 11 continues to operate while CPU is in debug mode. 1: stop in debug. GPDMA channel 11 is frozen while CPU is in debug mode."
          bit_offset: 11
          bit_size: 1
fieldset/APB1HFZR:
    description: DBGMCU APB1H peripheral freeze register.
    fields:
        - name: DBG_LPTIM2_STOP
          description: "None 0: normal operation. LPTIM2 continues to operate while CPU is in debug mode. 1: stop in debug. LPTIM2 is frozen while CPU is in debug mode."
          bit_offset: 5
          bit_size: 1
fieldset/APB1LFZR:
    description: DBGMCU APB1L peripheral freeze register.
    fields:
        - name: DBG_TIM2_STOP
          description: "None 0: normal operation. TIM2 continues to operate while CPU is in debug mode. 1: stop in debug. TIM2 is frozen while CPU is in debug mode."
          bit_offset: 0
          bit_size: 1
        - name: DBG_TIM3_STOP
          description: "None 0: normal operation. TIM3 continues to operate while CPU is in debug mode. 1: stop in debug. TIM3 is frozen while CPU is in debug mode."
          bit_offset: 1
          bit_size: 1
        - name: DBG_TIM4_STOP
          description: "None 0: normal operation. TIM4 continues to operate while CPU is in debug mode. 1: stop in debug. TIM4 is frozen while CPU is in debug mode."
          bit_offset: 2
          bit_size: 1
        - name: DBG_TIM6_STOP
          description: "None 0: normal operation. TIM6 continues to operate while CPU is in debug mode. 1: stop in debug. TIM6 is frozen while CPU is in debug mode."
          bit_offset: 4
          bit_size: 1
        - name: DBG_TIM7_STOP
          description: "None 0: normal operation. TIM7 continues to operate while CPU is in debug mode. 1: stop in debug. TIM7 is frozen while CPU is in debug mode."
          bit_offset: 5
          bit_size: 1
        - name: DBG_WWDG_STOP
          description: "None 0: normal operation. WWDG continues to operate while CPU is in debug mode. 1: stop in debug. WWDG is frozen while CPU is in debug mode."
          bit_offset: 11
          bit_size: 1
        - name: DBG_IWDG_STOP
          description: "None 0: normal operation. IWDG continues to operate while CPU is in debug mode. 1: stop in debug. IWDG is frozen while CPU is in debug mode."
          bit_offset: 12
          bit_size: 1
        - name: DBG_I2C1_STOP
          description: "None 0: normal operation. I2C1 SMBUS timeout continues to operate while CPU is in debug mode. 1: stop in debug. I2C1 SMBUS timeout is frozen while CPU is in debug mode."
          bit_offset: 21
          bit_size: 1
        - name: DBG_I2C2_STOP
          description: "None 0: normal operation. I2C2 SMBUS timeout continues to operate while CPU is in debug mode. 1: stop in debug. I2C2 SMBUS timeout is frozen while CPU is in debug mode."
          bit_offset: 22
          bit_size: 1
        - name: DBG_I3C1_STOP
          description: "None 0: normal operation. I3C1 timeout continues to operate while CPU is in debug mode. 1: stop in debug. I3C1 timeout is frozen while CPU is in debug mode."
          bit_offset: 23
          bit_size: 1
        - name: DBG_RTC_STOP
          description: "None 0: normal operation. RTC continues to operate while CPU is in debug mode. 1: stop in debug. RTC is frozen while CPU is in debug mode."
          bit_offset: 30
          bit_size: 1
fieldset/APB2FZR:
    description: DBGMCU APB2 peripheral freeze register.
    fields:
        - name: DBG_TIM1_STOP
          description: "None 0: normal operation. TIM1 continues to operate while CPU is in debug mode. 1: stop in debug. TIM1 is frozen while CPU is in debug mode."
          bit_offset: 11
          bit_size: 1
        - name: DBG_TIM15_STOP
          description: "None 0: normal operation. TIM15 continues to operate while CPU is in debug mode. 1: stop in debug. TIM15 is frozen while CPU is in debug mode."
          bit_offset: 16
          bit_size: 1
        - name: DBG_TIM16_STOP
          description: "None 0: normal operation. TIM16 continues to operate while CPU is in debug mode. 1: stop in debug. TIM16 is frozen while CPU is in debug mode."
          bit_offset: 17
          bit_size: 1
        - name: DBG_TIM17_STOP
          description: "None 0: normal operation. TIM17 continues to operate while CPU is in debug mode. 1: stop in debug. TIM17 is frozen while CPU is in debug mode."
          bit_offset: 18
          bit_size: 1
        - name: DBG_I3C2_STOP
          description: "None 0: normal operation. I3C2 timeout continues to operate while CPU is in debug mode. 1: stop in debug. I3C2 timeout is frozen while CPU is in debug mode."
          bit_offset: 27
          bit_size: 1
fieldset/APB3FZR:
    description: DBGMCU APB3 peripheral freeze register.
    fields:
        - name: DBG_I2C3_STOP
          description: "None 0: normal operation. I2C3 continues to operate while CPU is in debug mode. 1: stop in debug. I2C3 is frozen while CPU is in debug mode."
          bit_offset: 10
          bit_size: 1
        - name: DBG_LPTIM1_STOP
          description: "None 0: normal operation. LPTIM1 continues to operate while CPU is in debug mode. 1: stop in debug. LPTIM1 is frozen while CPU is in debug mode."
          bit_offset: 17
          bit_size: 1
        - name: DBG_LPTIM3_STOP
          description: "None 0: normal operation. LPTIM3 continues to operate while CPU is in debug mode. 1: stop in debug. LPTIM3 is frozen while CPU is in debug mode."
          bit_offset: 18
          bit_size: 1
        - name: DBG_LPTIM4_STOP
          description: "None 0: normal operation. LPTIM4 continues to operate while CPU is in debug mode. 1: stop in debug. LPTIM4 is frozen while CPU is in debug mode."
          bit_offset: 19
          bit_size: 1
fieldset/CIDR0:
    description: DBGMCU CoreSight component identity register 0.
    fields:
        - name: PREAMBLE
          description: "None 0x0D: common identification value."
          bit_offset: 0
          bit_size: 8
fieldset/CIDR1:
    description: DBGMCU CoreSight component identity register 1.
    fields:
        - name: PREAMBLE
          description: "None 0x0: common identification value."
          bit_offset: 0
          bit_size: 4
        - name: CLASS
          description: "None 0xF: Non-CoreSight component."
          bit_offset: 4
          bit_size: 4
fieldset/CIDR2:
    description: DBGMCU CoreSight component identity register 2.
    fields:
        - name: PREAMBLE
          description: "None 0x05: common identification value."
          bit_offset: 0
          bit_size: 8
fieldset/CIDR3:
    description: DBGMCU CoreSight component identity register 3.
    fields:
        - name: PREAMBLE
          description: "None 0xB1: common identification value."
          bit_offset: 0
          bit_size: 8
fieldset/CR:
    description: DBGMCU configuration register.
    fields:
        - name: DBG_STOP
          description: "All clocks are disabled automatically in Stop mode. All active clocks and oscillators continue to run during Stop mode, allowing full debug capability. On exit from Stop mode, the clock settings are set to the Stop mode exit state. 0: normal operation 1: automatic clock stop disabled."
          bit_offset: 1
          bit_size: 1
        - name: DBG_STANDBY
          description: "All clocks are disabled and the core powered down automatically in Standby mode. All active clocks and oscillators continue to run during Standby mode, and the core supply is maintained, allowing full debug capability. On exit from Standby mode, a system reset is performed. 0: normal operation 1: automatic clock stop/power down disabled."
          bit_offset: 2
          bit_size: 1
        - name: TRACE_IOEN
          description: "None 0: disabled-trace pins not assigned 1: enabled-trace pins assigned according to the value of TRACE_MODE field."
          bit_offset: 4
          bit_size: 1
        - name: TRACE_EN
          description: "This bit enables the trace port clock, TRACECK. 0: disabled 1: enabled."
          bit_offset: 5
          bit_size: 1
        - name: TRACE_MODE
          description: "None 0x0: trace pins assigned for asynchronous mode (TRACESWO) 0x1: trace pins assigned for synchronous mode with a port width of 1 (TRACECK, TRACED0) 0x2: trace pins assigned for synchronous mode with a port width of 2 ((TRACECK, TRACED0-1) 0x3: trace pins assigned for synchronous mode with a port width of 4 ((TRACECK, TRACED0-3)."
          bit_offset: 6
          bit_size: 2
fieldset/DBGMCU_DBG_AUTH_DEVICE:
    description: DBGMCU debug device authentication register.
    fields:
        - name: AUTH_ID
          description: Device specific ID used for RDP regression.
          bit_offset: 0
          bit_size: 32
fieldset/DBGMCU_DBG_AUTH_HOST:
    description: DBGMCU debug host authentication register.
    fields:
        - name: AUTH_KEY
          description: The device specific 64-bit authentication key (OEM key) must be written to this register (in two successive 32-bit writes, least significant word first) to permit RDP regression. Writing a wrong key locks access to the device and prevent code execution from the Flash memory.
          bit_offset: 0
          bit_size: 32
fieldset/IDCODE:
    description: DBGMCU identity code register.
    fields:
        - name: DEV_ID
          description: "None 0x454: STM32U375/385."
          bit_offset: 0
          bit_size: 12
        - name: REV_ID
          description: "None 0x0001: revision A."
          bit_offset: 16
          bit_size: 16
fieldset/PIDR0:
    description: DBGMCU CoreSight peripheral identity register 0.
    fields:
        - name: PARTNUM
          description: "None 0x00: DBGMCU part number."
          bit_offset: 0
          bit_size: 8
fieldset/PIDR1:
    description: DBGMCU CoreSight peripheral identity register 1.
    fields:
        - name: PARTNUM
          description: "None 0x0: DBGMCU part number."
          bit_offset: 0
          bit_size: 4
        - name: JEP106ID
          description: "None 0x0: STMicroelectronics JEDEC code."
          bit_offset: 4
          bit_size: 4
fieldset/PIDR2:
    description: DBGMCU CoreSight peripheral identity register 2.
    fields:
        - name: JEP106ID
          description: "None 0x2: STMicroelectronics JEDEC code."
          bit_offset: 0
          bit_size: 3
        - name: JEDEC
          description: "None 0x1: designer identification specified by JEDEC."
          bit_offset: 3
          bit_size: 1
        - name: REVISION
          description: "None 0x0: r0p0."
          bit_offset: 4
          bit_size: 4
fieldset/PIDR3:
    description: DBGMCU CoreSight peripheral identity register 3.
    fields:
        - name: CMOD
          description: "None 0x0: no customer modifications."
          bit_offset: 0
          bit_size: 4
        - name: REVAND
          description: "None 0x0: no metal fix."
          bit_offset: 4
          bit_size: 4
fieldset/PIDR4:
    description: DBGMCU CoreSight peripheral identity register 4.
    fields:
        - name: JEP106CON
          description: "None 0x0: STMicroelectronics JEDEC code."
          bit_offset: 0
          bit_size: 4
        - name: SIZE
          description: "None 0x0: The register file occupies a single 4-Kbyte region."
          bit_offset: 4
          bit_size: 4
fieldset/DBGMCU_SR:
    description: DBGMCU status register.
    fields:
        - name: AP_PRESENT
          description: "Bit n=0: APn absent Bit n=1: APn present."
          bit_offset: 0
          bit_size: 16
        - name: AP_ENABLED
          description: "Bit n=0: APn locked Bit n=1: APn enabled."
          bit_offset: 16
          bit_size: 16
