/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [4:0] _01_;
  reg [3:0] _02_;
  reg [16:0] _03_;
  wire [8:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [45:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_19z;
  wire [27:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_23z;
  wire [25:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_53z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [34:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { in_data[18:12], celloutsig_0_3z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { in_data[34:31], celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_6z[3:0];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 17'h00000;
    else _03_ <= celloutsig_0_14z[32:16];
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_68z = celloutsig_0_27z[6] & ~(celloutsig_0_1z[25]);
  assign celloutsig_0_69z = celloutsig_0_53z[2] & ~(celloutsig_0_24z[24]);
  assign celloutsig_1_2z = celloutsig_1_1z[1] & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_7z = in_data[41] & ~(in_data[52]);
  assign celloutsig_1_13z = celloutsig_1_6z[14] & ~(celloutsig_1_11z[21]);
  assign celloutsig_1_18z = in_data[128] & ~(celloutsig_1_2z);
  assign celloutsig_0_12z = in_data[25] & ~(celloutsig_0_3z);
  assign celloutsig_0_2z = celloutsig_0_0z[8] & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_0z = in_data[86:78] * in_data[61:53];
  assign celloutsig_0_53z = celloutsig_0_1z[17:8] * { _03_[10:7], celloutsig_0_44z };
  assign celloutsig_1_0z = in_data[115:111] * in_data[157:153];
  assign celloutsig_1_1z = in_data[174:172] * in_data[151:149];
  assign celloutsig_0_6z = { celloutsig_0_0z[7:5], celloutsig_0_3z, celloutsig_0_2z } * { celloutsig_0_0z[3:0], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:1] * in_data[116:113];
  assign celloutsig_1_5z = in_data[173:161] * { celloutsig_1_1z[1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } * { celloutsig_1_0z[3:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_5z[12:4] * { celloutsig_1_5z[6], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_5z[12:1], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z } * { celloutsig_1_3z[2], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_4z[9:3] * { celloutsig_1_9z[1], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_1_17z = { celloutsig_1_8z[8], celloutsig_1_3z, celloutsig_1_9z } * { celloutsig_1_11z[3], celloutsig_1_13z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_3z, _00_, celloutsig_0_0z } * { _01_[4:3], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[81:54] * { in_data[56:47], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[30:1], celloutsig_0_12z, _01_, _01_, celloutsig_0_6z } * { in_data[88], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_9z[9:6], celloutsig_0_3z } * celloutsig_0_1z[17:13];
  assign celloutsig_0_19z = celloutsig_0_1z[22:20] * celloutsig_0_8z[4:2];
  assign celloutsig_0_20z = { celloutsig_0_10z[14:13], _02_ } * celloutsig_0_1z[27:22];
  assign celloutsig_0_21z = { celloutsig_0_20z[3:2], celloutsig_0_3z } * in_data[78:76];
  assign celloutsig_0_24z = { celloutsig_0_1z[23:6], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_12z } * { celloutsig_0_10z[16:7], celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_27z = { celloutsig_0_15z, celloutsig_0_19z } * celloutsig_0_23z;
  assign celloutsig_0_44z = celloutsig_0_11z[6:1] | celloutsig_0_11z[8:3];
  assign celloutsig_1_4z = in_data[116:103] | { in_data[136:127], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_6z[14:9] | in_data[118:113];
  assign celloutsig_1_9z = celloutsig_1_3z | celloutsig_1_7z[4:1];
  assign celloutsig_1_19z = celloutsig_1_17z[7:0] | { celloutsig_1_4z[13:7], celloutsig_1_13z };
  assign celloutsig_0_8z = { celloutsig_0_6z[3:2], celloutsig_0_2z, celloutsig_0_6z } | celloutsig_0_0z[8:1];
  assign celloutsig_0_9z = { in_data[16:14], _01_, celloutsig_0_8z } | { celloutsig_0_0z[7:1], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_10z[12:7], celloutsig_0_6z } | { celloutsig_0_6z[2:1], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_9z[8:2], celloutsig_0_12z } | { celloutsig_0_10z[15:13], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_3z };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
