# VSCode Settings

## Verilog Extension
Use `-Y .sv -y rtl/ -y rtl/blocks/ sim/prim_sim.v` for Verilog > IVerilog -> Linting -> Arguments.