

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Sun Dec  1 11:18:28 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2705|     2705| 27.050 us | 27.050 us |  2705|  2705|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1   |     2704|     2704|       338|          -|          -|     8|    no    |
        | + GEMM_3D_FLOAT_LOOP_3  |      336|      336|         7|          -|          -|    48|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln236 = icmp eq i4 %i_0, -8" [./layer.h:236]   --->   Operation 12 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:236]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %3, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:241]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %tmp_s to i8" [./layer.h:241]   --->   Operation 18 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_92 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:241]   --->   Operation 19 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i5 %tmp_92 to i8" [./layer.h:241]   --->   Operation 20 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%sub_ln1116 = sub i8 %zext_ln1116, %zext_ln1116_6" [./layer.h:241]   --->   Operation 21 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %sub_ln1116 to i9" [./layer.h:241]   --->   Operation 22 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %sub_ln1116 to i64" [./layer.h:241]   --->   Operation 23 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 24 'getelementptr' 'input_1_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln1116 = or i64 %sext_ln1116_2, 1" [./layer.h:241]   --->   Operation 25 'or' 'or_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_1 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %or_ln1116" [./layer.h:241]   --->   Operation 26 'getelementptr' 'input_1_0_V_addr_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln1116 = add i9 2, %sext_ln1116" [./layer.h:241]   --->   Operation 27 'add' 'add_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i9 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 28 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_2 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_3" [./layer.h:241]   --->   Operation 29 'getelementptr' 'input_1_0_V_addr_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln1116_1 = add i9 3, %sext_ln1116" [./layer.h:241]   --->   Operation 30 'add' 'add_ln1116_1' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i9 %add_ln1116_1 to i64" [./layer.h:241]   --->   Operation 31 'sext' 'sext_ln1116_4' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_3 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_4" [./layer.h:241]   --->   Operation 32 'getelementptr' 'input_1_0_V_addr_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln1116_2 = add i9 4, %sext_ln1116" [./layer.h:241]   --->   Operation 33 'add' 'add_ln1116_2' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i9 %add_ln1116_2 to i64" [./layer.h:241]   --->   Operation 34 'sext' 'sext_ln1116_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_4 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_5" [./layer.h:241]   --->   Operation 35 'getelementptr' 'input_1_0_V_addr_4' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln1116_3 = add i9 5, %sext_ln1116" [./layer.h:241]   --->   Operation 36 'add' 'add_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i9 %add_ln1116_3 to i64" [./layer.h:241]   --->   Operation 37 'sext' 'sext_ln1116_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_5 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_6" [./layer.h:241]   --->   Operation 38 'getelementptr' 'input_1_0_V_addr_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_93 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [./layer.h:241]   --->   Operation 39 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i12 %tmp_93 to i13" [./layer.h:241]   --->   Operation 40 'zext' 'zext_ln1117' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_94 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %i_0, i5 0)" [./layer.h:241]   --->   Operation 41 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i9 %tmp_94 to i13" [./layer.h:241]   --->   Operation 42 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln1117 = add i13 %zext_ln1117, %zext_ln1117_1" [./layer.h:241]   --->   Operation 43 'add' 'add_ln1117' <Predicate = (!icmp_ln236)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i64 %or_ln1116 to i7" [./layer.h:241]   --->   Operation 44 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117, i6 0)" [./layer.h:241]   --->   Operation 45 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1117_1 = trunc i64 %or_ln1116 to i9" [./layer.h:241]   --->   Operation 46 'trunc' 'trunc_ln1117_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln1117_1, i4 0)" [./layer.h:241]   --->   Operation 47 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.67ns)   --->   "%sub_ln1117 = sub i13 %p_shl10_cast, %p_shl11_cast" [./layer.h:241]   --->   Operation 48 'sub' 'sub_ln1117' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1117_2 = trunc i9 %add_ln1116 to i7" [./layer.h:241]   --->   Operation 49 'trunc' 'trunc_ln1117_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_2, i6 0)" [./layer.h:241]   --->   Operation 50 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116, i4 0)" [./layer.h:241]   --->   Operation 51 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%sub_ln1117_1 = sub i13 %p_shl8_cast, %p_shl9_cast" [./layer.h:241]   --->   Operation 52 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1117_3 = trunc i9 %add_ln1116_1 to i7" [./layer.h:241]   --->   Operation 53 'trunc' 'trunc_ln1117_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_3, i6 0)" [./layer.h:241]   --->   Operation 54 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116_1, i4 0)" [./layer.h:241]   --->   Operation 55 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.67ns)   --->   "%sub_ln1117_2 = sub i13 %p_shl6_cast, %p_shl7_cast" [./layer.h:241]   --->   Operation 56 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1117_4 = trunc i9 %add_ln1116_2 to i7" [./layer.h:241]   --->   Operation 57 'trunc' 'trunc_ln1117_4' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_4, i6 0)" [./layer.h:241]   --->   Operation 58 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116_2, i4 0)" [./layer.h:241]   --->   Operation 59 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.67ns)   --->   "%sub_ln1117_3 = sub i13 %p_shl4_cast, %p_shl5_cast" [./layer.h:241]   --->   Operation 60 'sub' 'sub_ln1117_3' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1117_5 = trunc i9 %add_ln1116_3 to i7" [./layer.h:241]   --->   Operation 61 'trunc' 'trunc_ln1117_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_5, i6 0)" [./layer.h:241]   --->   Operation 62 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116_3, i4 0)" [./layer.h:241]   --->   Operation 63 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.67ns)   --->   "%sub_ln1117_4 = sub i13 %p_shl2_cast, %p_shl3_cast" [./layer.h:241]   --->   Operation 64 'sub' 'sub_ln1117_4' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_95 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [./layer.h:239]   --->   Operation 65 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [./layer.h:239]   --->   Operation 66 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_96 to i10" [./layer.h:239]   --->   Operation 67 'zext' 'zext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i10 %tmp_95, %zext_ln203" [./layer.h:239]   --->   Operation 68 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 70 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 71 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.93>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%k_0_0 = phi i6 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0 ]" [./layer.h:238]   --->   Operation 72 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.42ns)   --->   "%icmp_ln238 = icmp eq i6 %k_0_0, -16" [./layer.h:238]   --->   Operation 73 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_486 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 74 'speclooptripcount' 'empty_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln238 = add i6 %k_0_0, 1" [./layer.h:238]   --->   Operation 75 'add' 'add_ln238' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0" [./layer.h:238]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i6 %k_0_0 to i10" [./layer.h:241]   --->   Operation 77 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i6 %k_0_0 to i13" [./layer.h:241]   --->   Operation 78 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.67ns)   --->   "%add_ln1117_1 = add i13 %add_ln1117, %zext_ln1117_3" [./layer.h:241]   --->   Operation 79 'add' 'add_ln1117_1' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i13 %add_ln1117_1 to i64" [./layer.h:241]   --->   Operation 80 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_4" [./layer.h:241]   --->   Operation 81 'getelementptr' 'input_2_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.67ns)   --->   "%add_ln1117_2 = add i13 %sub_ln1117, %zext_ln1117_3" [./layer.h:241]   --->   Operation 82 'add' 'add_ln1117_2' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i13 %add_ln1117_2 to i64" [./layer.h:241]   --->   Operation 83 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_2_V_addr_1 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_5" [./layer.h:241]   --->   Operation 84 'getelementptr' 'input_2_V_addr_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.67ns)   --->   "%add_ln1117_3 = add i13 %sub_ln1117_1, %zext_ln1117_3" [./layer.h:241]   --->   Operation 85 'add' 'add_ln1117_3' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.67ns)   --->   "%add_ln1117_4 = add i13 %sub_ln1117_2, %zext_ln1117_3" [./layer.h:241]   --->   Operation 86 'add' 'add_ln1117_4' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.67ns)   --->   "%add_ln1117_5 = add i13 %sub_ln1117_3, %zext_ln1117_3" [./layer.h:241]   --->   Operation 87 'add' 'add_ln1117_5' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.67ns)   --->   "%add_ln1117_6 = add i13 %sub_ln1117_4, %zext_ln1117_3" [./layer.h:241]   --->   Operation 88 'add' 'add_ln1117_6' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %sub_ln203, %zext_ln1117_2" [./layer.h:239]   --->   Operation 89 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [2/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 90 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 91 'load' 'input_2_V_load' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 92 [2/2] (3.25ns)   --->   "%input_1_0_V_load_1 = load i40* %input_1_0_V_addr_1, align 8" [./layer.h:241]   --->   Operation 92 'load' 'input_1_0_V_load_1' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%input_2_V_load_1 = load i40* %input_2_V_addr_1, align 8" [./layer.h:241]   --->   Operation 93 'load' 'input_2_V_load_1' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 94 'specregionend' 'empty_485' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 95 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i13 %add_ln1117_3 to i64" [./layer.h:241]   --->   Operation 96 'zext' 'zext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%input_2_V_addr_2 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_6" [./layer.h:241]   --->   Operation 97 'getelementptr' 'input_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i13 %add_ln1117_4 to i64" [./layer.h:241]   --->   Operation 98 'zext' 'zext_ln1117_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%input_2_V_addr_3 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_7" [./layer.h:241]   --->   Operation 99 'getelementptr' 'input_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 100 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 101 [1/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 101 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 102 [1/2] (3.25ns)   --->   "%input_1_0_V_load_1 = load i40* %input_1_0_V_addr_1, align 8" [./layer.h:241]   --->   Operation 102 'load' 'input_1_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%input_2_V_load_1 = load i40* %input_2_V_addr_1, align 8" [./layer.h:241]   --->   Operation 103 'load' 'input_2_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%input_1_0_V_load_2 = load i40* %input_1_0_V_addr_2, align 8" [./layer.h:241]   --->   Operation 104 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%input_2_V_load_2 = load i40* %input_2_V_addr_2, align 8" [./layer.h:241]   --->   Operation 105 'load' 'input_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%input_1_0_V_load_3 = load i40* %input_1_0_V_addr_3, align 8" [./layer.h:241]   --->   Operation 106 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%input_2_V_load_3 = load i40* %input_2_V_addr_3, align 8" [./layer.h:241]   --->   Operation 107 'load' 'input_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i13 %add_ln1117_5 to i64" [./layer.h:241]   --->   Operation 108 'zext' 'zext_ln1117_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%input_2_V_addr_4 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_8" [./layer.h:241]   --->   Operation 109 'getelementptr' 'input_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i13 %add_ln1117_6 to i64" [./layer.h:241]   --->   Operation 110 'zext' 'zext_ln1117_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%input_2_V_addr_5 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_9" [./layer.h:241]   --->   Operation 111 'getelementptr' 'input_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i40 %input_1_0_V_load to i56" [./layer.h:241]   --->   Operation 112 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_2_V_load to i56" [./layer.h:241]   --->   Operation 113 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %sext_ln1118, %sext_ln1117" [./layer.h:241]   --->   Operation 114 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_V_load_1 to i56" [./layer.h:241]   --->   Operation 115 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_V_load_1 to i56" [./layer.h:241]   --->   Operation 116 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192_1, %sext_ln1192" [./layer.h:241]   --->   Operation 117 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_97 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118, i32 16, i32 55)" [./layer.h:241]   --->   Operation 118 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%input_1_0_V_load_2 = load i40* %input_1_0_V_addr_2, align 8" [./layer.h:241]   --->   Operation 119 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%input_2_V_load_2 = load i40* %input_2_V_addr_2, align 8" [./layer.h:241]   --->   Operation 120 'load' 'input_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_1_0_V_load_3 = load i40* %input_1_0_V_addr_3, align 8" [./layer.h:241]   --->   Operation 121 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 122 [1/2] (3.25ns)   --->   "%input_2_V_load_3 = load i40* %input_2_V_addr_3, align 8" [./layer.h:241]   --->   Operation 122 'load' 'input_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 123 [2/2] (3.25ns)   --->   "%input_1_0_V_load_4 = load i40* %input_1_0_V_addr_4, align 8" [./layer.h:241]   --->   Operation 123 'load' 'input_1_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%input_2_V_load_4 = load i40* %input_2_V_addr_4, align 8" [./layer.h:241]   --->   Operation 124 'load' 'input_2_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%input_1_0_V_load_5 = load i40* %input_1_0_V_addr_5, align 8" [./layer.h:241]   --->   Operation 125 'load' 'input_1_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%input_2_V_load_5 = load i40* %input_2_V_addr_5, align 8" [./layer.h:241]   --->   Operation 126 'load' 'input_2_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_97, i16 0)" [./layer.h:241]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1192, %shl_ln" [./layer.h:241]   --->   Operation 128 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i40 %input_1_0_V_load_2 to i56" [./layer.h:241]   --->   Operation 129 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i40 %input_2_V_load_2 to i56" [./layer.h:241]   --->   Operation 130 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (8.51ns)   --->   "%mul_ln1192_1 = mul i56 %sext_ln1192_3, %sext_ln1192_2" [./layer.h:241]   --->   Operation 131 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_98 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:241]   --->   Operation 132 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i40 %input_1_0_V_load_3 to i56" [./layer.h:241]   --->   Operation 133 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i40 %input_2_V_load_3 to i56" [./layer.h:241]   --->   Operation 134 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (8.51ns)   --->   "%mul_ln1192_2 = mul i56 %sext_ln1192_5, %sext_ln1192_4" [./layer.h:241]   --->   Operation 135 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%input_1_0_V_load_4 = load i40* %input_1_0_V_addr_4, align 8" [./layer.h:241]   --->   Operation 136 'load' 'input_1_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 137 [1/2] (3.25ns)   --->   "%input_2_V_load_4 = load i40* %input_2_V_addr_4, align 8" [./layer.h:241]   --->   Operation 137 'load' 'input_2_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%input_1_0_V_load_5 = load i40* %input_1_0_V_addr_5, align 8" [./layer.h:241]   --->   Operation 138 'load' 'input_1_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%input_2_V_load_5 = load i40* %input_2_V_addr_5, align 8" [./layer.h:241]   --->   Operation 139 'load' 'input_2_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_98, i16 0)" [./layer.h:241]   --->   Operation 140 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (3.31ns)   --->   "%add_ln1192_2 = add i56 %mul_ln1192_1, %shl_ln728_1" [./layer.h:241]   --->   Operation 141 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_99 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_2, i32 16, i32 55)" [./layer.h:241]   --->   Operation 142 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_99, i16 0)" [./layer.h:241]   --->   Operation 143 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (3.31ns)   --->   "%add_ln1192_3 = add i56 %mul_ln1192_2, %shl_ln728_2" [./layer.h:241]   --->   Operation 144 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i40 %input_1_0_V_load_4 to i56" [./layer.h:241]   --->   Operation 145 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i40 %input_2_V_load_4 to i56" [./layer.h:241]   --->   Operation 146 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (8.51ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_7, %sext_ln1192_6" [./layer.h:241]   --->   Operation 147 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_100 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_3, i32 16, i32 55)" [./layer.h:241]   --->   Operation 148 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i40 %input_1_0_V_load_5 to i56" [./layer.h:241]   --->   Operation 149 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i40 %input_2_V_load_5 to i56" [./layer.h:241]   --->   Operation 150 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (8.51ns)   --->   "%mul_ln1192_4 = mul i56 %sext_ln1192_9, %sext_ln1192_8" [./layer.h:241]   --->   Operation 151 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_100, i16 0)" [./layer.h:241]   --->   Operation 152 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (3.31ns)   --->   "%add_ln1192_4 = add i56 %mul_ln1192_3, %shl_ln728_3" [./layer.h:241]   --->   Operation 153 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_101 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_4, i32 16, i32 55)" [./layer.h:241]   --->   Operation 154 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_101, i16 0)" [./layer.h:241]   --->   Operation 155 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (3.31ns)   --->   "%add_ln1192_5 = add i56 %mul_ln1192_4, %shl_ln728_4" [./layer.h:241]   --->   Operation 156 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_5, i32 16, i32 55)" [./layer.h:241]   --->   Operation 157 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 158 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i10 %add_ln203 to i64" [./layer.h:239]   --->   Operation 159 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [384 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 160 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_s, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln236           (br               ) [ 0111111111]
i_0                (phi              ) [ 0010000000]
icmp_ln236         (icmp             ) [ 0011111111]
empty              (speclooptripcount) [ 0000000000]
i                  (add              ) [ 0111111111]
br_ln236           (br               ) [ 0000000000]
specloopname_ln236 (specloopname     ) [ 0000000000]
tmp_s              (bitconcatenate   ) [ 0000000000]
zext_ln1116        (zext             ) [ 0000000000]
tmp_92             (bitconcatenate   ) [ 0000000000]
zext_ln1116_6      (zext             ) [ 0000000000]
sub_ln1116         (sub              ) [ 0000000000]
sext_ln1116        (sext             ) [ 0000000000]
sext_ln1116_2      (sext             ) [ 0000000000]
input_1_0_V_addr   (getelementptr    ) [ 0001111111]
or_ln1116          (or               ) [ 0000000000]
input_1_0_V_addr_1 (getelementptr    ) [ 0001111111]
add_ln1116         (add              ) [ 0000000000]
sext_ln1116_3      (sext             ) [ 0000000000]
input_1_0_V_addr_2 (getelementptr    ) [ 0001111111]
add_ln1116_1       (add              ) [ 0000000000]
sext_ln1116_4      (sext             ) [ 0000000000]
input_1_0_V_addr_3 (getelementptr    ) [ 0001111111]
add_ln1116_2       (add              ) [ 0000000000]
sext_ln1116_5      (sext             ) [ 0000000000]
input_1_0_V_addr_4 (getelementptr    ) [ 0001111111]
add_ln1116_3       (add              ) [ 0000000000]
sext_ln1116_6      (sext             ) [ 0000000000]
input_1_0_V_addr_5 (getelementptr    ) [ 0001111111]
tmp_93             (bitconcatenate   ) [ 0000000000]
zext_ln1117        (zext             ) [ 0000000000]
tmp_94             (bitconcatenate   ) [ 0000000000]
zext_ln1117_1      (zext             ) [ 0000000000]
add_ln1117         (add              ) [ 0001111111]
trunc_ln1117       (trunc            ) [ 0000000000]
p_shl10_cast       (bitconcatenate   ) [ 0000000000]
trunc_ln1117_1     (trunc            ) [ 0000000000]
p_shl11_cast       (bitconcatenate   ) [ 0000000000]
sub_ln1117         (sub              ) [ 0001111111]
trunc_ln1117_2     (trunc            ) [ 0000000000]
p_shl8_cast        (bitconcatenate   ) [ 0000000000]
p_shl9_cast        (bitconcatenate   ) [ 0000000000]
sub_ln1117_1       (sub              ) [ 0001111111]
trunc_ln1117_3     (trunc            ) [ 0000000000]
p_shl6_cast        (bitconcatenate   ) [ 0000000000]
p_shl7_cast        (bitconcatenate   ) [ 0000000000]
sub_ln1117_2       (sub              ) [ 0001111111]
trunc_ln1117_4     (trunc            ) [ 0000000000]
p_shl4_cast        (bitconcatenate   ) [ 0000000000]
p_shl5_cast        (bitconcatenate   ) [ 0000000000]
sub_ln1117_3       (sub              ) [ 0001111111]
trunc_ln1117_5     (trunc            ) [ 0000000000]
p_shl2_cast        (bitconcatenate   ) [ 0000000000]
p_shl3_cast        (bitconcatenate   ) [ 0000000000]
sub_ln1117_4       (sub              ) [ 0001111111]
tmp_95             (bitconcatenate   ) [ 0000000000]
tmp_96             (bitconcatenate   ) [ 0000000000]
zext_ln203         (zext             ) [ 0000000000]
sub_ln203          (sub              ) [ 0001111111]
tmp                (specregionbegin  ) [ 0001111111]
br_ln238           (br               ) [ 0011111111]
ret_ln245          (ret              ) [ 0000000000]
k_0_0              (phi              ) [ 0001000000]
icmp_ln238         (icmp             ) [ 0011111111]
empty_486          (speclooptripcount) [ 0000000000]
add_ln238          (add              ) [ 0011111111]
br_ln238           (br               ) [ 0000000000]
zext_ln1117_2      (zext             ) [ 0000000000]
zext_ln1117_3      (zext             ) [ 0000000000]
add_ln1117_1       (add              ) [ 0000000000]
zext_ln1117_4      (zext             ) [ 0000000000]
input_2_V_addr     (getelementptr    ) [ 0000100000]
add_ln1117_2       (add              ) [ 0000000000]
zext_ln1117_5      (zext             ) [ 0000000000]
input_2_V_addr_1   (getelementptr    ) [ 0000100000]
add_ln1117_3       (add              ) [ 0000100000]
add_ln1117_4       (add              ) [ 0000100000]
add_ln1117_5       (add              ) [ 0000110000]
add_ln1117_6       (add              ) [ 0000110000]
add_ln203          (add              ) [ 0000111111]
empty_485          (specregionend    ) [ 0000000000]
br_ln236           (br               ) [ 0111111111]
zext_ln1117_6      (zext             ) [ 0000000000]
input_2_V_addr_2   (getelementptr    ) [ 0000010000]
zext_ln1117_7      (zext             ) [ 0000000000]
input_2_V_addr_3   (getelementptr    ) [ 0000010000]
input_1_0_V_load   (load             ) [ 0000010000]
input_2_V_load     (load             ) [ 0000010000]
input_1_0_V_load_1 (load             ) [ 0000010000]
input_2_V_load_1   (load             ) [ 0000010000]
zext_ln1117_8      (zext             ) [ 0000000000]
input_2_V_addr_4   (getelementptr    ) [ 0000001000]
zext_ln1117_9      (zext             ) [ 0000000000]
input_2_V_addr_5   (getelementptr    ) [ 0000001000]
sext_ln1117        (sext             ) [ 0000000000]
sext_ln1118        (sext             ) [ 0000000000]
mul_ln1118         (mul              ) [ 0000000000]
sext_ln1192        (sext             ) [ 0000000000]
sext_ln1192_1      (sext             ) [ 0000000000]
mul_ln1192         (mul              ) [ 0000001000]
tmp_97             (partselect       ) [ 0000001000]
input_1_0_V_load_2 (load             ) [ 0000001000]
input_2_V_load_2   (load             ) [ 0000001000]
input_1_0_V_load_3 (load             ) [ 0000001000]
input_2_V_load_3   (load             ) [ 0000001000]
shl_ln             (bitconcatenate   ) [ 0000000000]
add_ln1192         (add              ) [ 0000000000]
sext_ln1192_2      (sext             ) [ 0000000000]
sext_ln1192_3      (sext             ) [ 0000000000]
mul_ln1192_1       (mul              ) [ 0000000100]
tmp_98             (partselect       ) [ 0000000100]
sext_ln1192_4      (sext             ) [ 0000000000]
sext_ln1192_5      (sext             ) [ 0000000000]
mul_ln1192_2       (mul              ) [ 0000000100]
input_1_0_V_load_4 (load             ) [ 0000000100]
input_2_V_load_4   (load             ) [ 0000000100]
input_1_0_V_load_5 (load             ) [ 0000000100]
input_2_V_load_5   (load             ) [ 0000000100]
shl_ln728_1        (bitconcatenate   ) [ 0000000000]
add_ln1192_2       (add              ) [ 0000000000]
tmp_99             (partselect       ) [ 0000000000]
shl_ln728_2        (bitconcatenate   ) [ 0000000000]
add_ln1192_3       (add              ) [ 0000000000]
sext_ln1192_6      (sext             ) [ 0000000000]
sext_ln1192_7      (sext             ) [ 0000000000]
mul_ln1192_3       (mul              ) [ 0000000010]
tmp_100            (partselect       ) [ 0000000010]
sext_ln1192_8      (sext             ) [ 0000000000]
sext_ln1192_9      (sext             ) [ 0000000000]
mul_ln1192_4       (mul              ) [ 0000000010]
shl_ln728_3        (bitconcatenate   ) [ 0000000000]
add_ln1192_4       (add              ) [ 0000000000]
tmp_101            (partselect       ) [ 0000000000]
shl_ln728_4        (bitconcatenate   ) [ 0000000000]
add_ln1192_5       (add              ) [ 0000000000]
trunc_ln708_s      (partselect       ) [ 0000000001]
specloopname_ln238 (specloopname     ) [ 0000000000]
sext_ln203         (sext             ) [ 0000000000]
output_0_V_addr    (getelementptr    ) [ 0000000000]
store_ln241        (store            ) [ 0000000000]
br_ln238           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="input_1_0_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="40" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_1_0_V_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="40" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_1_0_V_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="40" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_2/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_1_0_V_addr_3_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="40" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_1_0_V_addr_4_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="40" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="9" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_4/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_1_0_V_addr_5_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="40" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_5/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_2_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="40" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_2_V_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="40" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="13" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="1"/>
<pin id="140" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="1"/>
<pin id="149" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="40" slack="1"/>
<pin id="152" dir="1" index="7" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_V_load/3 input_1_0_V_load_1/3 input_1_0_V_load_2/4 input_1_0_V_load_3/4 input_1_0_V_load_4/5 input_1_0_V_load_5/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="154" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="40" slack="1"/>
<pin id="156" dir="1" index="7" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/3 input_2_V_load_1/3 input_2_V_load_2/4 input_2_V_load_3/4 input_2_V_load_4/5 input_2_V_load_5/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_2_V_addr_2_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_2/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_2_V_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="40" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_3/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_2_V_addr_4_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="40" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="13" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_4/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="input_2_V_addr_5_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="40" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="13" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_5/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="output_0_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="40" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln241_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="40" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/9 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="k_0_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_0_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="40" slack="1"/>
<pin id="227" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load input_1_0_V_load_2 input_1_0_V_load_4 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="40" slack="1"/>
<pin id="231" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load input_2_V_load_2 input_2_V_load_4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="40" slack="1"/>
<pin id="235" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load_1 input_1_0_V_load_3 input_1_0_V_load_5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="40" slack="1"/>
<pin id="239" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load_1 input_2_V_load_3 input_2_V_load_5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln236_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln1116_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_92_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_92/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln1116_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln1116_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln1116_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1116_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln1116_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1116/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln1116_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln1116_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln1116_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln1116_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln1116_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln1116_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln1116_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_3/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln1116_6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_93_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln1117_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_94_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln1117_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln1117_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="9" slack="0"/>
<pin id="370" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln1117_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_shl10_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="0" index="1" bw="7" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln1117_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_shl11_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln1117_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="0"/>
<pin id="399" dir="0" index="1" bw="13" slack="0"/>
<pin id="400" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln1117_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_shl8_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl9_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln1117_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="0" index="1" bw="13" slack="0"/>
<pin id="426" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln1117_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_3/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_shl6_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_shl7_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln1117_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="0"/>
<pin id="451" dir="0" index="1" bw="13" slack="0"/>
<pin id="452" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln1117_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_4/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_shl4_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="0" index="1" bw="7" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_shl5_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="13" slack="0"/>
<pin id="469" dir="0" index="1" bw="9" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln1117_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="13" slack="0"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln1117_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_5/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_shl2_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_shl3_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sub_ln1117_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="0"/>
<pin id="503" dir="0" index="1" bw="13" slack="0"/>
<pin id="504" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_4/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_95_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_96_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln203_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sub_ln203_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln238_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln238_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln1117_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln1117_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln1117_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="1"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln1117_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln1117_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="1"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln1117_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln1117_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="1"/>
<pin id="575" dir="0" index="1" bw="6" slack="0"/>
<pin id="576" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_3/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln1117_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="13" slack="1"/>
<pin id="580" dir="0" index="1" bw="6" slack="0"/>
<pin id="581" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_4/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln1117_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="1"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_5/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln1117_6_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="1"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_6/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln203_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="1"/>
<pin id="595" dir="0" index="1" bw="6" slack="0"/>
<pin id="596" dir="1" index="2" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln1117_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_6/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1117_7_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="13" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_7/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln1117_8_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="2"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_8/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln1117_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="13" slack="2"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_9/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln1117_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="40" slack="1"/>
<pin id="616" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln1118_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="40" slack="1"/>
<pin id="620" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="mul_ln1118_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="40" slack="0"/>
<pin id="624" dir="0" index="1" bw="40" slack="0"/>
<pin id="625" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln1192_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="40" slack="1"/>
<pin id="630" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln1192_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="40" slack="1"/>
<pin id="634" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="mul_ln1192_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="40" slack="0"/>
<pin id="638" dir="0" index="1" bw="40" slack="0"/>
<pin id="639" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_97_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="40" slack="0"/>
<pin id="644" dir="0" index="1" bw="56" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="shl_ln_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="56" slack="0"/>
<pin id="654" dir="0" index="1" bw="40" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln1192_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="56" slack="1"/>
<pin id="661" dir="0" index="1" bw="56" slack="0"/>
<pin id="662" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln1192_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="40" slack="1"/>
<pin id="666" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln1192_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="40" slack="1"/>
<pin id="670" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="mul_ln1192_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="40" slack="0"/>
<pin id="674" dir="0" index="1" bw="40" slack="0"/>
<pin id="675" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_98_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="40" slack="0"/>
<pin id="680" dir="0" index="1" bw="56" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="0" index="3" bw="7" slack="0"/>
<pin id="683" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln1192_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="40" slack="1"/>
<pin id="690" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln1192_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="40" slack="1"/>
<pin id="694" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="mul_ln1192_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="40" slack="0"/>
<pin id="698" dir="0" index="1" bw="40" slack="0"/>
<pin id="699" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="shl_ln728_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="56" slack="0"/>
<pin id="704" dir="0" index="1" bw="40" slack="1"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln1192_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="56" slack="1"/>
<pin id="711" dir="0" index="1" bw="56" slack="0"/>
<pin id="712" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_99_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="40" slack="0"/>
<pin id="716" dir="0" index="1" bw="56" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="0" index="3" bw="7" slack="0"/>
<pin id="719" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="shl_ln728_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="56" slack="0"/>
<pin id="726" dir="0" index="1" bw="40" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln1192_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="56" slack="1"/>
<pin id="734" dir="0" index="1" bw="56" slack="0"/>
<pin id="735" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln1192_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="40" slack="1"/>
<pin id="739" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1192_7_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="40" slack="1"/>
<pin id="743" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="mul_ln1192_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="40" slack="0"/>
<pin id="747" dir="0" index="1" bw="40" slack="0"/>
<pin id="748" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_100_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="40" slack="0"/>
<pin id="753" dir="0" index="1" bw="56" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln1192_8_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="40" slack="1"/>
<pin id="763" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln1192_9_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="40" slack="1"/>
<pin id="767" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="mul_ln1192_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="40" slack="0"/>
<pin id="771" dir="0" index="1" bw="40" slack="0"/>
<pin id="772" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="shl_ln728_3_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="56" slack="0"/>
<pin id="777" dir="0" index="1" bw="40" slack="1"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln1192_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="56" slack="1"/>
<pin id="784" dir="0" index="1" bw="56" slack="0"/>
<pin id="785" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_101_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="40" slack="0"/>
<pin id="789" dir="0" index="1" bw="56" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="shl_ln728_4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="56" slack="0"/>
<pin id="799" dir="0" index="1" bw="40" slack="0"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln1192_5_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="56" slack="1"/>
<pin id="807" dir="0" index="1" bw="56" slack="0"/>
<pin id="808" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln708_s_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="40" slack="0"/>
<pin id="812" dir="0" index="1" bw="56" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="7" slack="0"/>
<pin id="815" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln203_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="6"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/9 "/>
</bind>
</comp>

<comp id="827" class="1005" name="i_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="0"/>
<pin id="829" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="832" class="1005" name="input_1_0_V_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="1"/>
<pin id="834" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="input_1_0_V_addr_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="6" slack="1"/>
<pin id="839" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="input_1_0_V_addr_2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="2"/>
<pin id="844" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_2 "/>
</bind>
</comp>

<comp id="847" class="1005" name="input_1_0_V_addr_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="2"/>
<pin id="849" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="input_1_0_V_addr_4_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="3"/>
<pin id="854" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_4 "/>
</bind>
</comp>

<comp id="857" class="1005" name="input_1_0_V_addr_5_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="3"/>
<pin id="859" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_5 "/>
</bind>
</comp>

<comp id="862" class="1005" name="add_ln1117_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="1"/>
<pin id="864" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117 "/>
</bind>
</comp>

<comp id="867" class="1005" name="sub_ln1117_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="13" slack="1"/>
<pin id="869" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="872" class="1005" name="sub_ln1117_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="13" slack="1"/>
<pin id="874" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="sub_ln1117_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="13" slack="1"/>
<pin id="879" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="sub_ln1117_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="13" slack="1"/>
<pin id="884" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117_3 "/>
</bind>
</comp>

<comp id="887" class="1005" name="sub_ln1117_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="13" slack="1"/>
<pin id="889" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sub_ln203_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="1"/>
<pin id="894" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln238_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="6" slack="0"/>
<pin id="902" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln238 "/>
</bind>
</comp>

<comp id="905" class="1005" name="input_2_V_addr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="12" slack="1"/>
<pin id="907" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="910" class="1005" name="input_2_V_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="12" slack="1"/>
<pin id="912" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="add_ln1117_3_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="13" slack="1"/>
<pin id="917" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117_3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln1117_4_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="13" slack="1"/>
<pin id="922" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117_4 "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln1117_5_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="13" slack="2"/>
<pin id="927" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1117_5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="add_ln1117_6_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="13" slack="2"/>
<pin id="932" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1117_6 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln203_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="6"/>
<pin id="937" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="940" class="1005" name="input_2_V_addr_2_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="12" slack="1"/>
<pin id="942" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="input_2_V_addr_3_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="1"/>
<pin id="947" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_2_V_addr_4_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="12" slack="1"/>
<pin id="952" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_4 "/>
</bind>
</comp>

<comp id="955" class="1005" name="input_2_V_addr_5_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="1"/>
<pin id="957" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_5 "/>
</bind>
</comp>

<comp id="960" class="1005" name="mul_ln1192_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="56" slack="1"/>
<pin id="962" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_97_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="40" slack="1"/>
<pin id="967" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="970" class="1005" name="mul_ln1192_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="56" slack="1"/>
<pin id="972" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_98_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="40" slack="1"/>
<pin id="977" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="980" class="1005" name="mul_ln1192_2_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="56" slack="1"/>
<pin id="982" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="985" class="1005" name="mul_ln1192_3_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="56" slack="1"/>
<pin id="987" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="990" class="1005" name="tmp_100_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="40" slack="1"/>
<pin id="992" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="995" class="1005" name="mul_ln1192_4_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="56" slack="1"/>
<pin id="997" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="trunc_ln708_s_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="40" slack="1"/>
<pin id="1002" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="148"><net_src comp="124" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="131" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="158" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="174" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="138" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="143" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="138" pin="7"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="143" pin="7"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="207" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="207" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="207" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="207" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="261" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="89" pin=2"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="283" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="283" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="283" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="283" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="207" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="207" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="351" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="292" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="292" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="6" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="377" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="389" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="299" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="299" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="407" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="310" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="50" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="310" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="6" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="433" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="321" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="48" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="321" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="6" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="459" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="332" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="48" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="52" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="332" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="6" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="485" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="493" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="54" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="207" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="207" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="6" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="218" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="62" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="218" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="66" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="218" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="218" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="567"><net_src comp="549" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="577"><net_src comp="549" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="549" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="549" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="549" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="545" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="609"><net_src comp="606" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="617"><net_src comp="225" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="229" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="614" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="233" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="237" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="628" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="70" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="622" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="72" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="74" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="657"><net_src comp="76" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="78" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="225" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="229" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="664" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="70" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="659" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="72" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="691"><net_src comp="233" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="237" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="688" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="76" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="78" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="70" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="709" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="72" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="74" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="729"><net_src comp="76" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="714" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="78" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="724" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="225" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="229" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="737" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="70" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="732" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="72" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="74" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="233" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="237" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="761" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="76" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="78" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="70" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="782" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="72" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="74" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="802"><net_src comp="76" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="787" pin="4"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="78" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="797" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="70" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="805" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="72" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="74" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="820" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="830"><net_src comp="247" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="835"><net_src comp="82" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="840"><net_src comp="89" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="845"><net_src comp="96" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="850"><net_src comp="103" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="855"><net_src comp="110" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="860"><net_src comp="117" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="865"><net_src comp="367" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="870"><net_src comp="397" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="875"><net_src comp="423" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="880"><net_src comp="449" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="885"><net_src comp="475" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="890"><net_src comp="501" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="895"><net_src comp="527" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="903"><net_src comp="539" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="908"><net_src comp="124" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="913"><net_src comp="131" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="918"><net_src comp="573" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="923"><net_src comp="578" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="928"><net_src comp="583" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="933"><net_src comp="588" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="938"><net_src comp="593" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="943"><net_src comp="158" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="948"><net_src comp="165" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="953"><net_src comp="174" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="958"><net_src comp="181" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="963"><net_src comp="636" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="968"><net_src comp="642" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="973"><net_src comp="672" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="978"><net_src comp="678" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="983"><net_src comp="696" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="988"><net_src comp="745" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="993"><net_src comp="751" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="998"><net_src comp="769" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1003"><net_src comp="810" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="197" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {9 }
 - Input state : 
	Port: GEMM_3D_float : input_1_0_V | {3 4 5 6 }
	Port: GEMM_3D_float : input_2_V | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln236 : 1
		i : 1
		br_ln236 : 2
		tmp_s : 1
		zext_ln1116 : 2
		tmp_92 : 1
		zext_ln1116_6 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		sext_ln1116_2 : 4
		input_1_0_V_addr : 5
		or_ln1116 : 5
		input_1_0_V_addr_1 : 5
		add_ln1116 : 5
		sext_ln1116_3 : 6
		input_1_0_V_addr_2 : 7
		add_ln1116_1 : 5
		sext_ln1116_4 : 6
		input_1_0_V_addr_3 : 7
		add_ln1116_2 : 5
		sext_ln1116_5 : 6
		input_1_0_V_addr_4 : 7
		add_ln1116_3 : 5
		sext_ln1116_6 : 6
		input_1_0_V_addr_5 : 7
		tmp_93 : 1
		zext_ln1117 : 2
		tmp_94 : 1
		zext_ln1117_1 : 2
		add_ln1117 : 3
		trunc_ln1117 : 5
		p_shl10_cast : 6
		trunc_ln1117_1 : 5
		p_shl11_cast : 6
		sub_ln1117 : 7
		trunc_ln1117_2 : 6
		p_shl8_cast : 7
		p_shl9_cast : 6
		sub_ln1117_1 : 8
		trunc_ln1117_3 : 6
		p_shl6_cast : 7
		p_shl7_cast : 6
		sub_ln1117_2 : 8
		trunc_ln1117_4 : 6
		p_shl4_cast : 7
		p_shl5_cast : 6
		sub_ln1117_3 : 8
		trunc_ln1117_5 : 6
		p_shl2_cast : 7
		p_shl3_cast : 6
		sub_ln1117_4 : 8
		tmp_95 : 1
		tmp_96 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 3
		icmp_ln238 : 1
		add_ln238 : 1
		br_ln238 : 2
		zext_ln1117_2 : 1
		zext_ln1117_3 : 1
		add_ln1117_1 : 2
		zext_ln1117_4 : 3
		input_2_V_addr : 4
		add_ln1117_2 : 2
		zext_ln1117_5 : 3
		input_2_V_addr_1 : 4
		add_ln1117_3 : 2
		add_ln1117_4 : 2
		add_ln1117_5 : 2
		add_ln1117_6 : 2
		add_ln203 : 2
		input_2_V_load : 5
		input_2_V_load_1 : 5
	State 4
		input_2_V_addr_2 : 1
		input_2_V_addr_3 : 1
		input_2_V_load_2 : 2
		input_2_V_load_3 : 2
	State 5
		input_2_V_addr_4 : 1
		input_2_V_addr_5 : 1
		mul_ln1118 : 1
		mul_ln1192 : 1
		tmp_97 : 2
		input_2_V_load_4 : 2
		input_2_V_load_5 : 2
	State 6
		add_ln1192 : 1
		mul_ln1192_1 : 1
		tmp_98 : 2
		mul_ln1192_2 : 1
	State 7
		add_ln1192_2 : 1
		tmp_99 : 2
		shl_ln728_2 : 3
		add_ln1192_3 : 4
		mul_ln1192_3 : 1
		tmp_100 : 5
		mul_ln1192_4 : 1
	State 8
		add_ln1192_4 : 1
		tmp_101 : 2
		shl_ln728_4 : 3
		add_ln1192_5 : 4
		trunc_ln708_s : 5
	State 9
		output_0_V_addr : 1
		store_ln241 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_247       |    0    |    0    |    13   |
|          |   add_ln1116_fu_299   |    0    |    0    |    15   |
|          |  add_ln1116_1_fu_310  |    0    |    0    |    15   |
|          |  add_ln1116_2_fu_321  |    0    |    0    |    15   |
|          |  add_ln1116_3_fu_332  |    0    |    0    |    15   |
|          |   add_ln1117_fu_367   |    0    |    0    |    12   |
|          |    add_ln238_fu_539   |    0    |    0    |    15   |
|          |  add_ln1117_1_fu_553  |    0    |    0    |    17   |
|          |  add_ln1117_2_fu_563  |    0    |    0    |    17   |
|    add   |  add_ln1117_3_fu_573  |    0    |    0    |    17   |
|          |  add_ln1117_4_fu_578  |    0    |    0    |    17   |
|          |  add_ln1117_5_fu_583  |    0    |    0    |    17   |
|          |  add_ln1117_6_fu_588  |    0    |    0    |    17   |
|          |    add_ln203_fu_593   |    0    |    0    |    14   |
|          |   add_ln1192_fu_659   |    0    |    0    |    63   |
|          |  add_ln1192_2_fu_709  |    0    |    0    |    63   |
|          |  add_ln1192_3_fu_732  |    0    |    0    |    63   |
|          |  add_ln1192_4_fu_782  |    0    |    0    |    63   |
|          |  add_ln1192_5_fu_805  |    0    |    0    |    63   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1118_fu_622   |    5    |    0    |    29   |
|          |   mul_ln1192_fu_636   |    5    |    0    |    29   |
|    mul   |  mul_ln1192_1_fu_672  |    5    |    0    |    29   |
|          |  mul_ln1192_2_fu_696  |    5    |    0    |    29   |
|          |  mul_ln1192_3_fu_745  |    5    |    0    |    29   |
|          |  mul_ln1192_4_fu_769  |    5    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_277   |    0    |    0    |    15   |
|          |   sub_ln1117_fu_397   |    0    |    0    |    17   |
|          |  sub_ln1117_1_fu_423  |    0    |    0    |    17   |
|    sub   |  sub_ln1117_2_fu_449  |    0    |    0    |    17   |
|          |  sub_ln1117_3_fu_475  |    0    |    0    |    17   |
|          |  sub_ln1117_4_fu_501  |    0    |    0    |    17   |
|          |    sub_ln203_fu_527   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln236_fu_241   |    0    |    0    |    9    |
|          |   icmp_ln238_fu_533   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_253     |    0    |    0    |    0    |
|          |     tmp_92_fu_265     |    0    |    0    |    0    |
|          |     tmp_93_fu_343     |    0    |    0    |    0    |
|          |     tmp_94_fu_355     |    0    |    0    |    0    |
|          |  p_shl10_cast_fu_377  |    0    |    0    |    0    |
|          |  p_shl11_cast_fu_389  |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_407  |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_415  |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_433  |    0    |    0    |    0    |
|          |   p_shl7_cast_fu_441  |    0    |    0    |    0    |
|bitconcatenate|   p_shl4_cast_fu_459  |    0    |    0    |    0    |
|          |   p_shl5_cast_fu_467  |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_485  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_493  |    0    |    0    |    0    |
|          |     tmp_95_fu_507     |    0    |    0    |    0    |
|          |     tmp_96_fu_515     |    0    |    0    |    0    |
|          |     shl_ln_fu_652     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_702  |    0    |    0    |    0    |
|          |   shl_ln728_2_fu_724  |    0    |    0    |    0    |
|          |   shl_ln728_3_fu_775  |    0    |    0    |    0    |
|          |   shl_ln728_4_fu_797  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln1116_fu_261  |    0    |    0    |    0    |
|          |  zext_ln1116_6_fu_273 |    0    |    0    |    0    |
|          |   zext_ln1117_fu_351  |    0    |    0    |    0    |
|          |  zext_ln1117_1_fu_363 |    0    |    0    |    0    |
|          |   zext_ln203_fu_523   |    0    |    0    |    0    |
|          |  zext_ln1117_2_fu_545 |    0    |    0    |    0    |
|   zext   |  zext_ln1117_3_fu_549 |    0    |    0    |    0    |
|          |  zext_ln1117_4_fu_558 |    0    |    0    |    0    |
|          |  zext_ln1117_5_fu_568 |    0    |    0    |    0    |
|          |  zext_ln1117_6_fu_598 |    0    |    0    |    0    |
|          |  zext_ln1117_7_fu_602 |    0    |    0    |    0    |
|          |  zext_ln1117_8_fu_606 |    0    |    0    |    0    |
|          |  zext_ln1117_9_fu_610 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1116_fu_283  |    0    |    0    |    0    |
|          |  sext_ln1116_2_fu_287 |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_305 |    0    |    0    |    0    |
|          |  sext_ln1116_4_fu_316 |    0    |    0    |    0    |
|          |  sext_ln1116_5_fu_327 |    0    |    0    |    0    |
|          |  sext_ln1116_6_fu_338 |    0    |    0    |    0    |
|          |   sext_ln1117_fu_614  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_618  |    0    |    0    |    0    |
|          |   sext_ln1192_fu_628  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_1_fu_632 |    0    |    0    |    0    |
|          |  sext_ln1192_2_fu_664 |    0    |    0    |    0    |
|          |  sext_ln1192_3_fu_668 |    0    |    0    |    0    |
|          |  sext_ln1192_4_fu_688 |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_692 |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_737 |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_741 |    0    |    0    |    0    |
|          |  sext_ln1192_8_fu_761 |    0    |    0    |    0    |
|          |  sext_ln1192_9_fu_765 |    0    |    0    |    0    |
|          |   sext_ln203_fu_820   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln1116_fu_292   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln1117_fu_373  |    0    |    0    |    0    |
|          | trunc_ln1117_1_fu_385 |    0    |    0    |    0    |
|   trunc  | trunc_ln1117_2_fu_403 |    0    |    0    |    0    |
|          | trunc_ln1117_3_fu_429 |    0    |    0    |    0    |
|          | trunc_ln1117_4_fu_455 |    0    |    0    |    0    |
|          | trunc_ln1117_5_fu_481 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_97_fu_642     |    0    |    0    |    0    |
|          |     tmp_98_fu_678     |    0    |    0    |    0    |
|partselect|     tmp_99_fu_714     |    0    |    0    |    0    |
|          |     tmp_100_fu_751    |    0    |    0    |    0    |
|          |     tmp_101_fu_787    |    0    |    0    |    0    |
|          |  trunc_ln708_s_fu_810 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    30   |    0    |   839   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln1117_3_reg_915   |   13   |
|   add_ln1117_4_reg_920   |   13   |
|   add_ln1117_5_reg_925   |   13   |
|   add_ln1117_6_reg_930   |   13   |
|    add_ln1117_reg_862    |   13   |
|     add_ln203_reg_935    |   10   |
|     add_ln238_reg_900    |    6   |
|        i_0_reg_203       |    4   |
|         i_reg_827        |    4   |
|input_1_0_V_addr_1_reg_837|    6   |
|input_1_0_V_addr_2_reg_842|    6   |
|input_1_0_V_addr_3_reg_847|    6   |
|input_1_0_V_addr_4_reg_852|    6   |
|input_1_0_V_addr_5_reg_857|    6   |
| input_1_0_V_addr_reg_832 |    6   |
| input_2_V_addr_1_reg_910 |   12   |
| input_2_V_addr_2_reg_940 |   12   |
| input_2_V_addr_3_reg_945 |   12   |
| input_2_V_addr_4_reg_950 |   12   |
| input_2_V_addr_5_reg_955 |   12   |
|  input_2_V_addr_reg_905  |   12   |
|       k_0_0_reg_214      |    6   |
|   mul_ln1192_1_reg_970   |   56   |
|   mul_ln1192_2_reg_980   |   56   |
|   mul_ln1192_3_reg_985   |   56   |
|   mul_ln1192_4_reg_995   |   56   |
|    mul_ln1192_reg_960    |   56   |
|          reg_225         |   40   |
|          reg_229         |   40   |
|          reg_233         |   40   |
|          reg_237         |   40   |
|   sub_ln1117_1_reg_872   |   13   |
|   sub_ln1117_2_reg_877   |   13   |
|   sub_ln1117_3_reg_882   |   13   |
|   sub_ln1117_4_reg_887   |   13   |
|    sub_ln1117_reg_867    |   13   |
|     sub_ln203_reg_892    |   10   |
|      tmp_100_reg_990     |   40   |
|      tmp_97_reg_965      |   40   |
|      tmp_98_reg_975      |   40   |
|  trunc_ln708_s_reg_1000  |   40   |
+--------------------------+--------+
|           Total          |   878  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_138 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_143 |  p0  |   6  |  12  |   72   ||    33   |
| grp_access_fu_143 |  p2  |   6  |   0  |    0   ||    33   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  7.5335 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |    -   |    0   |   839  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   96   |
|  Register |    -   |    -   |   878  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |    7   |   878  |   935  |
+-----------+--------+--------+--------+--------+
