Timing Analyzer report for mudulo_177_frequency_divide
Wed Dec 29 13:36:30 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'clock'
 13. Slow 1200mV 125C Model Hold: 'clock'
 14. Slow 1200mV 125C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'clock'
 22. Slow 1200mV -40C Model Hold: 'clock'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'clock'
 30. Fast 1200mV -40C Model Hold: 'clock'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 125c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; mudulo_177_frequency_divide                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22A7                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                      ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 279.8 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 125C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clock ; -2.574 ; -20.212             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 125C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 0.620 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clock ; -3.000 ; -14.896                           ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clock'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.574 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.496      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.508 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.430      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.474 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.471     ; 3.000      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.358      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.345 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.267      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.316 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.238      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.221 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.143      ;
; -2.194 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.496      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.177 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.075     ; 3.099      ;
; -2.128 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.430      ;
; -2.094 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.000      ;
; -2.056 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.358      ;
; -1.965 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.267      ;
; -1.936 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.238      ;
; -1.841 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.143      ;
; -1.797 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 3.099      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clock'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.620 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 1.280      ;
; 0.635 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 1.295      ;
; 0.675 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.091      ; 0.955      ;
; 0.677 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.941      ;
; 0.678 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.942      ;
; 0.681 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.945      ;
; 0.687 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.951      ;
; 0.688 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.952      ;
; 0.688 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.952      ;
; 0.729 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.993      ;
; 0.743 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 1.403      ;
; 0.767 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 1.427      ;
; 0.876 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 1.536      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 1.583      ;
; 1.004 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.268      ;
; 1.005 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.269      ;
; 1.028 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.292      ;
; 1.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.293      ;
; 1.030 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.294      ;
; 1.050 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.314      ;
; 1.051 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.315      ;
; 1.137 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.401      ;
; 1.138 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.402      ;
; 1.138 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.402      ;
; 1.149 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.413      ;
; 1.162 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.426      ;
; 1.164 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.428      ;
; 1.184 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.448      ;
; 1.185 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.449      ;
; 1.271 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.535      ;
; 1.272 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.536      ;
; 1.296 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.560      ;
; 1.318 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.582      ;
; 1.405 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.669      ;
; 1.418 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; -0.305     ; 1.302      ;
; 1.452 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.716      ;
; 1.769 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.471      ; 2.429      ;
; 1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.249      ;
; 1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.249      ;
; 2.032 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.296      ;
; 2.032 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.296      ;
; 2.032 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.296      ;
; 2.032 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.296      ;
; 2.032 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.296      ;
; 2.094 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.358      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.429      ;
; 2.279 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.543      ;
; 2.279 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.543      ;
; 2.279 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.075      ; 2.543      ;
; 2.356 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; -0.305     ; 2.240      ;
; 2.356 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; -0.305     ; 2.240      ;
; 2.356 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; -0.305     ; 2.240      ;
; 2.356 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; -0.305     ; 2.240      ;
; 2.356 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; -0.305     ; 2.240      ;
; 2.356 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; -0.305     ; 2.240      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 335.01 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clock ; -1.985 ; -15.535             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 0.520 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clock ; -3.000 ; -13.280                           ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.985 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.923      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.954 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.422     ; 2.532      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.930 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.868      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.877 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.815      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.803 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.741      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.711 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.649      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.674 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.612      ;
; -1.640 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.923      ;
; -1.609 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.077     ; 2.532      ;
; -1.585 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.868      ;
; -1.532 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.815      ;
; -1.458 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.741      ;
; -1.436 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.719      ;
; -1.366 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.649      ;
; -1.329 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.283      ; 2.612      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.520 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 1.110      ;
; 0.528 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 1.118      ;
; 0.588 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.077      ; 0.833      ;
; 0.590 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.820      ;
; 0.590 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.820      ;
; 0.596 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.826      ;
; 0.601 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.831      ;
; 0.602 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.832      ;
; 0.602 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.832      ;
; 0.611 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 1.201      ;
; 0.630 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 1.220      ;
; 0.632 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 0.862      ;
; 0.715 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 1.305      ;
; 0.752 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 1.342      ;
; 0.867 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.097      ;
; 0.867 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.097      ;
; 0.872 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.102      ;
; 0.874 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.104      ;
; 0.886 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.116      ;
; 0.890 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.120      ;
; 0.904 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.134      ;
; 0.957 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.187      ;
; 0.957 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.187      ;
; 0.970 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.200      ;
; 0.971 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.201      ;
; 0.976 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.206      ;
; 0.978 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.208      ;
; 0.994 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.224      ;
; 1.008 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.238      ;
; 1.061 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.291      ;
; 1.061 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.291      ;
; 1.080 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.310      ;
; 1.098 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.328      ;
; 1.165 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.395      ;
; 1.202 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.432      ;
; 1.224 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.109      ;
; 1.529 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.422      ; 2.119      ;
; 1.725 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.955      ;
; 1.725 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 1.955      ;
; 1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.011      ;
; 1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.011      ;
; 1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.011      ;
; 1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.011      ;
; 1.781 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.011      ;
; 1.822 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.052      ;
; 1.887 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.117      ;
; 1.887 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.117      ;
; 1.887 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.117      ;
; 1.887 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.117      ;
; 1.889 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.119      ;
; 1.889 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.119      ;
; 1.889 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.119      ;
; 1.889 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.119      ;
; 1.889 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.119      ;
; 1.889 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.119      ;
; 1.960 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.190      ;
; 1.960 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.190      ;
; 1.960 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.062      ; 2.190      ;
; 2.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.914      ;
; 2.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.914      ;
; 2.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.914      ;
; 2.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.914      ;
; 2.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.914      ;
; 2.029 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; -0.283     ; 1.914      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clock ; -0.587 ; -4.522              ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 0.253 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clock ; -3.000 ; -11.501                           ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.587 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.540      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.555 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.508      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.540 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.216     ; 1.312      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.522 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.475      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.481 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.434      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.468 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.421      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.425 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.378      ;
; -0.413 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.540      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.404 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.357      ;
; -0.381 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.508      ;
; -0.366 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.312      ;
; -0.348 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.475      ;
; -0.307 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.434      ;
; -0.294 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.421      ;
; -0.251 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.378      ;
; -0.230 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; 0.139      ; 1.357      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 0.551      ;
; 0.265 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 0.563      ;
; 0.284 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.408      ;
; 0.286 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.403      ;
; 0.288 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.405      ;
; 0.290 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.407      ;
; 0.291 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.408      ;
; 0.292 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.409      ;
; 0.308 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.309 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 0.607      ;
; 0.322 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 0.620      ;
; 0.369 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 0.667      ;
; 0.391 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 0.689      ;
; 0.430 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.547      ;
; 0.430 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.547      ;
; 0.441 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.558      ;
; 0.443 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.560      ;
; 0.444 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.561      ;
; 0.450 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.567      ;
; 0.452 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.569      ;
; 0.488 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.605      ;
; 0.488 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.605      ;
; 0.490 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.607      ;
; 0.492 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.609      ;
; 0.501 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.618      ;
; 0.504 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.621      ;
; 0.510 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.627      ;
; 0.512 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.629      ;
; 0.548 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.665      ;
; 0.548 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.665      ;
; 0.561 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.678      ;
; 0.570 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.687      ;
; 0.608 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.725      ;
; 0.618 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.561      ;
; 0.630 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.747      ;
; 0.742 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.216      ; 1.040      ;
; 0.862 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.979      ;
; 0.862 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.979      ;
; 0.866 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.983      ;
; 0.866 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.983      ;
; 0.866 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.983      ;
; 0.866 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.983      ;
; 0.866 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 0.983      ;
; 0.908 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.025      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.040      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.040      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.040      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.040      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.040      ;
; 0.923 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[7] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.040      ;
; 0.925 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.042      ;
; 0.925 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.042      ;
; 0.925 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.042      ;
; 0.925 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.042      ;
; 0.995 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.112      ;
; 0.995 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.112      ;
; 0.995 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.112      ;
; 1.024 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.967      ;
; 1.024 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.967      ;
; 1.024 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.967      ;
; 1.024 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.967      ;
; 1.024 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.967      ;
; 1.024 ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[6] ; lpm_counter:LPM_COUNTER_component|cntr_dul:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; -0.139     ; 0.967      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.574  ; 0.253 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.574  ; 0.253 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -20.212 ; 0.0   ; 0.0      ; 0.0     ; -14.896             ;
;  clock           ; -20.212 ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aset                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnt_en                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.33e-06 V                   ; 2.35 V              ; -0.00598 V          ; 0.095 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.33e-06 V                  ; 2.35 V             ; -0.00598 V         ; 0.095 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 164      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 164      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; aset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cnt_en     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cout        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; aset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cnt_en     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cout        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 29 13:36:28 2021
Info: Command: quartus_sta mudulo_177_frequency_divide -c mudulo_177_frequency_divide
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mudulo_177_frequency_divide.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.574             -20.212 clock 
Info (332146): Worst-case hold slack is 0.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.620               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -14.896 clock 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.985             -15.535 clock 
Info (332146): Worst-case hold slack is 0.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.520               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.280 clock 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.587              -4.522 clock 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.253               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.501 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 593 megabytes
    Info: Processing ended: Wed Dec 29 13:36:30 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


