// Seed: 1270794917
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output wand id_3,
    output tri  id_4,
    input  tri  id_5,
    input  wand id_6
);
  reg id_8;
  assign module_1.id_0 = 0;
  logic id_9 = id_5;
  always @(1'b0) begin : LABEL_0
    id_8 <= 1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    input wire id_0,
    input tri1 _id_1,
    output tri id_2,
    output supply0 id_3
);
  assign id_2 = id_1;
  logic [id_1 : -1] id_5 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0
  );
  assign id_5[1] = id_1;
endmodule
