
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/bwaves_98B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2665121 heartbeat IPC: 3.75218 cumulative IPC: 3.75218 (Simulation time: 0 hr 0 min 48 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2665121 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8736081 heartbeat IPC: 1.64719 cumulative IPC: 1.64719 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 15048088 heartbeat IPC: 1.58428 cumulative IPC: 1.61512 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 21288793 heartbeat IPC: 1.60238 cumulative IPC: 1.61085 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 27191594 heartbeat IPC: 1.69411 cumulative IPC: 1.63089 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 33262180 heartbeat IPC: 1.64729 cumulative IPC: 1.63414 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 39345469 heartbeat IPC: 1.64385 cumulative IPC: 1.63575 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 45704512 heartbeat IPC: 1.57256 cumulative IPC: 1.62642 (Simulation time: 0 hr 4 min 53 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 51794343 heartbeat IPC: 1.64208 cumulative IPC: 1.62836 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 57989285 heartbeat IPC: 1.61422 cumulative IPC: 1.62678 (Simulation time: 0 hr 6 min 3 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 63925379 heartbeat IPC: 1.68461 cumulative IPC: 1.63238 (Simulation time: 0 hr 6 min 34 sec) 
Finished CPU 0 instructions: 100000000 cycles: 61260258 cumulative IPC: 1.63238 (Simulation time: 0 hr 6 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.63238 instructions: 100000000 cycles: 61260258
cpu0_DTLB TOTAL     ACCESS:   14404101  HIT:   14403369  MISS:        732
cpu0_DTLB LOAD      ACCESS:   12058373  HIT:   12058271  MISS:        102
cpu0_DTLB RFO       ACCESS:    2345728  HIT:    2345098  MISS:        630
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 207.101 cycles
cpu0_ITLB TOTAL     ACCESS:   11532992  HIT:   11532992  MISS:          0
cpu0_ITLB LOAD      ACCESS:   11532992  HIT:   11532992  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:    1240657  HIT:    1240654  MISS:          3
cpu0_L1I LOAD      ACCESS:    1240657  HIT:    1240654  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 197 cycles
cpu0_STLB TOTAL     ACCESS:        732  HIT:         39  MISS:        693
cpu0_STLB LOAD      ACCESS:        102  HIT:         37  MISS:         65
cpu0_STLB RFO       ACCESS:        630  HIT:          2  MISS:        628
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.248 cycles
cpu0_L1D TOTAL     ACCESS:   16888784  HIT:   16842892  MISS:      45892
cpu0_L1D LOAD      ACCESS:   12784167  HIT:   12779056  MISS:       5111
cpu0_L1D RFO       ACCESS:    4103924  HIT:    4063205  MISS:      40719
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        693  HIT:        631  MISS:         62
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 209.409 cycles
cpu0_L2C TOTAL     ACCESS:      86554  HIT:      41715  MISS:      44839
cpu0_L2C LOAD      ACCESS:       5114  HIT:        677  MISS:       4437
cpu0_L2C RFO       ACCESS:      40719  HIT:        433  MISS:      40286
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      40659  HIT:      40544  MISS:        115
cpu0_L2C TRANSLATION ACCESS:         62  HIT:         61  MISS:          1
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 203.063 cycles
LLC TOTAL     ACCESS:      78775  HIT:      29586  MISS:      49189
LLC LOAD      ACCESS:       4437  HIT:        270  MISS:       4167
LLC RFO       ACCESS:      40286  HIT:         37  MISS:      40249
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      34051  HIT:      29279  MISS:       4772
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 166.012 cycles
Insertion Distribution: 
	LOAD 0 0 2971 1749 
	RFO 0 0 26959 14287 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4772 
	 0 0 14 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         17  ROW_BUFFER_MISS:      44400
 DBUS AVG_CONGESTED_CYCLE:    3.79734
 WQ ROW_BUFFER_HIT:       1488  ROW_BUFFER_MISS:       5778  FULL:          0


CPU 0 Branch Prediction Accuracy: 80.5968% MPKI: 27.6938 Average ROB Occupancy at Mispredict: 46.6033
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 27.6938
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

