$date
	Sun Sep 22 09:20:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_module $end
$var wire 1 ! FNOR $end
$var wire 1 " FNAND $end
$var reg 1 # w $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$scope module np $end
$var wire 1 " FNAND $end
$var wire 1 ' temp1 $end
$var wire 1 ( temp2 $end
$var wire 1 ) temp3 $end
$var wire 1 # w $end
$var wire 1 * w_inv $end
$var wire 1 $ x $end
$var wire 1 + x_inv $end
$var wire 1 % y $end
$var wire 1 , y_inv $end
$var wire 1 & z $end
$var wire 1 - z_inv $end
$upscope $end
$scope module nr $end
$var wire 1 ! FNOR $end
$var wire 1 . temp1 $end
$var wire 1 / temp2 $end
$var wire 1 0 temp3 $end
$var wire 1 # w $end
$var wire 1 1 w_inv $end
$var wire 1 $ x $end
$var wire 1 2 x_inv $end
$var wire 1 % y $end
$var wire 1 3 y_inv $end
$var wire 1 & z $end
$var wire 1 4 z_inv $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
14
13
12
11
00
0/
0.
1-
1,
1+
1*
0)
0(
1'
0&
0%
0$
0#
1"
1!
$end
#10
0"
0!
1(
1)
1.
0-
04
1&
#20
1"
1!
0)
0.
1-
14
0,
03
0&
1%
#30
0"
0!
1)
1.
0-
04
1&
#40
1!
1"
0)
0.
0(
1-
14
1,
13
0+
02
0&
0%
1$
#50
0"
0!
1(
1)
1.
1/
0-
04
1&
#60
1"
1!
0)
0.
0/
1-
14
0,
03
0&
1%
#70
0"
0!
1)
1.
1/
0-
04
1&
#80
1"
1!
0(
0'
0/
1-
14
1,
13
1+
12
0*
01
0.
0&
0%
0$
1#
#90
1(
0-
04
1&
#100
1-
14
0,
03
0&
1%
#110
0-
04
1&
#120
0(
1'
1-
14
1,
13
0+
02
0&
0%
1$
#130
0"
0!
1(
1/
0-
04
1&
#140
0/
10
1-
14
0,
03
0&
1%
#150
1/
0-
04
1&
#160
