<<<<<<< HEAD
Compiling process started (2025-06-06 20:52:44), please wait...<br><font color="blue">
------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 
</font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is not divided.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>   <a href='show://component/Plant.IGBT Leg3'>Plant.IGBT Leg3</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Plant.Series RLC Branch1'>Plant.Series RLC Branch1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Plant.IGBT Leg1'>Plant.IGBT Leg1</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue">
=======
Compiling process started (2025-06-07 12:25:02), please wait...<br><font color="blue">
------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 
</font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is not divided.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>   <a href='show://component/Plant.IGBT Leg1'>Plant.IGBT Leg1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Plant.Vs1'>Plant.Vs1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Plant.Series RLC Branch2'>Plant.Series RLC Branch2</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue">
>>>>>>> aea9860927cf4b779f5bda26fb65a58d9e991a5c
Running Device specific hw utilization analysis:</font><br><font color="blue">	Standard processing core utilization:		1 out of 3	33.33%</font><br><font color="blue">	Machine solver utilization:          		0 out of 0	0.0%</font><br><font color="blue">	DC-DC converter solvers utilization: 		0 out of 1	0.0%</font><br><font color="blue">	Signal generator utilization:        		4 out of 12	33.33%</font><br><font color="blue">	Look up tables utilization:          		0 out of 8	0.0%</font><br><font color="blue">	PWM modulator utilization:   				0 out of 12	0.0%</font><br><font color="blue">	PWM analyzer utilization:    				0 out of 0	0.0%</font><br><font color="blue">	Parallel DTV Conv. Detectors utilization:	0 out of 0	0.0%</font><br><font color="blue">
Running core0 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	3 out of 4	75.0%</font><br><font color="blue">	Contactor utilization:                   	0 out of 6	0.0%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 16	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 8	0.0%</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Machine losses calculation scheduling completed.</font><br><font color="blue">
Calculating continuous state space matrices for core0...</font><br><font color="blue">
Discretization of state space matrices...</font><br><font color="blue">Simulation step set to 	 2e-07 s</font><br><font color="blue">Scaled discretization step set to 	 2e-07 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		29.49%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="crimson">	Time slot utilization of core0 is 	192.86%</font><br><font color="blue">	Time slot utilization of other functional units is 	96.43%</font><br><font color="blue">Timing constraints not met! Simulation step is increased to 5e-07</font><br><font color="blue">Simulation step set to 	 5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 5e-07 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		29.88%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="blue">	Time slot utilization of core0 is 	77.14%</font><br><font color="blue">	Time slot utilization of other functional units is 	38.57%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue">
Losses calculation scheduling completed.</font><br><font color="blue">
Machine dynamic model scheduling completed.</font><br><font color="blue">
Writing device configuration files...</font><br><font color="green">
Electrical part of compiler successfully finished.
</font><br><font color="blue">
Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green">
Compilation finished successfully.</font><br>Compiling process finished.<br>