#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 21 20:52:25 2024
# Process ID: 11052
# Current directory: C:/logic_design/final_project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28872 C:\logic_design\final_project\project_1\project_1.xpr
# Log file: C:/logic_design/final_project/project_1/vivado.log
# Journal file: C:/logic_design/final_project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/logic_design/final_project/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 C:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'C:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'remove_files' was cancelled
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/out.coe' provided. It will be converted relative to IP Instance files '../../../../../out.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/out.coe' provided. It will be converted relative to IP Instance files '../../../../../out.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {77120} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/logic_design/final_project/out.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/out.coe' provided. It will be converted relative to IP Instance files '../../../../../out.coe'
generate_target {instantiation_template} [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sat Dec 21 21:12:10 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/logic_design/final_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/logic_design/final_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/logic_design/final_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_files -norecurse {C:/logic_design/final_project/display_text.v C:/logic_design/final_project/mem_addr_gen.v C:/logic_design/final_project/ASCII.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 21:14:42 2024] Launched synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/synth_1/runme.log
[Sat Dec 21 21:14:42 2024] Launched impl_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/logic_design/final_project/img/out.coe] -no_script -reset -force -quiet
remove_files  C:/logic_design/final_project/img/out.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 21:16:13 2024] Launched synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/synth_1/runme.log
[Sat Dec 21 21:16:14 2024] Launched impl_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 21:17:55 2024] Launched synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/synth_1/runme.log
[Sat Dec 21 21:17:55 2024] Launched impl_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 852.355 ; gain = 10.852
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
set_property PROGRAM.FILE {C:/logic_design/final_project/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/logic_design/final_project/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 21:30:36 2024] Launched synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/synth_1/runme.log
[Sat Dec 21 21:30:36 2024] Launched impl_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/logic_design/final_project/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F6F7A
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/img/out.coe' provided. It will be converted relative to IP Instance files '../../../../../img/out.coe'
set_property -dict [list CONFIG.Coe_File {C:/logic_design/final_project/img/out.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/img/out.coe' provided. It will be converted relative to IP Instance files '../../../../../img/out.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/img/background.coe' provided. It will be converted relative to IP Instance files '../../../../../img/background.coe'
set_property -dict [list CONFIG.Coe_File {C:/logic_design/final_project/img/background.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/img/background.coe' provided. It will be converted relative to IP Instance files '../../../../../img/background.coe'
generate_target all [get_files  c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2188.207 ; gain = 24.832
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sat Dec 21 22:43:45 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/logic_design/final_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/logic_design/final_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/logic_design/final_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/img/game_over.coe' provided. It will be converted relative to IP Instance files '../../../../../img/game_over.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {76800} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/logic_design/final_project/img/game_over.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/logic_design/final_project/img/game_over.coe' provided. It will be converted relative to IP Instance files '../../../../../img/game_over.coe'
generate_target {instantiation_template} [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
generate_target all [get_files  c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.898 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
[Sat Dec 21 22:45:21 2024] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/logic_design/final_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/logic_design/final_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/logic_design/final_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 23:14:40 2024] Launched synth_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/synth_1/runme.log
[Sat Dec 21 23:14:40 2024] Launched impl_1...
Run output will be captured here: C:/logic_design/final_project/project_1/project_1.runs/impl_1/runme.log
