# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" \
"../../../../CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
