// Seed: 4244121233
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input uwire id_5,
    output tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wand id_10,
    output tri id_11,
    output tri1 id_12,
    input uwire id_13,
    input wire id_14
);
  wire id_16, id_17;
  always_comb @(negedge 1 or negedge id_7) id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    output supply1 id_14,
    output tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input uwire id_18,
    output supply0 id_19
);
  assign id_11 = id_17 == id_16 > !id_17;
  module_0(
      id_2,
      id_1,
      id_2,
      id_11,
      id_6,
      id_6,
      id_19,
      id_9,
      id_15,
      id_15,
      id_6,
      id_11,
      id_1,
      id_18,
      id_16
  ); id_21(
      .id_0(id_3 - id_14 - 1), .id_1(id_9)
  );
endmodule
