// Seed: 1236388535
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5
);
  reg id_7;
  assign module_1.id_9 = 0;
  wire id_8, id_9;
  always id_7 <= !1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7,
    output wire id_8,
    input supply1 id_9,
    input tri id_10
);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_7,
      id_9,
      id_7,
      id_2
  );
endmodule
