Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\fft\convert_16bit_fixed_to_floating.qsys --block-symbol-file --output-directory=C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\fft\convert_16bit_fixed_to_floating --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading fft/convert_16bit_fixed_to_floating.qsys
Progress: Reading input file
Progress: Adding fp_functions_0 [altera_fp_functions 18.1]
Progress: Parameterizing module fp_functions_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: convert_16bit_fixed_to_floating.fp_functions_0: J:/intelfpga/18.1/quartus/dspba/backend/windows64/cmdPolyEval -target Arria10 -frequency 320 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 1 FXPToFP 16 15 1 8 23
Info: convert_16bit_fixed_to_floating.fp_functions_0: J:/intelfpga/18.1/quartus/dspba/backend/windows64/cmdPolyEval -target Arria10 -frequency 320 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 1 FXPToFP 16 15 1 8 23
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\fft\convert_16bit_fixed_to_floating.qsys --synthesis=VERILOG --output-directory=C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\fft\convert_16bit_fixed_to_floating --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading fft/convert_16bit_fixed_to_floating.qsys
Progress: Reading input file
Progress: Adding fp_functions_0 [altera_fp_functions 18.1]
Progress: Parameterizing module fp_functions_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: convert_16bit_fixed_to_floating.fp_functions_0: J:/intelfpga/18.1/quartus/dspba/backend/windows64/cmdPolyEval -target Arria10 -frequency 320 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 1 FXPToFP 16 15 1 8 23
Info: convert_16bit_fixed_to_floating.fp_functions_0: J:/intelfpga/18.1/quartus/dspba/backend/windows64/cmdPolyEval -target Arria10 -frequency 320 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 1 FXPToFP 16 15 1 8 23
Info: convert_16bit_fixed_to_floating: "Transforming system: convert_16bit_fixed_to_floating"
Info: convert_16bit_fixed_to_floating: Running transform generation_view_transform
Info: convert_16bit_fixed_to_floating: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: convert_16bit_fixed_to_floating: Running transform merlin_avalon_transform
Info: convert_16bit_fixed_to_floating: Running transform merlin_avalon_transform took 0.084s
Info: convert_16bit_fixed_to_floating: "Naming system components in system: convert_16bit_fixed_to_floating"
Info: convert_16bit_fixed_to_floating: "Processing generation queue"
Info: convert_16bit_fixed_to_floating: "Generating: convert_16bit_fixed_to_floating"
Info: convert_16bit_fixed_to_floating: "Generating: convert_16bit_fixed_to_floating_altera_fp_functions_181_jqxcxua"
Info: fp_functions_0: J:/intelfpga/18.1/quartus/dspba/backend/windows64/cmdPolyEval -target Arria10 -frequency 320 -name convert_16bit_fixed_to_floating_altera_fp_functions_181_jqxcxua -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -speedgrade 1 FXPToFP 16 15 1 8 23
Info: fp_functions_0: Latency on Arria 10 is 5 cycles
Info: fp_functions_0: DSP Blocks Used: 0
Info: fp_functions_0: LUTs Used: 198
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: convert_16bit_fixed_to_floating: Done "convert_16bit_fixed_to_floating" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
