// Seed: 3063452046
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    output uwire id_7,
    output wand  id_8,
    output uwire id_9
);
  wand id_11 = id_2;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output logic id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wire id_16,
    output wire id_17,
    input uwire id_18,
    input uwire id_19,
    input logic id_20,
    input tri id_21,
    input tri id_22,
    output tri0 id_23
);
  always @(id_5 or posedge 1) id_7 <= id_20;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_12,
      id_16,
      id_18,
      id_23,
      id_1,
      id_15
  );
endmodule
