Analysis & Synthesis report for CPU
Fri May 29 21:24:22 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated
 16. Source assignments for RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated
 17. Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst4
 18. Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst5
 19. Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst6
 20. Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst7
 21. Parameter Settings for User Entity Instance: top:inst3|LPM_DFF:CARRY
 22. Parameter Settings for User Entity Instance: top:inst3|BUSMUX:inst3
 23. Parameter Settings for User Entity Instance: top:inst3|BUSMUX:inst2
 24. Parameter Settings for User Entity Instance: top:inst3|BUSMUX:inst4
 25. Parameter Settings for User Entity Instance: top:inst3|LPM_DFF:OUTPUT
 26. Parameter Settings for User Entity Instance: ROMinstructions:inst2|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: BUSMUX:inst5
 28. Parameter Settings for User Entity Instance: LPM_COUNTER:PC
 29. Parameter Settings for User Entity Instance: BUSMUX:inst13
 30. Parameter Settings for User Entity Instance: BUSMUX:inst16
 31. Parameter Settings for User Entity Instance: RAMdata:inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: BUSMUX:inst7
 33. Parameter Settings for User Entity Instance: BUSMUX:inst6
 34. Parameter Settings for User Entity Instance: LPM_ADD_SUB:inst9
 35. altsyncram Parameter Settings by Entity Instance
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 29 21:24:22 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; CPU                                         ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 94                                          ;
; Total pins                      ; 97                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; RAMdata.v                        ; yes             ; User Wizard-Generated File               ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMdata.v              ;         ;
; ROMinstructions.v                ; yes             ; User Wizard-Generated File               ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/ROMinstructions.v      ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v              ;         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf                ;         ;
; nxt.v                            ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/nxt.v                  ;         ;
; out.v                            ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/out.v                  ;         ;
; StateMachine.bdf                 ; yes             ; User Block Diagram/Schematic File        ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf       ;         ;
; Registers.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf          ;         ;
; 4input_bus_mux.v                 ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/4input_bus_mux.v       ;         ;
; WriteEnableDecoder.v             ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v   ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v                  ;         ;
; top.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf                ;         ;
; sxtn2lvn.v                       ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/sxtn2lvn.v             ;         ;
; lvn2sxtn.v                       ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/lvn2sxtn.v             ;         ;
; equal.v                          ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/equal.v                ;         ;
; plsone.v                         ; yes             ; User Verilog HDL File                    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/plsone.v               ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                 ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                   ;         ;
; lpm_dff.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_dff.tdf                                                                      ;         ;
; dffeea.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                       ;         ;
; busmux.tdf                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf                                                                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                      ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                     ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                     ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_flc.tdf         ;         ;
; db/mux_qjc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_qjc.tdf         ;         ;
; dff3.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/dff3.bdf               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;         ;
; db/altsyncram_1gg1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_1gg1.tdf ;         ;
; fibonacci.mif                    ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/fibonacci.mif          ;         ;
; db/mux_alc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_alc.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                  ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                  ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                          ;         ;
; db/cntr_e7j.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/cntr_e7j.tdf        ;         ;
; db/altsyncram_brt1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_brt1.tdf ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                  ;         ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc                                                                      ;         ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc                                                                     ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                          ;         ;
; db/add_sub_j3c.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/add_sub_j3c.tdf     ;         ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 288       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 446       ;
;     -- 7 input functions                    ; 2         ;
;     -- 6 input functions                    ; 79        ;
;     -- 5 input functions                    ; 62        ;
;     -- 4 input functions                    ; 15        ;
;     -- <=3 input functions                  ; 288       ;
;                                             ;           ;
; Dedicated logic registers                   ; 94        ;
;                                             ;           ;
; I/O pins                                    ; 97        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 65536     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 126       ;
; Total fan-out                               ; 2598      ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+--------------------+--------------+
; |CPU                                      ; 446 (0)             ; 94 (0)                    ; 65536             ; 0          ; 97   ; 0            ; |CPU                                                                                      ; CPU                ; work         ;
;    |RAMdata:inst|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|RAMdata:inst                                                                         ; RAMdata            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|RAMdata:inst|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;          |altsyncram_brt1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated          ; altsyncram_brt1    ; work         ;
;    |ROMinstructions:inst2|                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|ROMinstructions:inst2                                                                ; ROMinstructions    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|ROMinstructions:inst2|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_1gg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated ; altsyncram_1gg1    ; work         ;
;    |StateMachine:inst1|                   ; 3 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|StateMachine:inst1                                                                   ; StateMachine       ; work         ;
;       |DFF3:inst|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|StateMachine:inst1|DFF3:inst                                                         ; DFF3               ; work         ;
;       |nxt:inst2|                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|StateMachine:inst1|nxt:inst2                                                         ; nxt                ; work         ;
;       |out:inst3|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|StateMachine:inst1|out:inst3                                                         ; out                ; work         ;
;    |busmux:inst13|                        ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst13                                                                        ; busmux             ; work         ;
;       |lpm_mux:$00000|                    ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst13|lpm_mux:$00000                                                         ; lpm_mux            ; work         ;
;          |mux_flc:auto_generated|         ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst13|lpm_mux:$00000|mux_flc:auto_generated                                  ; mux_flc            ; work         ;
;    |busmux:inst5|                         ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst5                                                                         ; busmux             ; work         ;
;       |lpm_mux:$00000|                    ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst5|lpm_mux:$00000                                                          ; lpm_mux            ; work         ;
;          |mux_alc:auto_generated|         ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst5|lpm_mux:$00000|mux_alc:auto_generated                                   ; mux_alc            ; work         ;
;    |busmux:inst6|                         ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst6                                                                         ; busmux             ; work         ;
;       |lpm_mux:$00000|                    ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst6|lpm_mux:$00000                                                          ; lpm_mux            ; work         ;
;          |mux_alc:auto_generated|         ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst6|lpm_mux:$00000|mux_alc:auto_generated                                   ; mux_alc            ; work         ;
;    |busmux:inst7|                         ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst7                                                                         ; busmux             ; work         ;
;       |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst7|lpm_mux:$00000                                                          ; lpm_mux            ; work         ;
;          |mux_flc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|busmux:inst7|lpm_mux:$00000|mux_flc:auto_generated                                   ; mux_flc            ; work         ;
;    |decoder:inst4|                        ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|decoder:inst4                                                                        ; decoder            ; work         ;
;    |lpm_add_sub:inst9|                    ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|lpm_add_sub:inst9                                                                    ; lpm_add_sub        ; work         ;
;       |add_sub_j3c:auto_generated|        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|lpm_add_sub:inst9|add_sub_j3c:auto_generated                                         ; add_sub_j3c        ; work         ;
;    |lpm_counter:PC|                       ; 13 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|lpm_counter:PC                                                                       ; lpm_counter        ; work         ;
;       |cntr_e7j:auto_generated|           ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|lpm_counter:PC|cntr_e7j:auto_generated                                               ; cntr_e7j           ; work         ;
;    |plsone:inst19|                        ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|plsone:inst19                                                                        ; plsone             ; work         ;
;    |top:inst3|                            ; 338 (3)             ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3                                                                            ; top                ; work         ;
;       |Registers:inst|                    ; 52 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst                                                             ; Registers          ; work         ;
;          |fourinputbusmux:inst2|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|fourinputbusmux:inst2                                       ; fourinputbusmux    ; work         ;
;          |fourinputbusmux:inst3|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|fourinputbusmux:inst3                                       ; fourinputbusmux    ; work         ;
;          |fourinputbusmux:inst|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|fourinputbusmux:inst                                        ; fourinputbusmux    ; work         ;
;          |lpm_ff:inst4|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|lpm_ff:inst4                                                ; lpm_ff             ; work         ;
;          |lpm_ff:inst5|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|lpm_ff:inst5                                                ; lpm_ff             ; work         ;
;          |lpm_ff:inst6|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|lpm_ff:inst6                                                ; lpm_ff             ; work         ;
;          |lpm_ff:inst7|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|lpm_ff:inst7                                                ; lpm_ff             ; work         ;
;          |writeenabledecoder:inst1|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|Registers:inst|writeenabledecoder:inst1                                    ; writeenabledecoder ; work         ;
;       |alu:inst6|                         ; 264 (264)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|alu:inst6                                                                  ; alu                ; work         ;
;       |busmux:inst3|                      ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|busmux:inst3                                                               ; busmux             ; work         ;
;          |lpm_mux:$00000|                 ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|busmux:inst3|lpm_mux:$00000                                                ; lpm_mux            ; work         ;
;             |mux_flc:auto_generated|      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|busmux:inst3|lpm_mux:$00000|mux_flc:auto_generated                         ; mux_flc            ; work         ;
;       |busmux:inst4|                      ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|busmux:inst4                                                               ; busmux             ; work         ;
;          |lpm_mux:$00000|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|busmux:inst4|lpm_mux:$00000                                                ; lpm_mux            ; work         ;
;             |mux_qjc:auto_generated|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|busmux:inst4|lpm_mux:$00000|mux_qjc:auto_generated                         ; mux_qjc            ; work         ;
;       |lpm_dff:CARRY|                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|lpm_dff:CARRY                                                              ; lpm_dff            ; work         ;
;       |lpm_dff:OUTPUT|                    ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|top:inst3|lpm_dff:OUTPUT                                                             ; lpm_dff            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None          ;
; ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2048         ; 16           ; --           ; --           ; 32768 ; fibonacci.mif ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |CPU|RAMdata:inst          ; RAMdata.v         ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |CPU|ROMinstructions:inst2 ; ROMinstructions.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; top:inst3|alu:inst6|alusum[15]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[14]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[13]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[12]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[11]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[10]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[9]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[8]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[7]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[6]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[5]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[4]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[3]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[2]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[1]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[0]                       ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; top:inst3|alu:inst6|alusum[16]                      ; top:inst3|alu:inst6|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                  ;
+-----------------------------------------------------------+---+
; Logic Cell Name                                           ;   ;
+-----------------------------------------------------------+---+
; lpm_add_sub:inst9|add_sub_j3c:auto_generated|result[11]~0 ;   ;
; lpm_add_sub:inst9|add_sub_j3c:auto_generated|result[6]~1  ;   ;
; lpm_add_sub:inst9|add_sub_j3c:auto_generated|result[7]~2  ;   ;
; Number of logic cells representing combinational loops    ; 3 ;
+-----------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; StateMachine:inst1|DFF3:inst|inst1    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 94    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPU|busmux:inst13|lpm_mux:$00000|mux_flc:auto_generated|l1_w1_n0_mux_dataout           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|top:inst3|busmux:inst3|lpm_mux:$00000|mux_flc:auto_generated|l1_w12_n0_mux_dataout ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|top:inst3|Registers:inst|fourinputbusmux:inst|out[2]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|top:inst3|Registers:inst|fourinputbusmux:inst2|out[5]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|top:inst3|Registers:inst|fourinputbusmux:inst3|out[9]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|top:inst3|busmux:inst4|lpm_mux:$00000|mux_qjc:auto_generated|l1_w0_n0_mux_dataout  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CPU|top:inst3|alu:inst6|Selector15                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst4 ;
+------------------------+-----------+-----------------------------------------------+
; Parameter Name         ; Value     ; Type                                          ;
+------------------------+-----------+-----------------------------------------------+
; LPM_WIDTH              ; 16        ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_FFTYPE             ; DFF       ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                ;
+------------------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst5 ;
+------------------------+-----------+-----------------------------------------------+
; Parameter Name         ; Value     ; Type                                          ;
+------------------------+-----------+-----------------------------------------------+
; LPM_WIDTH              ; 16        ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_FFTYPE             ; DFF       ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                ;
+------------------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst6 ;
+------------------------+-----------+-----------------------------------------------+
; Parameter Name         ; Value     ; Type                                          ;
+------------------------+-----------+-----------------------------------------------+
; LPM_WIDTH              ; 16        ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_FFTYPE             ; DFF       ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                ;
+------------------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|Registers:inst|LPM_FF:inst7 ;
+------------------------+-----------+-----------------------------------------------+
; Parameter Name         ; Value     ; Type                                          ;
+------------------------+-----------+-----------------------------------------------+
; LPM_WIDTH              ; 16        ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                       ;
; LPM_FFTYPE             ; DFF       ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                ;
+------------------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|LPM_DFF:CARRY ;
+------------------------+-----------+---------------------------------+
; Parameter Name         ; Value     ; Type                            ;
+------------------------+-----------+---------------------------------+
; LPM_WIDTH              ; 1         ; Signed Integer                  ;
; LPM_AVALUE             ; 0         ; Untyped                         ;
; LPM_SVALUE             ; 0         ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                  ;
+------------------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|BUSMUX:inst3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|BUSMUX:inst2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|BUSMUX:inst4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|LPM_DFF:OUTPUT ;
+------------------------+-----------+----------------------------------+
; Parameter Name         ; Value     ; Type                             ;
+------------------------+-----------+----------------------------------+
; LPM_WIDTH              ; 16        ; Signed Integer                   ;
; LPM_AVALUE             ; 0         ; Untyped                          ;
; LPM_SVALUE             ; 0         ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                   ;
+------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROMinstructions:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; fibonacci.mif        ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_1gg1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 11    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:PC     ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 11                ; Untyped            ;
; LPM_DIRECTION          ; UP                ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_e7j          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst13 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst16 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMdata:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_brt1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst7 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 11    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ADD_SUB:inst9 ;
+------------------------+-------------+-------------------------+
; Parameter Name         ; Value       ; Type                    ;
+------------------------+-------------+-------------------------+
; LPM_WIDTH              ; 16          ; Untyped                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                 ;
; LPM_PIPELINE           ; 0           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                 ;
; USE_WYS                ; OFF         ; Untyped                 ;
; STYLE                  ; FAST        ; Untyped                 ;
; CBXI_PARAMETER         ; add_sub_j3c ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE          ;
+------------------------+-------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; ROMinstructions:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; RAMdata:inst|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 16                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 94                          ;
;     ENA               ; 17                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 64                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 446                         ;
;     arith             ; 203                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 74                          ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 54                          ;
;         4 data inputs ; 9                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 210                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 62                          ;
;         6 data inputs ; 79                          ;
;     shared            ; 31                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 3                           ;
; boundary_port         ; 97                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 8.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri May 29 21:24:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ramdata.v
    Info (12023): Found entity 1: RAMdata File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMdata.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rominstructions.v
    Info (12023): Found entity 1: ROMinstructions File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/ROMinstructions.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file nxt.v
    Info (12023): Found entity 1: nxt File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/nxt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file out.v
    Info (12023): Found entity 1: out File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.bdf
    Info (12023): Found entity 1: StateMachine
Info (12021): Found 1 design units, including 1 entities, in source file registers.bdf
    Info (12023): Found entity 1: Registers
Info (12021): Found 1 design units, including 1 entities, in source file 4input_bus_mux.v
    Info (12023): Found entity 1: fourinputbusmux File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/4input_bus_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 4input_mux.v
    Info (12023): Found entity 1: fourinputmux File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/4input_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file writeenabledecoder.v
    Info (12023): Found entity 1: writeenabledecoder File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file twlv2sxtn.v
    Info (12023): Found entity 1: twlv2sxtn File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/twlv2sxtn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sxtn2lvn.v
    Info (12023): Found entity 1: sxtn2lvn File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/sxtn2lvn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lvn2sxtn.v
    Info (12023): Found entity 1: lvn2sxtn File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/lvn2sxtn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file equal.v
    Info (12023): Found entity 1: equal File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/equal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero.v
    Info (12023): Found entity 1: zero File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/zero.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file plsone.v
    Info (12023): Found entity 1: plsone File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/plsone.v Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (275004): Undeclared parameter UP
Warning (275006): Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string
Info (12128): Elaborating entity "top" for hierarchy "top:inst3"
Info (12128): Elaborating entity "Registers" for hierarchy "top:inst3|Registers:inst"
Info (12128): Elaborating entity "fourinputbusmux" for hierarchy "top:inst3|Registers:inst|fourinputbusmux:inst"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "top:inst3|Registers:inst|LPM_FF:inst4"
Info (12130): Elaborated megafunction instantiation "top:inst3|Registers:inst|LPM_FF:inst4"
Info (12133): Instantiated megafunction "top:inst3|Registers:inst|LPM_FF:inst4" with the following parameter:
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "writeenabledecoder" for hierarchy "top:inst3|Registers:inst|writeenabledecoder:inst1"
Warning (10230): Verilog HDL assignment warning at WriteEnableDecoder.v(12): truncated value with size 32 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v Line: 12
Warning (10230): Verilog HDL assignment warning at WriteEnableDecoder.v(13): truncated value with size 32 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v Line: 13
Warning (10230): Verilog HDL assignment warning at WriteEnableDecoder.v(14): truncated value with size 32 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v Line: 14
Warning (10230): Verilog HDL assignment warning at WriteEnableDecoder.v(15): truncated value with size 32 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v Line: 15
Info (12128): Elaborating entity "alu" for hierarchy "top:inst3|alu:inst6"
Warning (10230): Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 46
Warning (10230): Verilog HDL assignment warning at alu.v(53): truncated value with size 5 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 53
Warning (10230): Verilog HDL assignment warning at alu.v(55): truncated value with size 5 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 55
Warning (10230): Verilog HDL assignment warning at alu.v(59): truncated value with size 5 to match size of target (1) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 59
Warning (10230): Verilog HDL assignment warning at alu.v(71): truncated value with size 32 to match size of target (17) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 71
Warning (10230): Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (17) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 72
Warning (10270): Verilog HDL Case Statement warning at alu.v(67): incomplete case statement has no default case item File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul0", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul1", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul2", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul3", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul4", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul5", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul6", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul7", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul8", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul9", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul10", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul11", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul12", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul13", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul14", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul15", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "mul", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable "alusum", which holds its previous value in one or more paths through the always construct File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[0]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[1]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[2]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[3]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[4]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[5]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[6]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[7]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[8]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[9]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[10]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[11]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[12]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[13]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[14]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[15]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (10041): Inferred latch for "alusum[16]" at alu.v(67) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "top:inst3|LPM_DFF:CARRY"
Info (12130): Elaborated megafunction instantiation "top:inst3|LPM_DFF:CARRY"
Info (12133): Instantiated megafunction "top:inst3|LPM_DFF:CARRY" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "top:inst3|BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "top:inst3|BUSMUX:inst3"
Info (12133): Instantiated megafunction "top:inst3|BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "top:inst3|BUSMUX:inst3|lpm_mux:$00000" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "top:inst3|BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "top:inst3|BUSMUX:inst3" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_flc.tdf Line: 23
Info (12128): Elaborating entity "mux_flc" for hierarchy "top:inst3|BUSMUX:inst3|lpm_mux:$00000|mux_flc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "BUSMUX" for hierarchy "top:inst3|BUSMUX:inst4"
Info (12130): Elaborated megafunction instantiation "top:inst3|BUSMUX:inst4"
Info (12133): Instantiated megafunction "top:inst3|BUSMUX:inst4" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "top:inst3|BUSMUX:inst4|lpm_mux:$00000" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "top:inst3|BUSMUX:inst4|lpm_mux:$00000", which is child of megafunction instantiation "top:inst3|BUSMUX:inst4" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf
    Info (12023): Found entity 1: mux_qjc File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_qjc.tdf Line: 23
Info (12128): Elaborating entity "mux_qjc" for hierarchy "top:inst3|BUSMUX:inst4|lpm_mux:$00000|mux_qjc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "top:inst3|LPM_DFF:OUTPUT"
Info (12130): Elaborated megafunction instantiation "top:inst3|LPM_DFF:OUTPUT"
Info (12133): Instantiated megafunction "top:inst3|LPM_DFF:OUTPUT" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "StateMachine" for hierarchy "StateMachine:inst1"
Warning (275011): Block or symbol "nxt" of instance "inst2" overlaps another block or symbol
Warning (275011): Block or symbol "VCC" of instance "inst4" overlaps another block or symbol
Info (12128): Elaborating entity "out" for hierarchy "StateMachine:inst1|out:inst3"
Warning (12125): Using design file dff3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DFF3
Info (12128): Elaborating entity "DFF3" for hierarchy "StateMachine:inst1|DFF3:inst"
Info (12128): Elaborating entity "nxt" for hierarchy "StateMachine:inst1|nxt:inst2"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst4"
Info (12128): Elaborating entity "equal" for hierarchy "equal:inst18"
Info (12128): Elaborating entity "ROMinstructions" for hierarchy "ROMinstructions:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROMinstructions:inst2|altsyncram:altsyncram_component" File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/ROMinstructions.v Line: 85
Info (12130): Elaborated megafunction instantiation "ROMinstructions:inst2|altsyncram:altsyncram_component" File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/ROMinstructions.v Line: 85
Info (12133): Instantiated megafunction "ROMinstructions:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/ROMinstructions.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "fibonacci.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gg1.tdf
    Info (12023): Found entity 1: altsyncram_1gg1 File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_1gg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1gg1" for hierarchy "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst5"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst5"
Info (12133): Instantiated megafunction "BUSMUX:inst5" with the following parameter:
    Info (12134): Parameter "WIDTH" = "11"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst5|lpm_mux:$00000" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst5|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst5" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_alc.tdf
    Info (12023): Found entity 1: mux_alc File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_alc.tdf Line: 23
Info (12128): Elaborating entity "mux_alc" for hierarchy "BUSMUX:inst5|lpm_mux:$00000|mux_alc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:PC"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:PC"
Info (12133): Instantiated megafunction "LPM_COUNTER:PC" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e7j.tdf
    Info (12023): Found entity 1: cntr_e7j File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/cntr_e7j.tdf Line: 26
Info (12128): Elaborating entity "cntr_e7j" for hierarchy "LPM_COUNTER:PC|cntr_e7j:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "RAMdata" for hierarchy "RAMdata:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMdata:inst|altsyncram:altsyncram_component" File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMdata.v Line: 89
Info (12130): Elaborated megafunction instantiation "RAMdata:inst|altsyncram:altsyncram_component" File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMdata.v Line: 89
Info (12133): Instantiated megafunction "RAMdata:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMdata.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brt1.tdf
    Info (12023): Found entity 1: altsyncram_brt1 File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_brt1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_brt1" for hierarchy "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "plsone" for hierarchy "plsone:inst19"
Warning (10230): Verilog HDL assignment warning at plsone.v(7): truncated value with size 32 to match size of target (16) File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/plsone.v Line: 7
Info (12128): Elaborating entity "sxtn2lvn" for hierarchy "sxtn2lvn:inst8"
Info (12128): Elaborating entity "lvn2sxtn" for hierarchy "lvn2sxtn:inst17"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "LPM_ADD_SUB:inst9"
Info (12130): Elaborated megafunction instantiation "LPM_ADD_SUB:inst9"
Info (12133): Instantiated megafunction "LPM_ADD_SUB:inst9" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j3c.tdf
    Info (12023): Found entity 1: add_sub_j3c File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/add_sub_j3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_j3c" for hierarchy "LPM_ADD_SUB:inst9|add_sub_j3c:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Warning (13012): Latch top:inst3|alu:inst6|alusum[15] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[14] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[13] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[12] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[11] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[10] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[9] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[8] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[7] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[6] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[5] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[4] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[3] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[2] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[1] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Warning (13012): Latch top:inst3|alu:inst6|alusum[0] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|q_b[15] File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_brt1.tdf Line: 34
Warning (13012): Latch top:inst3|alu:inst6|alusum[16] has unsafe behavior File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst4|sel_mux_din_reg File: C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 656 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 80 output pins
    Info (21061): Implemented 527 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Fri May 29 21:24:22 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


