{
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 16,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 17,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 15.7,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 17.4,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 17,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 17
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 6.2,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 17,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 17
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 16,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 76.5,
        "simulation_time(ms)": 61.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 8,
        "logic element": 45,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 45,
        "Total Node": 62
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 265.2,
        "simulation_time(ms)": 254.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 15,
        "Po": 8,
        "logic element": 524,
        "latch": 136,
        "Longest Path": 28,
        "Average Path": 5,
        "Estimated LUTs": 524,
        "Total Node": 662
    },
    "common/const_exponentiation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/const_exponentiation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "const_exponentiation_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 18.4,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "common/const_exponentiation/no_arch": {
        "test_name": "common/const_exponentiation/no_arch",
        "generated_blif": "const_exponentiation_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 10.3,
        "simulation_time(ms)": 8.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 42,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 42,
        "Total Node": 42
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.5,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 21.6,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 20,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 23
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 20,
        "latch": 2,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 23
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 19.1,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 24,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 27
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 6.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 24,
        "latch": 2,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 27
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 951.8,
        "simulation_time(ms)": 875.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 3015,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1152,
        "Average Path": 10,
        "Estimated LUTs": 3015,
        "Total Node": 4070
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 23.4,
        "exec_time(ms)": 2359.2,
        "simulation_time(ms)": 2276.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 10337,
        "Longest Path": 2302,
        "Average Path": 17,
        "Estimated LUTs": 10337,
        "Total Node": 10337
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 32.4,
        "simulation_time(ms)": 18.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 47,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 6,
        "Estimated LUTs": 47,
        "Total Node": 66
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 42.1,
        "simulation_time(ms)": 39.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 173,
        "Longest Path": 62,
        "Average Path": 8,
        "Estimated LUTs": 173,
        "Total Node": 173
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.9,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/exponentiation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/exponentiation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "exponentiation_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 40.6,
        "simulation_time(ms)": 25.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 4,
        "logic element": 56,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 56,
        "Total Node": 62
    },
    "common/exponentiation/no_arch": {
        "test_name": "common/exponentiation/no_arch",
        "generated_blif": "exponentiation_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 38.9,
        "simulation_time(ms)": 36.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 4,
        "logic element": 170,
        "Longest Path": 32,
        "Average Path": 6,
        "Estimated LUTs": 170,
        "Total Node": 170
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.9,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 15,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 3.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 16.5,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 17,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 15.9,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 5,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 3.5,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 122.3,
        "simulation_time(ms)": 106.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 33,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 50
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 110.3,
        "simulation_time(ms)": 105.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 16,
        "Po": 8,
        "logic element": 512,
        "latch": 136,
        "Longest Path": 24,
        "Average Path": 6,
        "Estimated LUTs": 512,
        "Total Node": 650
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 34.3,
        "simulation_time(ms)": 20,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 59,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 7,
        "Estimated LUTs": 59,
        "Total Node": 78
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 46.5,
        "simulation_time(ms)": 43.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 189,
        "Longest Path": 65,
        "Average Path": 9,
        "Estimated LUTs": 189,
        "Total Node": 189
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 23.6,
        "simulation_time(ms)": 10.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 67.9,
        "simulation_time(ms)": 64,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 17.9,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.7,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 249.2,
        "simulation_time(ms)": 227.5,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 610,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 610,
        "Total Node": 610
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 240.9,
        "simulation_time(ms)": 230.8,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 610,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 610,
        "Total Node": 610
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 14.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 16.6,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 4
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 16.3,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 53.2,
        "simulation_time(ms)": 38.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 17,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 34
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "generated_blif": "rom_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 144,
        "simulation_time(ms)": 137.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 5,
        "Po": 8,
        "logic element": 317,
        "latch": 136,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 317,
        "Total Node": 455
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 16.7,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 16.7,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.5,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 8
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 17,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 64,
        "simulation_time(ms)": 48.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "generated_blif": "memrd_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 120.2,
        "simulation_time(ms)": 113.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 308,
        "Total Node": 446
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 72.7,
        "simulation_time(ms)": 56.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 62,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 62,
        "Total Node": 87
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 130.7,
        "simulation_time(ms)": 123.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 24,
        "Po": 16,
        "logic element": 549,
        "latch": 144,
        "Longest Path": 24,
        "Average Path": 6,
        "Estimated LUTs": 549,
        "Total Node": 695
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 60.1,
        "simulation_time(ms)": 45.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 23,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 48
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 136.1,
        "simulation_time(ms)": 128.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 8,
        "Po": 16,
        "logic element": 510,
        "latch": 144,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 510,
        "Total Node": 656
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
