<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln295_fu_88_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295" VARIABLE="add_ln295" MODULE="SystemControl_Pipeline_VITIS_LOOP_295_1" LOOP="VITIS_LOOP_295_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln295_fu_94_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295" VARIABLE="icmp_ln295" MODULE="SystemControl_Pipeline_VITIS_LOOP_295_1" LOOP="VITIS_LOOP_295_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_127_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304" VARIABLE="i_11" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln304_fu_133_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304" VARIABLE="icmp_ln304" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U5" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:307" VARIABLE="dc" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U5" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:307" VARIABLE="dc_9" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_217_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_223_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_3_fu_229_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25_3" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_3_fu_235_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25_3" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_241_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_247_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_7_fu_253_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_7" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_8_fu_259_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_8" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_265_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_9_fu_271_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_9" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ymaggreater_fu_277_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38" VARIABLE="ymaggreater" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_283_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="xor_ln39" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_289_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="select_ln39" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ymaggreater_3_fu_297_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="ymaggreater_3" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_fu_395_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40" VARIABLE="res" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_3_fu_305_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25_3" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_311_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="xor_ln25" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_317_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_18_fu_323_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_18" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_17_fu_329_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_17" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_19_fu_335_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_19" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_10_fu_422_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_10" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_20_fu_341_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_20" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_5_fu_347_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_5" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_21_fu_353_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_21" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_22_fu_359_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_22" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_365_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_11_fu_429_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_11" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_6_fu_371_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_6" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_3_fu_377_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18_3" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_23_fu_383_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_23" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_24_fu_389_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_24" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_12_fu_434_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_12" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U4" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:307" VARIABLE="conv" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U5" SOURCE="/usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_print.h:37" VARIABLE="tmp" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op printdouble" ID="" IMPL="auto" LATENCY="0" OPTYPE="printdouble" PRAGMA="" RTLNAME="printdouble_U6" SOURCE="/usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_print.h:39" VARIABLE="_ln39" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U5" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309" VARIABLE="dc_12" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_4_fu_514_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25_4" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_4_fu_520_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25_4" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_5_fu_526_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25_5" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_5_fu_532_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25_5" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_4_fu_538_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25_4" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_10_fu_544_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_10" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_11_fu_550_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_11" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_12_fu_556_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_12" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_25_fu_562_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_25" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_13_fu_568_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_13" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ymaggreater_4_fu_574_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38" VARIABLE="ymaggreater_4" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_1_fu_580_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="xor_ln39_1" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_4_fu_586_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="select_ln39_4" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ymaggreater_5_fu_594_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="ymaggreater_5" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_13_fu_692_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40" VARIABLE="res_13" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_5_fu_602_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25_5" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_1_fu_608_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="xor_ln25_1" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_7_fu_614_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_7" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_27_fu_620_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_27" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_26_fu_626_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_26" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_28_fu_632_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_28" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_15_fu_719_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_15" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_29_fu_638_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_29" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_8_fu_644_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_8" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_30_fu_650_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_30" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_31_fu_656_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_31" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_4_fu_662_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18_4" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_16_fu_726_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_16" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_9_fu_668_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_9" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_5_fu_674_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18_5" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_32_fu_680_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_32" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_33_fu_686_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_33" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_17_fu_731_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_17" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U4" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309" VARIABLE="maxConv" MODULE="SystemControl_Pipeline_VITIS_LOOP_304_3" LOOP="VITIS_LOOP_304_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_88_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321" VARIABLE="add_ln321" MODULE="SystemControl_Pipeline_VITIS_LOOP_321_5" LOOP="VITIS_LOOP_321_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln321_fu_94_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321" VARIABLE="icmp_ln321" MODULE="SystemControl_Pipeline_VITIS_LOOP_321_5" LOOP="VITIS_LOOP_321_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_88_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315" VARIABLE="add_ln315" MODULE="SystemControl_Pipeline_VITIS_LOOP_315_4" LOOP="VITIS_LOOP_315_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln315_fu_94_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315" VARIABLE="icmp_ln315" MODULE="SystemControl_Pipeline_VITIS_LOOP_315_4" LOOP="VITIS_LOOP_315_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_201_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:313" VARIABLE="add_ln313" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_219_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:311" VARIABLE="add_ln311" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U19" SOURCE="/usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_print.h:37" VARIABLE="tmp" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op printdouble" ID="" IMPL="auto" LATENCY="0" OPTYPE="printdouble" PRAGMA="" RTLNAME="printdouble_U21" SOURCE="/usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_print.h:39" VARIABLE="_ln39" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln314_fu_286_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="icmp_ln314" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln314_1_fu_292_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="icmp_ln314_1" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln314_1_fu_310_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="or_ln314_1" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U20" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="tmp_3" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln314_fu_314_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="and_ln314" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln314_2_fu_247_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="icmp_ln314_2" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln314_fu_319_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="xor_ln314" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln314_fu_324_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:314" VARIABLE="or_ln314" MODULE="SystemControl" LOOP="VITIS_LOOP_301_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln112_fu_150_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="icmp_ln112" MODULE="send2AIE_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_156_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="j_2" MODULE="send2AIE_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="rem27_urem_fu_195_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="rem27_urem" MODULE="send2AIE_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_temp_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100" VARIABLE="data_temp" MODULE="send2AIE" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="128 2 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_183_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" VARIABLE="i_6" MODULE="send2AIE" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln102_fu_189_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" VARIABLE="icmp_ln102" MODULE="send2AIE" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_237_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15" MODULE="send2AIE" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_5_fu_243_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15_5" MODULE="send2AIE" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_6_fu_249_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15_6" MODULE="send2AIE" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln112_fu_150_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="icmp_ln112" MODULE="send2AIE_2_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_156_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="j_6" MODULE="send2AIE_2_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="rem27_urem_fu_195_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="rem27_urem" MODULE="send2AIE_2_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_temp_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100" VARIABLE="data_temp" MODULE="send2AIE_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="128 2 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_183_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" VARIABLE="i_4" MODULE="send2AIE_2" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln102_fu_189_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" VARIABLE="icmp_ln102" MODULE="send2AIE_2" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_237_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15" MODULE="send2AIE_2" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_3_fu_243_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15_3" MODULE="send2AIE_2" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_4_fu_249_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15_4" MODULE="send2AIE_2" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln112_fu_150_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="icmp_ln112" MODULE="send2AIE_3_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_156_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="j_4" MODULE="send2AIE_3_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="rem27_urem_fu_195_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" VARIABLE="rem27_urem" MODULE="send2AIE_3_Pipeline_VITIS_LOOP_112_2" LOOP="VITIS_LOOP_112_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_temp_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100" VARIABLE="data_temp" MODULE="send2AIE_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="128 2 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_183_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" VARIABLE="i_2" MODULE="send2AIE_3" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln102_fu_189_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" VARIABLE="icmp_ln102" MODULE="send2AIE_3" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_237_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15" MODULE="send2AIE_3" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_1_fu_243_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15_1" MODULE="send2AIE_3" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_2_fu_249_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15" VARIABLE="xor_ln15_2" MODULE="send2AIE_3" LOOP="VITIS_LOOP_102_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_153_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179" VARIABLE="i_14" MODULE="Send" LOOP="VITIS_LOOP_179_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_159_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179" VARIABLE="icmp_ln179" MODULE="Send" LOOP="VITIS_LOOP_179_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_141_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150" VARIABLE="add_ln150" MODULE="RoundRobin_Pipeline_VITIS_LOOP_150_3" LOOP="VITIS_LOOP_150_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_fu_147_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150" VARIABLE="icmp_ln150" MODULE="RoundRobin_Pipeline_VITIS_LOOP_150_3" LOOP="VITIS_LOOP_150_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln152_fu_157_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:152" VARIABLE="icmp_ln152" MODULE="RoundRobin_Pipeline_VITIS_LOOP_150_3" LOOP="VITIS_LOOP_150_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_141_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142" VARIABLE="add_ln142" MODULE="RoundRobin_Pipeline_VITIS_LOOP_142_2" LOOP="VITIS_LOOP_142_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln142_fu_147_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142" VARIABLE="icmp_ln142" MODULE="RoundRobin_Pipeline_VITIS_LOOP_142_2" LOOP="VITIS_LOOP_142_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln144_fu_157_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144" VARIABLE="icmp_ln144" MODULE="RoundRobin_Pipeline_VITIS_LOOP_142_2" LOOP="VITIS_LOOP_142_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_15_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:256" VARIABLE="j_15" MODULE="RoundRobin_Pipeline_VITIS_LOOP_256_3" LOOP="VITIS_LOOP_256_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln256_fu_87_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:256" VARIABLE="icmp_ln256" MODULE="RoundRobin_Pipeline_VITIS_LOOP_256_3" LOOP="VITIS_LOOP_256_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_14_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261" VARIABLE="j_14" MODULE="RoundRobin_Pipeline_VITIS_LOOP_261_4" LOOP="VITIS_LOOP_261_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln261_fu_87_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261" VARIABLE="icmp_ln261" MODULE="RoundRobin_Pipeline_VITIS_LOOP_261_4" LOOP="VITIS_LOOP_261_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_13_fu_98_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267" VARIABLE="j_13" MODULE="RoundRobin_Pipeline_VITIS_LOOP_267_5" LOOP="VITIS_LOOP_267_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln267_fu_104_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267" VARIABLE="icmp_ln267" MODULE="RoundRobin_Pipeline_VITIS_LOOP_267_5" LOOP="VITIS_LOOP_267_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_12_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275" VARIABLE="j_12" MODULE="RoundRobin_Pipeline_VITIS_LOOP_275_6" LOOP="VITIS_LOOP_275_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln275_fu_87_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275" VARIABLE="icmp_ln275" MODULE="RoundRobin_Pipeline_VITIS_LOOP_275_6" LOOP="VITIS_LOOP_275_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_11_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:280" VARIABLE="j_11" MODULE="RoundRobin_Pipeline_VITIS_LOOP_280_7" LOOP="VITIS_LOOP_280_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln280_fu_87_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:280" VARIABLE="icmp_ln280" MODULE="RoundRobin_Pipeline_VITIS_LOOP_280_7" LOOP="VITIS_LOOP_280_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_138_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198" VARIABLE="add_ln198" MODULE="RoundRobin_Pipeline_VITIS_LOOP_198_2" LOOP="VITIS_LOOP_198_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln198_fu_144_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198" VARIABLE="icmp_ln198" MODULE="RoundRobin_Pipeline_VITIS_LOOP_198_2" LOOP="VITIS_LOOP_198_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_fu_154_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200" VARIABLE="icmp_ln200" MODULE="RoundRobin_Pipeline_VITIS_LOOP_198_2" LOOP="VITIS_LOOP_198_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln200_fu_221_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200" VARIABLE="select_ln200" MODULE="RoundRobin_Pipeline_VITIS_LOOP_198_2" LOOP="VITIS_LOOP_198_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_338_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140" VARIABLE="add_ln140" MODULE="RoundRobin" LOOP="VITIS_LOOP_140_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln140_fu_344_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140" VARIABLE="icmp_ln140" MODULE="RoundRobin" LOOP="VITIS_LOOP_140_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_366_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:141" VARIABLE="add_ln141" MODULE="RoundRobin" LOOP="VITIS_LOOP_140_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_444_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:254" VARIABLE="i_16" MODULE="RoundRobin" LOOP="VITIS_LOOP_254_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln254_fu_450_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:254" VARIABLE="icmp_ln254" MODULE="RoundRobin" LOOP="VITIS_LOOP_254_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_479_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197" VARIABLE="add_ln197" MODULE="RoundRobin" LOOP="VITIS_LOOP_197_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln197_fu_485_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197" VARIABLE="icmp_ln197" MODULE="RoundRobin" LOOP="VITIS_LOOP_197_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln203_fu_495_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:203" VARIABLE="icmp_ln203" MODULE="RoundRobin" LOOP="VITIS_LOOP_197_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln203_fu_546_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:203" VARIABLE="select_ln203" MODULE="RoundRobin" LOOP="VITIS_LOOP_197_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_178_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76" VARIABLE="icmp_ln76" MODULE="receive4AIE_1_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_9_fu_184_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76" VARIABLE="j_9" MODULE="receive4AIE_1_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_240_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:79" VARIABLE="select_ln79" MODULE="receive4AIE_1_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_259_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:80" VARIABLE="select_ln80" MODULE="receive4AIE_1_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="data_temp_13_fu_277_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:82" VARIABLE="data_temp_13" MODULE="receive4AIE_1_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="data_temp_12_fu_284_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:82" VARIABLE="data_temp_12" MODULE="receive4AIE_1_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_263_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69" VARIABLE="i_9" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_269_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69" VARIABLE="icmp_ln69" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U154" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88" VARIABLE="dc" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U155" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88" VARIABLE="dc_3" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_422_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_428_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_1_fu_434_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_1_fu_440_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_498_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_446_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_1_fu_452_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_2_fu_458_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_2" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_502_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_3_fu_464_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_3" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ymaggreater_fu_470_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38" VARIABLE="ymaggreater" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_476_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="xor_ln39" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_482_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="select_ln39" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ymaggreater_1_fu_490_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="ymaggreater_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_fu_506_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40" VARIABLE="res" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_1_fu_533_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_537_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="xor_ln25" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_543_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_1_fu_548_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_2_fu_553_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_2" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_3_fu_559_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_3" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_2_fu_565_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_2" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_4_fu_573_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_4" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_1_fu_577_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_5_fu_583_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_5" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_6_fu_589_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_6" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_594_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_3_fu_600_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_3" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_2_fu_607_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_2" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_1_fu_612_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_7_fu_617_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_7" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_8_fu_622_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_8" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_1_fu_176_p0" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_4" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U153" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88" VARIABLE="conv_1" MODULE="receive4AIE_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_178_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76" VARIABLE="icmp_ln76" MODULE="receive4AIE_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_8_fu_184_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76" VARIABLE="j_8" MODULE="receive4AIE_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_240_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:79" VARIABLE="select_ln79" MODULE="receive4AIE_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_259_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:80" VARIABLE="select_ln80" MODULE="receive4AIE_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="data_temp_9_fu_277_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:82" VARIABLE="data_temp_9" MODULE="receive4AIE_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="data_temp_8_fu_284_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:82" VARIABLE="data_temp_8" MODULE="receive4AIE_Pipeline_VITIS_LOOP_76_2" LOOP="VITIS_LOOP_76_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_263_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69" VARIABLE="i_10" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_269_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69" VARIABLE="icmp_ln69" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U172" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88" VARIABLE="dc" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U173" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88" VARIABLE="dc_6" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_422_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_428_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_2_fu_434_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="or_ln25_2" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_2_fu_440_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="icmp_ln25_2" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_498_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_446_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_4_fu_452_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_4" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_5_fu_458_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_5" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_502_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_6_fu_464_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_6" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ymaggreater_fu_470_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38" VARIABLE="ymaggreater" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_476_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="xor_ln39" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_482_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="select_ln39" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ymaggreater_2_fu_490_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" VARIABLE="ymaggreater_2" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_fu_506_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40" VARIABLE="res" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_2_fu_533_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="and_ln25_2" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_537_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" VARIABLE="xor_ln25" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_543_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_9_fu_548_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_9" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_10_fu_553_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_10" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_11_fu_559_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_11" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_6_fu_565_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_6" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_12_fu_573_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_12" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_3_fu_577_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_3" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_13_fu_583_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_13" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_14_fu_589_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_14" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_594_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_7_fu_600_p3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_7" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_4_fu_607_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18_4" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_2_fu_612_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="or_ln18_2" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_15_fu_617_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_15" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_16_fu_622_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18_16" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_fu_176_p0" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_8" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U171" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88" VARIABLE="conv" MODULE="receive4AIE" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="conv0_channel_U" SOURCE=":0" VARIABLE="conv0_channel" MODULE="dataflow_in_loop_VITIS_LOOP_220_2_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="conv1_channel_U" SOURCE=":0" VARIABLE="conv1_channel" MODULE="dataflow_in_loop_VITIS_LOOP_220_2_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="empty_92_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222" VARIABLE="empty_92" MODULE="dataflow_in_loop_VITIS_LOOP_220_2_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="empty_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222" VARIABLE="empty" MODULE="dataflow_in_loop_VITIS_LOOP_220_2_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln39_fu_178_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39" VARIABLE="icmp_ln39" MODULE="receive4DDR_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_184_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39" VARIABLE="j_7" MODULE="receive4DDR_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_fu_240_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42" VARIABLE="select_ln42" MODULE="receive4DDR_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_259_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43" VARIABLE="select_ln43" MODULE="receive4DDR_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="data_temp_5_fu_277_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45" VARIABLE="data_temp_5" MODULE="receive4DDR_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="data_temp_4_fu_284_p3" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45" VARIABLE="data_temp_4" MODULE="receive4DDR_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_188_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32" VARIABLE="i_8" MODULE="receive4DDR" LOOP="VITIS_LOOP_32_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_194_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32" VARIABLE="icmp_ln32" MODULE="receive4DDR" LOOP="VITIS_LOOP_32_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_162_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188" VARIABLE="i_19" MODULE="Receive" LOOP="VITIS_LOOP_188_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln188_fu_168_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188" VARIABLE="icmp_ln188" MODULE="Receive" LOOP="VITIS_LOOP_188_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="syscontrol_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363" VARIABLE="syscontrol" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="1 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="syscontrol_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363" VARIABLE="syscontrol_1" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="1 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="syscontrol_2_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363" VARIABLE="syscontrol_2" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="1 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="convSet_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362" VARIABLE="convSet" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="32 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="convSet_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362" VARIABLE="convSet_1" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="32 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="bram" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="send_fifo_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364" VARIABLE="send_fifo" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="128 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="bram" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="send_fifo_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364" VARIABLE="send_fifo_1" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="128 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="uram" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="receive_fifo_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365" VARIABLE="receive_fifo" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="2" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="128 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="uram" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="receive_fifo_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365" VARIABLE="receive_fifo_1" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="2" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="128 4096 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="TopPL" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="TopPL" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="58" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="TopPL" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="58" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" VARIABLE="" MODULE="TopPL" LOOP="" BUNDLEDNAME="gmem2" DSP="0" BRAM="58" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" VARIABLE="" MODULE="TopPL" LOOP="" BUNDLEDNAME="gmem3" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="512 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem1" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="512 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem2" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="512 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem3" MODULE="TopPL" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
