// Seed: 3748954316
module module_0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5
    , id_27,
    output wire id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input wire id_15,
    input wor id_16,
    output wand id_17,
    input wand id_18,
    output uwire id_19,
    input tri0 id_20,
    output tri1 id_21,
    input wand id_22,
    input supply0 id_23,
    output wire id_24,
    input wire id_25
);
  assign id_2 = id_16;
  wire id_28;
  xor primCall (
      id_11, id_12, id_15, id_16, id_18, id_20, id_22, id_23, id_25, id_27, id_28, id_3, id_7, id_9
  );
  module_0 modCall_1 ();
endmodule
