
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
5        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22)

*******************************************************************
Modules that may have changed as a result of file changes: 7
MID:  lib.cell.view
0        work.MRSC_decoder.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (may instantiate this module)
1        work.MRSC_encoder.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (may instantiate this module)
2        work.TBEC_RSC_decoder.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (may instantiate this module)
3        work.TBEC_RSC_encoder.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (may instantiate this module)
4        work.ecc_design.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (may instantiate this module)
5        work.fpga_top_design.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (may instantiate this module)
6        work.prj_2_memory_sb.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2024-10-15 17:19:56, 2024-10-15 17:23:22) <-- (module definition)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 13:11:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 13:04:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 13:04:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 13:04:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 13:08:34)
6        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\MRSC_decoder.sv (2024-10-11 10:16:55)
7        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\MRSC_encoder.sv (2024-10-11 10:16:40)
8        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\TBEC_RSC_decoder.sv (2024-10-11 10:16:24)
9        C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\TBEC_RSC_encoder.sv (2024-10-11 10:16:04)
10       C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\design.sv (2024-10-15 15:09:16)
11       C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\ecc_design.sv (2024-10-11 10:15:18)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
