Time resolution is 1 ps
$stop called at time : 800 ns : File "C:/Users/niran/Documents/Main/Verilog Experiments/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" Line 39
