read -sv run_verilog_mid/adder_32b_10_90_9cebfabe85143a47557e4b6f819d1522.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_90_9cebfabe85143a47557e4b6f819d1522_yosys.v
