{
    "def_input_path": "./gcd_floorplan.def",
    "verilog_input_path": "./gcd_floorplan.v",
    "tech_lef_path": "./sky130_fd_sc_hs.tlef",
    "lef_paths": [
        "./sky130_fd_sc_hs_merged.lef",
        "./sky130_ef_io__com_bus_slice_10um.lef",
        "./sky130_ef_io__com_bus_slice_1um.lef",
        "./sky130_ef_io__com_bus_slice_20um.lef",
        "./sky130_ef_io__com_bus_slice_5um.lef",
        "./sky130_ef_io__connect_vcchib_vccd_and_vswitch_vddio_slice_20um.lef",
        "./sky130_ef_io__corner_pad.lef",
        "./sky130_ef_io__disconnect_vccd_slice_5um.lef",
        "./sky130_ef_io__disconnect_vdda_slice_5um.lef",
        "./sky130_ef_io__gpiov2_pad_wrapped.lef",
        "./sky130_ef_io__vccd_hvc_pad.lef",
        "./sky130_ef_io__vccd_lvc_pad.lef",
        "./sky130_ef_io__vdda_hvc_pad.lef",
        "./sky130_ef_io__vdda_lvc_pad.lef",
        "./sky130_ef_io__vddio_hvc_pad.lef",
        "./sky130_ef_io__vddio_lvc_pad.lef",
        "./sky130_ef_io__vssa_hvc_pad.lef",
        "./sky130_ef_io__vssa_lvc_pad.lef",
        "./sky130_ef_io__vssd_hvc_pad.lef",
        "./sky130_ef_io__vssd_lvc_pad.lef",
        "./sky130_ef_io__vssio_hvc_pad.lef",
        "./sky130_ef_io__vssio_lvc_pad.lef",
        "./sky130_fd_io__top_xres4v2.lef",
        "./sky130io_fill.lef",
        "./sky130_sram_1rw1r_128x256_8.lef",
        "./sky130_sram_1rw1r_44x64_8.lef",
        "./sky130_sram_1rw1r_64x256_8.lef",
        "./sky130_sram_1rw1r_80x64_8.lef"
    ],
    "lib_paths": [
        "./sky130_fd_sc_hs__tt_025C_1v80.lib",
        "./sky130_dummy_io.lib",
        "./sky130_sram_1rw1r_128x256_8_TT_1p8V_25C.lib",
        "./sky130_sram_1rw1r_44x64_8_TT_1p8V_25C.lib",
        "./sky130_sram_1rw1r_64x256_8_TT_1p8V_25C.lib",
        "./sky130_sram_1rw1r_80x64_8_TT_1p8V_25C.lib"
    ],
    "sdc_path": "./gcd.sdc",
    "spef_path": "/gcd.spef",
    "max_lib_paths": [],
    "min_lib_paths": [],
    "rcworst_path": "",
    "rcbest_path": ""
}