read -sv ./Core.v
hierarchy -top Core
proc; opt; techmap; opt
show
write_verilog synth.v
