$comment
	File created using the following command:
		vcd file Aula02_Decodificador.msim.vcd -direction
$end
$date
	Tue Sep  9 14:41:46 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Aula02_Decodificador_vlg_vec_tst $end
$var reg 1 ! D0 $end
$var reg 1 " D1 $end
$var wire 1 # Y0 $end
$var wire 1 $ Y1 $end
$var wire 1 % Y2 $end
$var wire 1 & Y3 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Y0~output_o $end
$var wire 1 . Y1~output_o $end
$var wire 1 / Y2~output_o $end
$var wire 1 0 Y3~output_o $end
$var wire 1 1 D1~input_o $end
$var wire 1 2 D0~input_o $end
$var wire 1 3 inst~combout $end
$var wire 1 4 inst2~0_combout $end
$var wire 1 5 inst2~1_combout $end
$var wire 1 6 inst2~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#5000
1!
12
13
14
1.
0-
0#
1$
#10000
1"
0!
11
02
15
04
0.
1/
1%
0$
#15000
1!
12
16
05
0/
10
1&
0%
#20000
0"
0!
01
02
03
06
00
1-
1#
0&
#25000
1!
12
13
14
1.
0-
0#
1$
#30000
1"
0!
11
02
15
04
0.
1/
1%
0$
#35000
1!
12
16
05
0/
10
1&
0%
#40000
0"
0!
01
02
03
06
00
1-
1#
0&
#45000
1!
12
13
14
1.
0-
0#
1$
#50000
1"
0!
11
02
15
04
0.
1/
1%
0$
#55000
1!
12
16
05
0/
10
1&
0%
#60000
0"
0!
01
02
03
06
00
1-
1#
0&
#65000
1!
12
13
14
1.
0-
0#
1$
#70000
1"
0!
11
02
15
04
0.
1/
1%
0$
#75000
1!
12
16
05
0/
10
1&
0%
#80000
