strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_87:AL"	 [def_var="['b_reg', 'a_reg']",
		label="Leaf_87:AL"];
	"92:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f40578ae1d0>",
		clk_sens=True,
		fillcolor=gold,
		label="92:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_reg', 'a_reg']"];
	"Leaf_87:AL" -> "92:AL";
	"96:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4057896b10>",
		def_var="['p']",
		fillcolor=deepskyblue,
		label="96:AS
p = prod;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['prod']"];
	"Leaf_92:AL"	 [def_var="['prod']",
		label="Leaf_92:AL"];
	"Leaf_92:AL" -> "96:AS";
	"87:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4057892b50>",
		fillcolor=turquoise,
		label="87:BL
a_reg <= a;
b_reg <= b;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4057892110>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f405789cf10>]",
		style=filled,
		typ=Block];
	"87:BL" -> "Leaf_87:AL"	 [cond="[]",
		lineno=None];
	"87:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4057892f10>",
		clk_sens=True,
		fillcolor=gold,
		label="87:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'b']"];
	"87:AL" -> "87:BL"	 [cond="[]",
		lineno=None];
	"92:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4057896990>",
		fillcolor=turquoise,
		label="92:BL
prod <= a_reg * b_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4057896d50>]",
		style=filled,
		typ=Block];
	"92:BL" -> "Leaf_92:AL"	 [cond="[]",
		lineno=None];
	"92:AL" -> "92:BL"	 [cond="[]",
		lineno=None];
}
