

================================================================
== Synthesis Summary Report of 'inner_product'
================================================================
+ General Information: 
    * Date:           Fri Feb 24 12:56:37 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        InnerProduct
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |     Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |          |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ inner_product  |    II|  0.87|        7|  28.000|         -|        1|     -|       yes|     -|  8 (1%)|  440 (~0%)|  57 (~0%)|    -|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a_0       | ap_none | 16       |
| a_1       | ap_none | 16       |
| a_2       | ap_none | 16       |
| a_3       | ap_none | 16       |
| a_4       | ap_none | 16       |
| a_5       | ap_none | 16       |
| a_6       | ap_none | 16       |
| a_7       | ap_none | 16       |
| b_0       | ap_none | 16       |
| b_1       | ap_none | 16       |
| b_2       | ap_none | 16       |
| b_3       | ap_none | 16       |
| b_4       | ap_none | 16       |
| b_5       | ap_none | 16       |
| b_6       | ap_none | 16       |
| b_7       | ap_none | 16       |
| s         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| a        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| b        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| s        | out       | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>& |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a_0          | port    |
| a        | a_1          | port    |
| a        | a_2          | port    |
| a        | a_3          | port    |
| a        | a_4          | port    |
| a        | a_5          | port    |
| a        | a_6          | port    |
| a        | a_7          | port    |
| b        | b_0          | port    |
| b        | b_1          | port    |
| b        | b_2          | port    |
| b        | b_3          | port    |
| b        | b_4          | port    |
| b        | b_5          | port    |
| b        | b_6          | port    |
| b        | b_7          | port    |
| s        | s            | port    |
| s        | s_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+-------------+-----+--------+---------+
| + inner_product                     | 8   |        |             |     |        |         |
|   mac_muladd_16s_16s_16ns_16_4_1_U5 | 1   |        | acc_V       | mul | dsp48  | 3       |
|   mul_mul_16s_16s_16_4_1_U1         | 1   |        | mul_ln859   | mul | dsp48  | 3       |
|   mul_mul_16s_16s_16_4_1_U2         | 1   |        | mul_ln859_1 | mul | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U6 | 1   |        | mul_ln859_2 | mul | dsp48  | 3       |
|   mul_mul_16s_16s_16_4_1_U3         | 1   |        | mul_ln859_3 | mul | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U7 | 1   |        | mul_ln859_4 | mul | dsp48  | 3       |
|   mul_mul_16s_16s_16_4_1_U4         | 1   |        | mul_ln859_5 | mul | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U8 | 1   |        | mul_ln859_6 | mul | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U5 | 1   |        | add_ln859   | add | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U6 | 1   |        | add_ln859_1 | add | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U7 | 1   |        | add_ln859_3 | add | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U8 | 1   |        | add_ln859_4 | add | dsp48  | 3       |
|   add_ln859_5_fu_159_p2             | -   |        | add_ln859_5 | add | fabric | 0       |
+-------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+--------------------------------------------------------------+
| Type            | Options                   | Location                                                     |
+-----------------+---------------------------+--------------------------------------------------------------+
| array_partition | variable=a complete dim=1 | InnerProduct/solution3/directives.tcl:9 in inner_product, a  |
| array_partition | variable=b complete dim=1 | InnerProduct/solution3/directives.tcl:10 in inner_product, b |
| pipeline        |                           | InnerProduct/solution3/directives.tcl:7 in inner_product     |
+-----------------+---------------------------+--------------------------------------------------------------+


