Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 10 19:54:57 2020
| Host         : 119L08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_9_control_sets_placed.rpt
| Design       : project_9
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              74 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+------------------+------------------+----------------+
|  flag_suma_reg_i_2_n_0 |                       |                  |                2 |              4 |
|  clk_IBUF_BUFG         | contador_unidades_seg | inicio_IBUF      |                3 |              8 |
|  clk_IBUF_BUFG         | contador_decenas_seg0 | inicio_IBUF      |                2 |              8 |
|  clk_IBUF_BUFG         | enable_seg_aux        | inicio_IBUF      |                1 |              8 |
|  clk_IBUF_BUFG         |                       | inicio_IBUF      |               13 |             74 |
+------------------------+-----------------------+------------------+------------------+----------------+


