#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 24 16:31:15 2024
# Process ID: 16076
# Current directory: D:/GitHub/S4_APP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10004 D:\GitHub\S4_APP2\pb_logique_seq.xpr
# Log file: D:/GitHub/S4_APP2/vivado.log
# Journal file: D:/GitHub/S4_APP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/S4_APP2/pb_logique_seq.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/PC/Documents/GitHub/S4_APP2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compteur_nbits_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_decod_i2s_v1b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/design_1_mef_decod_i2s_v1b_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_decod_i2s_v1b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/design_1_mef_decod_i2s_v1b_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_decod_i2s_v1b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/design_1_mef_decod_i2s_v1b_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_decod_i2s_v1b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/design_1_mef_decod_i2s_v1b_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_decod_i2s_v1b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/design_1_mef_decod_i2s_v1b_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_24b_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mef_cod_i2s_vsb_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_reg_dec_24b_fd_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_affhexPmodSSD_v3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_calcul_param_3_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mux4_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_sig_fct_sat_dure_0_1' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_module_commande_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/design_1_module_commande_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_module_commande_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/design_1_module_commande_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_module_commande_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/design_1_module_commande_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_module_commande_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/design_1_module_commande_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_module_commande_0_0' generated file not found 'd:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/design_1_module_commande_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1143.629 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_7bits
Adding component instance block -- xilinx.com:module_ref:mef_decod_i2s_v1b:1.0 - MEF_decodeur_i2s
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_droite
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_gauche
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b:1.0 - registre_decalage_24bits
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_nbits_0
Adding component instance block -- xilinx.com:module_ref:mef_cod_i2s_vsb:1.0 - mef_cod_i2s_vsb_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b_fd:1.0 - reg_dec_24b_fd_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:affhexPmodSSD_v3:1.0 - M10_conversion_affichage
Adding component instance block -- xilinx.com:module_ref:calcul_param_1:1.0 - M5_parametre_1
Adding component instance block -- xilinx.com:module_ref:calcul_param_2:1.0 - M6_parametre_2
Adding component instance block -- xilinx.com:module_ref:calcul_param_3:1.0 - M7_parametre_3
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_fonction
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_parametre
Adding component instance block -- xilinx.com:module_ref:sig_fct_3:1.0 - M4_fonction3
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M2_fonction_distortion_dure1
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M3_fonction_distorsion_dure2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - parametre_0
Adding component instance block -- xilinx.com:module_ref:module_commande:1.0 - M8_commande
Successfully read diagram <design_1> from block design file <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1188.535 ; gain = 44.906
set_property top module_commande_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_module_reference design_1_compteur_nbits_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_compteur_nbits_0_0 from compteur_nbits_v1_0 1.0 to compteur_nbits_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_mef_decod_i2s_v1b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_cpt_bit_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mef_decod_i2s_v1b_0_0 from mef_decod_i2s_v1b_v1_0 1.0 to mef_decod_i2s_v1b_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.008 ; gain = 0.840
update_module_reference {design_1_reg_24b_0_0 design_1_reg_24b_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_24b_0_0 from reg_24b_v1_0 1.0 to reg_24b_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_24b_0_1 from reg_24b_v1_0 1.0 to reg_24b_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.867 ; gain = 0.859
update_module_reference design_1_reg_dec_24b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_dec_24b_0_0 from reg_dec_24b_v1_0 1.0 to reg_dec_24b_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.328 ; gain = 0.461
update_module_reference design_1_compteur_nbits_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_compteur_nbits_0_1 from compteur_nbits_v1_0 1.0 to compteur_nbits_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.891 ; gain = 0.562
update_module_reference design_1_mef_cod_i2s_vsb_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_cpt_bit_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mef_cod_i2s_vsb_0_0 from mef_cod_i2s_vsb_v1_0 1.0 to mef_cod_i2s_vsb_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.141 ; gain = 0.250
update_module_reference design_1_mux2_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mux2_0_0 from mux2_v1_0 1.0 to mux2_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.699 ; gain = 0.559
update_module_reference design_1_reg_dec_24b_fd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_reg_dec_24b_fd_0_0 from reg_dec_24b_fd_v1_0 1.0 to reg_dec_24b_fd_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.391 ; gain = 1.691
update_module_reference design_1_calcul_param_1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_1_0_0 from calcul_param_1_v1_0 1.0 to calcul_param_1_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.184 ; gain = 0.793
update_module_reference design_1_calcul_param_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_2_0_0 from calcul_param_2_v1_0 1.0 to calcul_param_2_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.562 ; gain = 0.379
update_module_reference design_1_calcul_param_3_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_3_0_0 from calcul_param_3_v1_0 1.0 to calcul_param_3_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1259.754 ; gain = 2.191
update_module_reference {design_1_mux4_0_0 design_1_mux4_0_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mux4_0_0 from mux4_v1_0 1.0 to mux4_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_mux4_0_1 from mux4_v1_0 1.0 to mux4_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.121 ; gain = 1.367
update_module_reference design_1_sig_fct_3_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sig_fct_3_0_0 from sig_fct_3_v1_0 1.0 to sig_fct_3_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1261.633 ; gain = 0.512
update_module_reference {design_1_sig_fct_sat_dure_0_0 design_1_sig_fct_sat_dure_0_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sig_fct_sat_dure_0_0 from sig_fct_sat_dure_v1_0 1.0 to sig_fct_sat_dure_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_sig_fct_sat_dure_0_1 from sig_fct_sat_dure_v1_0 1.0 to sig_fct_sat_dure_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.871 ; gain = 2.238
update_module_reference design_1_module_commande_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_module_commande_0_0 from module_commande_v1_0 1.0 to module_commande_v1_0 1.0
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.969 ; gain = 4.098
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'module_commande_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj module_commande_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conditionne_btn_v7'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'strb_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [\conditionne_btn_v7(mode_simul='...]
Compiling architecture behavior of entity xil_defaultlib.module_commande [\module_commande(mode_simulation...]
Compiling architecture behavioral of entity xil_defaultlib.module_commande_tb
Built simulation snapshot module_commande_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/xsim.dir/module_commande_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 24 17:54:06 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "module_commande_tb_behav -key {Behavioral:sim_1:Functional:module_commande_tb} -tclbatch {module_commande_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source module_commande_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'module_commande_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.793 ; gain = 40.215
run 600 us
Warning: L'etat n'est pas celui attendu
Time: 200302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 220302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 240302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 280302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 300302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 320302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 360302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 380302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 400302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 440302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 460302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 480302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
open_bd_design {D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
source D:/GitHub/S4_APP2/schema.tcl
# highlight_objects [get_bd_cells M5_parametre_1] -color red
# highlight_objects [get_bd_cells M6_parametre_2] -color red
# highlight_objects [get_bd_cells M8_commande] -color red
# highlight_objects [get_bd_cells M1_decodeur_i2s/MEF_decodeur_i2s] -color red
# set curDir [get_property DIRECTORY [current_project]]
# set_property location {1 178 353} [get_bd_cells M1_decodeur_i2s]
# set_property location {2 448 219} [get_bd_cells M2_fonction_distortion_dure1]
# set_property location {2 434 305} [get_bd_cells M3_fonction_distorsion_dure2]
# set_property location {2 410 384} [get_bd_cells M4_fonction3]
# set_property location {2.5 737 268} [get_bd_cells Multiplexeur_choix_fonction]
# set_property location {1 139 570} [get_bd_cells M9_codeur_i2s]
# set_property location {2 429 734} [get_bd_cells M8_commande]
# set_property location {3.5 1059 166} [get_bd_cells M5_parametre_1]
# set_property location {4 1057 59} [get_bd_cells parametre_0]
# set_property location {4 1026 341} [get_bd_cells M6_parametre_2]
# set_property location {4 1070 477} [get_bd_cells M7_parametre_3]
# set_property location {4.5 1369 284} [get_bd_cells Multiplexeur_choix_parametre]
# set_property location {5.5 1637 268} [get_bd_cells M10_conversion_affichage]
# set_property location {-72 570} [get_bd_ports o_pbdat]
# set_property location {-134 728} [get_bd_ports i_btn]
# set_property location {-116 750} [get_bd_ports i_sw]
# set_property location {-89 380} [get_bd_ports clk_100MHz]
# set_property location {-95 357} [get_bd_ports i_lrc]
# set_property location {-96 341} [get_bd_ports i_recdat]
# set_property location {2130 272} [get_bd_ports JPmod]
# set_property location {2130 120} [get_bd_ports o_param]
# set_property location {2130 700} [get_bd_ports o_sel_fct]
# set_property location {2130 725} [get_bd_ports o_sel_par]
# set_property USER_COMMENTS.comment_1 {Modules à modifier:
# MEF_decodeur_i2s (dans M1_decodeur_i2s)
# M5_parametre_1
# M6_parametre_2
# M8_commande
# Pour plus de clarté, vous pouvez cacher les fils pour les horloges
# et les resets dans les paramètres (engrenage en haut a droite de cette fenêtre).
# } [current_bd_design]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\imports\new\mef_decod_i2s_v1b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\imports\new\module_commande.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'module_commande_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj module_commande_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [\conditionne_btn_v7(mode_simul='...]
Compiling architecture behavior of entity xil_defaultlib.module_commande [\module_commande(mode_simulation...]
Compiling architecture behavioral of entity xil_defaultlib.module_commande_tb
Built simulation snapshot module_commande_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "module_commande_tb_behav -key {Behavioral:sim_1:Functional:module_commande_tb} -tclbatch {module_commande_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source module_commande_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'module_commande_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1338.984 ; gain = 2.168
run 600 us
Warning: L'etat n'est pas celui attendu
Time: 200302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 220302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 240302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 280302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 300302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 320302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 360302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 380302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 400302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 440302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 460302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 480302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'module_commande_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj module_commande_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [\conditionne_btn_v7(mode_simul='...]
Compiling architecture behavior of entity xil_defaultlib.module_commande [\module_commande(mode_simulation...]
Compiling architecture behavioral of entity xil_defaultlib.module_commande_tb
Built simulation snapshot module_commande_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "module_commande_tb_behav -key {Behavioral:sim_1:Functional:module_commande_tb} -tclbatch {module_commande_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source module_commande_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'module_commande_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.527 ; gain = 0.000
run 600 us
Warning: L'etat n'est pas S0 après la reinitialisation
Time: 160302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 180302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 200302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 220302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 240302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 260302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 280302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 300302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 320302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 340302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 360302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 380302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 400302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 420302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 440302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 460302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 480302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'module_commande_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj module_commande_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2151.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [\conditionne_btn_v7(mode_simul='...]
Compiling architecture behavior of entity xil_defaultlib.module_commande [\module_commande(mode_simulation...]
Compiling architecture behavioral of entity xil_defaultlib.module_commande_tb
Built simulation snapshot module_commande_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2151.527 ; gain = 0.000
run 600 us
Warning: L'etat n'est pas celui attendu
Time: 200302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 220302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 240302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 280302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 300302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 320302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 360302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 380302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 400302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 440302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 460302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
Warning: L'etat n'est pas celui attendu
Time: 480302 ns  Iteration: 0  Process: /module_commande_tb/tb  File: D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'module_commande_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj module_commande_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2183.957 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot module_commande_tb_behav xil_defaultlib.module_commande_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [\conditionne_btn_v7(mode_simul='...]
Compiling architecture behavior of entity xil_defaultlib.module_commande [\module_commande(mode_simulation...]
Compiling architecture behavioral of entity xil_defaultlib.module_commande_tb
Built simulation snapshot module_commande_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2183.957 ; gain = 0.000
run 600 us
set_property top mef_decod_i2s_v1b [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch Behavioral [get_filesets sim_1]
set_property top_file D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mef_decod_i2s_v1b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mef_decod_i2s_v1b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_decod_i2s_v1b'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mef_decod_i2s_v1b_behav xil_defaultlib.mef_decod_i2s_v1b -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mef_decod_i2s_v1b_behav xil_defaultlib.mef_decod_i2s_v1b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd, line 64. Unresolved signal "etat_suivant" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top simul_module_sig_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_bd_design [get_bd_designs design_1]
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_24bits_droite/i_reset (associated clock /M1_decodeur_i2s/registre_24bits_droite/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_24bits_gauche/i_reset (associated clock /M1_decodeur_i2s/registre_24bits_gauche/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_decalage_24bits/i_reset (associated clock /M1_decodeur_i2s/registre_decalage_24bits/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M9_codeur_i2s/reg_dec_24b_fd_0/i_reset (associated clock /M9_codeur_i2s/reg_dec_24b_fd_0/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M10_conversion_affichage/reset (associated clock /M10_conversion_affichage/clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
Wrote  : <D:\GitHub\S4_APP2\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/compteur_7bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/MEF_decodeur_i2s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/registre_24bits_droite .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/registre_24bits_gauche .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/registre_decalage_24bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M1_decodeur_i2s/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/compteur_nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/mef_cod_i2s_vsb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M9_codeur_i2s/reg_dec_24b_fd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M5_parametre_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M6_parametre_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M7_parametre_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplexeur_choix_fonction .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplexeur_choix_parametre .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M4_fonction3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M2_fonction_distortion_dure1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M3_fonction_distorsion_dure2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M8_commande .
Exporting to file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2183.957 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Exporting to file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_cod_i2s_vsb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_cod_i2s_vsb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b_fd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b_fd'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/affhex_pmodssd_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'affhexPmodSSD_v3'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_3'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_3'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_sat_dure'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_0/sim/design_1_compteur_nbits_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/sim/design_1_mef_decod_i2s_v1b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_decod_i2s_v1b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_0/sim/design_1_reg_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_1/sim/design_1_reg_24b_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_0_0/sim/design_1_reg_dec_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_1/sim/design_1_compteur_nbits_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_cod_i2s_vsb_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux2_0_0/sim/design_1_mux2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/sim/design_1_reg_dec_24b_fd_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_fd_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/sim/design_1_affhexPmodSSD_v3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_affhexPmodSSD_v3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_1_0_0/sim/design_1_calcul_param_1_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_1_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_2_0_0/sim/design_1_calcul_param_2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_3_0_0/sim/design_1_calcul_param_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_0/sim/design_1_mux4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_1/sim/design_1_mux4_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_3_0_0/sim/design_1_sig_fct_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_0/sim/design_1_sig_fct_sat_dure_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/sim/design_1_sig_fct_sat_dure_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_module_commande_0_0/sim/design_1_module_commande_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_module_commande_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M1_decodeur_i2s_imp_17RYJKZ'
INFO: [VRFC 10-3107] analyzing entity 'M9_codeur_i2s_imp_1VJCTGL'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simul_module_sig_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2183.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd, line 64. Unresolved signal "etat_suivant" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2183.957 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "i_lrc". [D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "i_lrc". [D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd:80]
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Exporting to file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Exporting to file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_decod_i2s_v1b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M1_decodeur_i2s_imp_17RYJKZ'
INFO: [VRFC 10-3107] analyzing entity 'M9_codeur_i2s_imp_1VJCTGL'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd, line 64. Unresolved signal "etat_suivant" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2183.957 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Exporting to file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Exporting to file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/GitHub/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_decod_i2s_v1b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M1_decodeur_i2s_imp_17RYJKZ'
INFO: [VRFC 10-3107] analyzing entity 'M9_codeur_i2s_imp_1VJCTGL'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd, line 64. Unresolved signal "etat_suivant" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP2/pb_logique_seq.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2183.957 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 18:57:49 2024...
