Analysis & Synthesis report for Lab3
Fri Mar 04 11:42:18 2016
Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|ded_mult_dj81:ded_mult1|dffpipe_q1c:pre_result
 15. Parameter Settings for User Entity Instance: mux_seg7:inst20|lpm_mux:LPM_MUX_component
 16. Parameter Settings for User Entity Instance: button_debouncer:inst6
 17. Parameter Settings for User Entity Instance: altmult_accum0:inst10|altmult_accum:altmult_accum_component
 18. Parameter Settings for User Entity Instance: button_debouncer:inst
 19. Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Mod2
 24. altmult_accum Parameter Settings by Entity Instance
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 04 11:42:18 2016    ;
; Quartus II Version                 ; 10.1 Build 153 11/29/2010 SJ Web Edition ;
; Revision Name                      ; Lab3                                     ;
; Top-level Entity Name              ; Lab3                                     ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 405                                      ;
;     Total combinational functions  ; 395                                      ;
;     Dedicated logic registers      ; 41                                       ;
; Total registers                    ; 41                                       ;
; Total pins                         ; 41                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 1                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Lab3               ; Lab3               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; Overflow_Seg7.v                  ; yes             ; User Verilog HDL File              ; D:/hw2/lab3/Overflow_Seg7.v                                      ;
; Bin2Dec.v                        ; yes             ; User Verilog HDL File              ; D:/hw2/lab3/Bin2Dec.v                                            ;
; button_debouncer.v               ; yes             ; User Verilog HDL File              ; D:/hw2/lab3/button_debouncer.v                                   ;
; altmult_accum0.v                 ; yes             ; User Wizard-Generated File         ; D:/hw2/lab3/altmult_accum0.v                                     ;
; mux_seg7.v                       ; yes             ; User Wizard-Generated File         ; D:/hw2/lab3/mux_seg7.v                                           ;
; Lab3.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/hw2/lab3/Lab3.bdf                                             ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf       ;
; db/mux_irc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/mux_irc.tdf                                       ;
; altmult_accum.tdf                ; yes             ; Megafunction                       ; c:/altera/10.1/quartus/libraries/megafunctions/altmult_accum.tdf ;
; db/mult_accum_4362.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/mult_accum_4362.tdf                               ;
; db/ded_mult_dj81.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/ded_mult_dj81.tdf                                 ;
; db/dffpipe_q1c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/dffpipe_q1c.tdf                                   ;
; db/zaccum_t7j.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/zaccum_t7j.tdf                                    ;
; db/accum_oem.tdf                 ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/accum_oem.tdf                                     ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_divide.tdf    ;
; db/lpm_divide_soo.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_divide_soo.tdf                                ;
; db/abs_divider_ucg.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/abs_divider_ucg.tdf                               ;
; db/alt_u_div_h8f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/alt_u_div_h8f.tdf                                 ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/add_sub_unc.tdf                                   ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/add_sub_vnc.tdf                                   ;
; db/lpm_abs_6v9.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_abs_6v9.tdf                                   ;
; db/lpm_divide_gvo.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_divide_gvo.tdf                                ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/abs_divider_kbg.tdf                               ;
; db/alt_u_div_t5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/alt_u_div_t5f.tdf                                 ;
; db/lpm_abs_st9.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_abs_st9.tdf                                   ;
; db/lpm_divide_ino.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_divide_ino.tdf                                ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/abs_divider_jbg.tdf                               ;
; db/alt_u_div_r5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/alt_u_div_r5f.tdf                                 ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_abs_5v9.tdf                                   ;
; db/lpm_divide_3uo.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_divide_3uo.tdf                                ;
; db/abs_divider_7ag.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/abs_divider_7ag.tdf                               ;
; db/alt_u_div_33f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/alt_u_div_33f.tdf                                 ;
; db/lpm_abs_pt9.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_abs_pt9.tdf                                   ;
; db/lpm_divide_fno.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/lpm_divide_fno.tdf                                ;
; db/abs_divider_gbg.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/abs_divider_gbg.tdf                               ;
; db/alt_u_div_l5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/hw2/lab3/db/alt_u_div_l5f.tdf                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 405       ;
;                                             ;           ;
; Total combinational functions               ; 395       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 108       ;
;     -- 3 input functions                    ; 93        ;
;     -- <=2 input functions                  ; 194       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 261       ;
;     -- arithmetic mode                      ; 134       ;
;                                             ;           ;
; Total registers                             ; 41        ;
;     -- Dedicated logic registers            ; 41        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 41        ;
; Embedded Multiplier 9-bit elements          ; 1         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 31        ;
; Total fan-out                               ; 1233      ;
; Average fan-out                             ; 2.34      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab3                                         ; 395 (3)           ; 41 (0)       ; 0           ; 1            ; 1       ; 0         ; 41   ; 0            ; |Lab3                                                                                                                               ;              ;
;    |Bin2Dec:inst17|                           ; 305 (16)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17                                                                                                                ;              ;
;       |lpm_divide:Div1|                       ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div1                                                                                                ;              ;
;          |lpm_divide_gvo:auto_generated|      ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated                                                                  ;              ;
;             |abs_divider_kbg:divider|         ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider                                          ;              ;
;                |alt_u_div_t5f:divider|        ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider                    ;              ;
;                |lpm_abs_6v9:my_abs_num|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num                   ;              ;
;       |lpm_divide:Div2|                       ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div2                                                                                                ;              ;
;          |lpm_divide_3uo:auto_generated|      ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div2|lpm_divide_3uo:auto_generated                                                                  ;              ;
;             |abs_divider_7ag:divider|         ; 84 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div2|lpm_divide_3uo:auto_generated|abs_divider_7ag:divider                                          ;              ;
;                |alt_u_div_33f:divider|        ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div2|lpm_divide_3uo:auto_generated|abs_divider_7ag:divider|alt_u_div_33f:divider                    ;              ;
;                |lpm_abs_st9:my_abs_num|       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Div2|lpm_divide_3uo:auto_generated|abs_divider_7ag:divider|lpm_abs_st9:my_abs_num                   ;              ;
;       |lpm_divide:Mod1|                       ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod1                                                                                                ;              ;
;          |lpm_divide_ino:auto_generated|      ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod1|lpm_divide_ino:auto_generated                                                                  ;              ;
;             |abs_divider_jbg:divider|         ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod1|lpm_divide_ino:auto_generated|abs_divider_jbg:divider                                          ;              ;
;                |alt_u_div_r5f:divider|        ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod1|lpm_divide_ino:auto_generated|abs_divider_jbg:divider|alt_u_div_r5f:divider                    ;              ;
;       |lpm_divide:Mod2|                       ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod2                                                                                                ;              ;
;          |lpm_divide_fno:auto_generated|      ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod2|lpm_divide_fno:auto_generated                                                                  ;              ;
;             |abs_divider_gbg:divider|         ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod2|lpm_divide_fno:auto_generated|abs_divider_gbg:divider                                          ;              ;
;                |alt_u_div_l5f:divider|        ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Bin2Dec:inst17|lpm_divide:Mod2|lpm_divide_fno:auto_generated|abs_divider_gbg:divider|alt_u_div_l5f:divider                    ;              ;
;    |altmult_accum0:inst10|                    ; 10 (0)            ; 10 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Lab3|altmult_accum0:inst10                                                                                                         ;              ;
;       |altmult_accum:altmult_accum_component| ; 10 (0)            ; 10 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Lab3|altmult_accum0:inst10|altmult_accum:altmult_accum_component                                                                   ;              ;
;          |mult_accum_4362:auto_generated|     ; 10 (0)            ; 10 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Lab3|altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated                                    ;              ;
;             |ded_mult_dj81:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Lab3|altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|ded_mult_dj81:ded_mult1            ;              ;
;             |zaccum_t7j:zaccum2|              ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2                 ;              ;
;                |accum_oem:accum|              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum ;              ;
;    |button_debouncer:inst6|                   ; 44 (44)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|button_debouncer:inst6                                                                                                        ;              ;
;    |button_debouncer:inst|                    ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|button_debouncer:inst                                                                                                         ;              ;
;    |mux_seg7:inst20|                          ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|mux_seg7:inst20                                                                                                               ;              ;
;       |lpm_mux:LPM_MUX_component|             ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|mux_seg7:inst20|lpm_mux:LPM_MUX_component                                                                                     ;              ;
;          |mux_irc:auto_generated|             ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|mux_seg7:inst20|lpm_mux:LPM_MUX_component|mux_irc:auto_generated                                                              ;              ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+---------------------+---------+--------------+--------------+-----------------------------+------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File              ;
+--------+---------------------+---------+--------------+--------------+-----------------------------+------------------------------+
; Altera ; ALTMULT_ACCUM (MAC) ; 10.1    ; N/A          ; N/A          ; |Lab3|altmult_accum0:inst10 ; D:/hw2/lab3/altmult_accum0.v ;
; Altera ; LPM_MUX             ; 10.1    ; N/A          ; N/A          ; |Lab3|mux_seg7:inst20       ; D:/hw2/lab3/mux_seg7.v       ;
+--------+---------------------+---------+--------------+--------------+-----------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                               ;
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                                                                                                                 ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; inst15                                             ; altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|dffe7 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                                                                                                                     ;                        ;
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|sign_data_regr ; Stuck at GND due to stuck port data_in         ;
; altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|dffe6          ; Lost fanout                                    ;
; altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|dffe5          ; Lost fanout                                    ;
; button_debouncer:inst|counter[20]                                                                                                            ; Merged with button_debouncer:inst6|counter[20] ;
; button_debouncer:inst|counter[19]                                                                                                            ; Merged with button_debouncer:inst6|counter[19] ;
; button_debouncer:inst|counter[18]                                                                                                            ; Merged with button_debouncer:inst6|counter[18] ;
; button_debouncer:inst|counter[17]                                                                                                            ; Merged with button_debouncer:inst6|counter[17] ;
; button_debouncer:inst|counter[16]                                                                                                            ; Merged with button_debouncer:inst6|counter[16] ;
; button_debouncer:inst|counter[15]                                                                                                            ; Merged with button_debouncer:inst6|counter[15] ;
; button_debouncer:inst|counter[14]                                                                                                            ; Merged with button_debouncer:inst6|counter[14] ;
; button_debouncer:inst|counter[13]                                                                                                            ; Merged with button_debouncer:inst6|counter[13] ;
; button_debouncer:inst|counter[12]                                                                                                            ; Merged with button_debouncer:inst6|counter[12] ;
; button_debouncer:inst|counter[11]                                                                                                            ; Merged with button_debouncer:inst6|counter[11] ;
; button_debouncer:inst|counter[10]                                                                                                            ; Merged with button_debouncer:inst6|counter[10] ;
; button_debouncer:inst|counter[9]                                                                                                             ; Merged with button_debouncer:inst6|counter[9]  ;
; button_debouncer:inst|counter[8]                                                                                                             ; Merged with button_debouncer:inst6|counter[8]  ;
; button_debouncer:inst|counter[7]                                                                                                             ; Merged with button_debouncer:inst6|counter[7]  ;
; button_debouncer:inst|counter[6]                                                                                                             ; Merged with button_debouncer:inst6|counter[6]  ;
; button_debouncer:inst|counter[5]                                                                                                             ; Merged with button_debouncer:inst6|counter[5]  ;
; button_debouncer:inst|counter[4]                                                                                                             ; Merged with button_debouncer:inst6|counter[4]  ;
; button_debouncer:inst|counter[3]                                                                                                             ; Merged with button_debouncer:inst6|counter[3]  ;
; button_debouncer:inst|counter[2]                                                                                                             ; Merged with button_debouncer:inst6|counter[2]  ;
; button_debouncer:inst|counter[1]                                                                                                             ; Merged with button_debouncer:inst6|counter[1]  ;
; button_debouncer:inst|counter[0]                                                                                                             ; Merged with button_debouncer:inst6|counter[0]  ;
; Total Number of Removed Registers = 24                                                                                                       ;                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|sign_data_regr ; Stuck at GND              ; altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|dffe5 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|ded_mult_dj81:ded_mult1|dffpipe_q1c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_seg7:inst20|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32          ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                         ;
; CBXI_PARAMETER         ; mux_irc     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst6 ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; preset_val     ; 0      ; Signed Integer                            ;
; counter_max    ; 100000 ; Signed Integer                            ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altmult_accum0:inst10|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                            ;
+--------------------------------------+-----------------+-------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                         ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                         ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                         ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                         ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                         ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                         ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                         ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                         ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                         ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                         ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                         ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                         ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                         ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                         ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                         ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                         ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                         ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                         ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                         ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                         ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                         ;
; COEF0_0                              ; 0               ; Untyped                                         ;
; COEF0_1                              ; 0               ; Untyped                                         ;
; COEF0_2                              ; 0               ; Untyped                                         ;
; COEF0_3                              ; 0               ; Untyped                                         ;
; COEF0_4                              ; 0               ; Untyped                                         ;
; COEF0_5                              ; 0               ; Untyped                                         ;
; COEF0_6                              ; 0               ; Untyped                                         ;
; COEF0_7                              ; 0               ; Untyped                                         ;
; COEF1_0                              ; 0               ; Untyped                                         ;
; COEF1_1                              ; 0               ; Untyped                                         ;
; COEF1_2                              ; 0               ; Untyped                                         ;
; COEF1_3                              ; 0               ; Untyped                                         ;
; COEF1_4                              ; 0               ; Untyped                                         ;
; COEF1_5                              ; 0               ; Untyped                                         ;
; COEF1_6                              ; 0               ; Untyped                                         ;
; COEF1_7                              ; 0               ; Untyped                                         ;
; COEF2_0                              ; 0               ; Untyped                                         ;
; COEF2_1                              ; 0               ; Untyped                                         ;
; COEF2_2                              ; 0               ; Untyped                                         ;
; COEF2_3                              ; 0               ; Untyped                                         ;
; COEF2_4                              ; 0               ; Untyped                                         ;
; COEF2_5                              ; 0               ; Untyped                                         ;
; COEF2_6                              ; 0               ; Untyped                                         ;
; COEF2_7                              ; 0               ; Untyped                                         ;
; COEF3_0                              ; 0               ; Untyped                                         ;
; COEF3_1                              ; 0               ; Untyped                                         ;
; COEF3_2                              ; 0               ; Untyped                                         ;
; COEF3_3                              ; 0               ; Untyped                                         ;
; COEF3_4                              ; 0               ; Untyped                                         ;
; COEF3_5                              ; 0               ; Untyped                                         ;
; COEF3_6                              ; 0               ; Untyped                                         ;
; COEF3_7                              ; 0               ; Untyped                                         ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                         ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                         ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                         ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                         ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                         ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                         ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                         ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                         ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                         ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                         ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                         ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                         ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                         ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                         ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                         ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                         ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                         ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                         ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                         ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                         ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                         ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                         ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                         ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                         ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                         ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                         ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                         ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                         ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                         ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                         ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                         ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                         ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                         ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                         ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                         ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                         ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                         ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                         ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                         ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                         ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                         ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                         ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                         ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                         ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                         ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                         ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                         ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                         ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                         ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                         ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                         ;
; REPRESENTATION_A                     ; UNSIGNED        ; Untyped                                         ;
; REPRESENTATION_B                     ; UNSIGNED        ; Untyped                                         ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                         ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                         ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                         ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                         ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                         ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                         ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                         ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                         ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                         ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                         ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                         ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                         ;
; WIDTH_A                              ; 3               ; Signed Integer                                  ;
; WIDTH_B                              ; 3               ; Signed Integer                                  ;
; WIDTH_C                              ; 22              ; Untyped                                         ;
; WIDTH_COEF                           ; 18              ; Untyped                                         ;
; WIDTH_RESULT                         ; 9               ; Signed Integer                                  ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                         ;
; CBXI_PARAMETER                       ; mult_accum_4362 ; Untyped                                         ;
+--------------------------------------+-----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; preset_val     ; 0      ; Signed Integer                           ;
; counter_max    ; 100000 ; Signed Integer                           ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 11             ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                               ;
; LPM_WIDTHD             ; 8              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_gvo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 8              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ino ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3uo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2Dec:inst17|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_fno ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                 ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 1                                                           ;
; Entity Instance                       ; altmult_accum0:inst10|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                 ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                    ;
;     -- WIDTH_A                        ; 3                                                           ;
;     -- WIDTH_B                        ; 3                                                           ;
;     -- WIDTH_RESULT                   ; 9                                                           ;
+---------------------------------------+-------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Fri Mar 04 11:41:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file overflow_seg7.v
    Info: Found entity 1: Overflow_Seg7
Info: Found 1 design units, including 1 entities, in source file bin2dec.v
    Info: Found entity 1: Bin2Dec
Info: Found 1 design units, including 1 entities, in source file button_debouncer.v
    Info: Found entity 1: button_debouncer
Info: Found 1 design units, including 1 entities, in source file altmult_accum0.v
    Info: Found entity 1: altmult_accum0
Info: Found 1 design units, including 1 entities, in source file mux_seg7.v
    Info: Found entity 1: mux_seg7
Info: Found 1 design units, including 1 entities, in source file lab3.bdf
    Info: Found entity 1: Lab3
Info: Elaborating entity "Lab3" for the top level hierarchy
Info: Elaborating entity "mux_seg7" for hierarchy "mux_seg7:inst20"
Info: Elaborating entity "lpm_mux" for hierarchy "mux_seg7:inst20|lpm_mux:LPM_MUX_component"
Info: Elaborated megafunction instantiation "mux_seg7:inst20|lpm_mux:LPM_MUX_component"
Info: Instantiated megafunction "mux_seg7:inst20|lpm_mux:LPM_MUX_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info: Found entity 1: mux_irc
Info: Elaborating entity "mux_irc" for hierarchy "mux_seg7:inst20|lpm_mux:LPM_MUX_component|mux_irc:auto_generated"
Info: Elaborating entity "button_debouncer" for hierarchy "button_debouncer:inst6"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)
Info: Elaborating entity "altmult_accum0" for hierarchy "altmult_accum0:inst10"
Info: Elaborating entity "altmult_accum" for hierarchy "altmult_accum0:inst10|altmult_accum:altmult_accum_component"
Info: Elaborated megafunction instantiation "altmult_accum0:inst10|altmult_accum:altmult_accum_component"
Info: Instantiated megafunction "altmult_accum0:inst10|altmult_accum:altmult_accum_component" with the following parameter:
    Info: Parameter "accum_direction" = "ADD"
    Info: Parameter "addnsub_aclr" = "UNUSED"
    Info: Parameter "addnsub_pipeline_aclr" = "UNUSED"
    Info: Parameter "addnsub_pipeline_reg" = "CLOCK0"
    Info: Parameter "addnsub_reg" = "CLOCK0"
    Info: Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info: Parameter "input_aclr_a" = "UNUSED"
    Info: Parameter "input_aclr_b" = "UNUSED"
    Info: Parameter "input_reg_a" = "CLOCK0"
    Info: Parameter "input_reg_b" = "CLOCK0"
    Info: Parameter "input_source_a" = "DATAA"
    Info: Parameter "input_source_b" = "DATAB"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altmult_accum"
    Info: Parameter "multiplier_aclr" = "UNUSED"
    Info: Parameter "multiplier_reg" = "CLOCK0"
    Info: Parameter "output_aclr" = "ACLR0"
    Info: Parameter "output_reg" = "CLOCK0"
    Info: Parameter "port_addnsub" = "PORT_UNUSED"
    Info: Parameter "port_output_is_overflow" = "PORT_USED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "sign_aclr_a" = "UNUSED"
    Info: Parameter "sign_aclr_b" = "UNUSED"
    Info: Parameter "sign_pipeline_aclr_a" = "UNUSED"
    Info: Parameter "sign_pipeline_aclr_b" = "UNUSED"
    Info: Parameter "sign_pipeline_reg_a" = "CLOCK0"
    Info: Parameter "sign_pipeline_reg_b" = "CLOCK0"
    Info: Parameter "sign_reg_a" = "CLOCK0"
    Info: Parameter "sign_reg_b" = "CLOCK0"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_b" = "3"
    Info: Parameter "width_result" = "9"
Info: Found 1 design units, including 1 entities, in source file db/mult_accum_4362.tdf
    Info: Found entity 1: mult_accum_4362
Info: Elaborating entity "mult_accum_4362" for hierarchy "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_dj81.tdf
    Info: Found entity 1: ded_mult_dj81
Info: Elaborating entity "ded_mult_dj81" for hierarchy "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|ded_mult_dj81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_q1c.tdf
    Info: Found entity 1: dffpipe_q1c
Info: Elaborating entity "dffpipe_q1c" for hierarchy "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|ded_mult_dj81:ded_mult1|dffpipe_q1c:pre_result"
Info: Found 1 design units, including 1 entities, in source file db/zaccum_t7j.tdf
    Info: Found entity 1: zaccum_t7j
Info: Elaborating entity "zaccum_t7j" for hierarchy "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2"
Info: Found 1 design units, including 1 entities, in source file db/accum_oem.tdf
    Info: Found entity 1: accum_oem
Info: Elaborating entity "accum_oem" for hierarchy "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum"
Info: Elaborating entity "Bin2Dec" for hierarchy "Bin2Dec:inst17"
Warning (10762): Verilog HDL Case Statement warning at Bin2Dec.v(30): can't check case statement for completeness because the case expression has too many possible states
Info: Elaborating entity "Overflow_Seg7" for hierarchy "Overflow_Seg7:inst16"
Warning (10230): Verilog HDL assignment warning at Overflow_Seg7.v(7): truncated value with size 8 to match size of target (6)
Warning (10855): Verilog HDL warning at Overflow_Seg7.v(5): initial value for variable Seg7 should be constant
Warning (10034): Output port "Seg7" at Overflow_Seg7.v(2) has no driver
Info: Inferred 5 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2Dec:inst17|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2Dec:inst17|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2Dec:inst17|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2Dec:inst17|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2Dec:inst17|Mod2"
Info: Elaborated megafunction instantiation "Bin2Dec:inst17|lpm_divide:Mod0"
Info: Instantiated megafunction "Bin2Dec:inst17|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf
    Info: Found entity 1: lpm_divide_soo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_ucg.tdf
    Info: Found entity 1: abs_divider_ucg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf
    Info: Found entity 1: alt_u_div_h8f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf
    Info: Found entity 1: lpm_abs_6v9
Info: Elaborated megafunction instantiation "Bin2Dec:inst17|lpm_divide:Div1"
Info: Instantiated megafunction "Bin2Dec:inst17|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf
    Info: Found entity 1: lpm_divide_gvo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info: Found entity 1: abs_divider_kbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf
    Info: Found entity 1: alt_u_div_t5f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_st9.tdf
    Info: Found entity 1: lpm_abs_st9
Info: Elaborated megafunction instantiation "Bin2Dec:inst17|lpm_divide:Mod1"
Info: Instantiated megafunction "Bin2Dec:inst17|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ino.tdf
    Info: Found entity 1: lpm_divide_ino
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info: Found entity 1: abs_divider_jbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf
    Info: Found entity 1: alt_u_div_r5f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info: Found entity 1: lpm_abs_5v9
Info: Elaborated megafunction instantiation "Bin2Dec:inst17|lpm_divide:Div2"
Info: Instantiated megafunction "Bin2Dec:inst17|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3uo.tdf
    Info: Found entity 1: lpm_divide_3uo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf
    Info: Found entity 1: abs_divider_7ag
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf
    Info: Found entity 1: alt_u_div_33f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf
    Info: Found entity 1: lpm_abs_pt9
Info: Elaborated megafunction instantiation "Bin2Dec:inst17|lpm_divide:Mod2"
Info: Instantiated megafunction "Bin2Dec:inst17|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fno.tdf
    Info: Found entity 1: lpm_divide_fno
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf
    Info: Found entity 1: abs_divider_gbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l5f.tdf
    Info: Found entity 1: alt_u_div_l5f
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Seg7[29]" is stuck at GND
    Warning (13410): Pin "Seg7[28]" is stuck at GND
    Warning (13410): Pin "Seg7[27]" is stuck at GND
    Warning (13410): Pin "Seg7[26]" is stuck at GND
    Warning (13410): Pin "Seg7[25]" is stuck at GND
    Warning (13410): Pin "Seg7[24]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|dffe6" lost all its fanouts during netlist optimizations.
    Info: Register "altmult_accum0:inst10|altmult_accum:altmult_accum_component|mult_accum_4362:auto_generated|zaccum_t7j:zaccum2|accum_oem:accum|dffe5" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~0"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~2"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~4"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~6"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~8"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~10"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_8_result_int[1]~16"
    Info (17048): Logic cell "Bin2Dec:inst17|lpm_divide:Div1|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_6v9:my_abs_num|cs1a[1]~12"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 455 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 32 output pins
    Info: Implemented 413 logic cells
    Info: Implemented 1 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Fri Mar 04 11:42:18 2016
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:04


