`timescale 1ns / 1ps

module one_bit_adder(input A, input B, input Carry_in, output S, output Carry_out);

assign S = A&
endmodule
