# 23EC6PE2SV
System Verilog, 6th Semester, ECE
