{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688682399899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688682399899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 19:26:39 2023 " "Processing started: Thu Jul 06 19:26:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688682399899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682399899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682399899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688682400940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688682400940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409142 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank_disc-arch " "Found design unit 1: reg_bank_disc-arch" {  } { { "reg_bank_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg_bank_disc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409151 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank_disc " "Found entity 1: reg_bank_disc" {  } { { "reg_bank_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg_bank_disc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409161 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "rc_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rc_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409170 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "rc_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rc_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_num-structural " "Found design unit 1: rand_num-structural" {  } { { "rand_num.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rand_num.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409180 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_num " "Found entity 1: rand_num" {  } { { "rand_num.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rand_num.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc-arch " "Found design unit 1: num_gen_disc-arch" {  } { { "num_gen_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/num_gen_disc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409188 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc " "Found entity 1: num_gen_disc" {  } { { "num_gen_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/num_gen_disc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-lfsr_arch " "Found design unit 1: lfsr-lfsr_arch" {  } { { "lfsr.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/lfsr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409196 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409206 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_reg-arch " "Found design unit 1: d_reg-arch" {  } { { "d_reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/d_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409215 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_reg " "Found entity 1: d_reg" {  } { { "d_reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/d_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_datapath-arch " "Found design unit 1: disc_datapath-arch" {  } { { "disc_datapath.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409225 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_datapath " "Found entity 1: disc_datapath" {  } { { "disc_datapath.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_control-arch " "Found design unit 1: disc_control-arch" {  } { { "disc_control.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409233 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_control " "Found entity 1: disc_control" {  } { { "disc_control.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disciple_circuit-arch " "Found design unit 1: disciple_circuit-arch" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409243 ""} { "Info" "ISGN_ENTITY_NAME" "1 disciple_circuit " "Found entity 1: disciple_circuit" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_ovf_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf_disc-arch " "Found design unit 1: coll_ovf_disc-arch" {  } { { "coll_ovf_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/coll_ovf_disc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409252 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf_disc " "Found entity 1: coll_ovf_disc" {  } { { "coll_ovf_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/coll_ovf_disc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/code_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409260 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/code_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682409260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "disciple_circuit " "Elaborating entity \"disciple_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688682409334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disc_control disc_control:control " "Elaborating entity \"disc_control\" for hierarchy \"disc_control:control\"" {  } { { "disciple_circuit.vhd" "control" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disc_datapath disc_datapath:data " "Elaborating entity \"disc_datapath\" for hierarchy \"disc_datapath:data\"" {  } { { "disciple_circuit.vhd" "data" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_disc disc_datapath:data\|num_gen_disc:n_g " "Elaborating entity \"num_gen_disc\" for hierarchy \"disc_datapath:data\|num_gen_disc:n_g\"" {  } { { "disc_datapath.vhd" "n_g" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num disc_datapath:data\|num_gen_disc:n_g\|rand_num:rand_num_output_gen " "Elaborating entity \"rand_num\" for hierarchy \"disc_datapath:data\|num_gen_disc:n_g\|rand_num:rand_num_output_gen\"" {  } { { "num_gen_disc.vhd" "rand_num_output_gen" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/num_gen_disc.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q2 rand_num.vhd(28) " "Verilog HDL or VHDL warning at rand_num.vhd(28): object \"q2\" assigned a value but never read" {  } { { "rand_num.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rand_num.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688682409362 "|disciple_circuit|disc_datapath:data|num_gen_disc:n_g|rand_num:rand_num_output_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr disc_datapath:data\|num_gen_disc:n_g\|rand_num:rand_num_output_gen\|lfsr:L0 " "Elaborating entity \"lfsr\" for hierarchy \"disc_datapath:data\|num_gen_disc:n_g\|rand_num:rand_num_output_gen\|lfsr:L0\"" {  } { { "rand_num.vhd" "L0" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rand_num.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_reg disc_datapath:data\|num_gen_disc:n_g\|rand_num:rand_num_output_gen\|lfsr:L0\|d_reg:\\generate_lfsr:11:with_tap:D0 " "Elaborating entity \"d_reg\" for hierarchy \"disc_datapath:data\|num_gen_disc:n_g\|rand_num:rand_num_output_gen\|lfsr:L0\|d_reg:\\generate_lfsr:11:with_tap:D0\"" {  } { { "lfsr.vhd" "\\generate_lfsr:11:with_tap:D0" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/lfsr.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank_disc disc_datapath:data\|reg_bank_disc:rb " "Elaborating entity \"reg_bank_disc\" for hierarchy \"disc_datapath:data\|reg_bank_disc:rb\"" {  } { { "disc_datapath.vhd" "rb" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg disc_datapath:data\|reg_bank_disc:rb\|reg:reg_DISC " "Elaborating entity \"reg\" for hierarchy \"disc_datapath:data\|reg_bank_disc:rb\|reg:reg_DISC\"" {  } { { "reg_bank_disc.vhd" "reg_DISC" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg_bank_disc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "alu.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409427 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682409427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1688682409427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu disc_datapath:data\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"disc_datapath:data\|alu:alu_1\"" {  } { { "disc_datapath.vhd" "alu_1" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s alu.vhd(66) " "Verilog HDL or VHDL warning at alu.vhd(66): object \"carry_out_s\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/alu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688682409430 "|disciple_circuit|disc_datapath:data|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder disc_datapath:data\|alu:alu_1\|rc_adder:add " "Elaborating entity \"rc_adder\" for hierarchy \"disc_datapath:data\|alu:alu_1\|rc_adder:add\"" {  } { { "alu.vhd" "add" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 disc_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1 " "Elaborating entity \"full_adder_1\" for hierarchy \"disc_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1\"" {  } { { "rc_adder.vhd" "adder_1" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rc_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_gen disc_datapath:data\|code_gen:c_g " "Elaborating entity \"code_gen\" for hierarchy \"disc_datapath:data\|code_gen:c_g\"" {  } { { "disc_datapath.vhd" "c_g" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_ovf_disc disc_datapath:data\|coll_ovf_disc:dut " "Elaborating entity \"coll_ovf_disc\" for hierarchy \"disc_datapath:data\|coll_ovf_disc:dut\"" {  } { { "disc_datapath.vhd" "dut" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682409482 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[1\] GND " "Pin \"disc_data\[1\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688682409970 "|disciple_circuit|disc_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[4\] GND " "Pin \"disc_data\[4\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688682409970 "|disciple_circuit|disc_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[5\] GND " "Pin \"disc_data\[5\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688682409970 "|disciple_circuit|disc_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[6\] GND " "Pin \"disc_data\[6\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688682409970 "|disciple_circuit|disc_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[7\] GND " "Pin \"disc_data\[7\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688682409970 "|disciple_circuit|disc_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688682409970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688682410034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688682410350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688682410350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688682410415 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688682410415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688682410415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688682410415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688682410436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 19:26:50 2023 " "Processing ended: Thu Jul 06 19:26:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688682410436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688682410436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688682410436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682410436 ""}
