It is a simple five-cycle MIPS architecture of the processor.
Only partial instructions are implemented.
The processor can be used for teaching.
