<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOB::OSPEEDR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b.html">GPIOB</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html">OSPEEDR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOB::OSPEEDR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab398f541f4b8a77aeaf1fc7c1b720eb6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ab398f541f4b8a77aeaf1fc7c1b720eb6">OSPEEDR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 30, 2 &gt;</td></tr>
<tr class="memdesc:ab398f541f4b8a77aeaf1fc7c1b720eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#ab398f541f4b8a77aeaf1fc7c1b720eb6">More...</a><br /></td></tr>
<tr class="separator:ab398f541f4b8a77aeaf1fc7c1b720eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad086c0935150df461902d5b4befef6dd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ad086c0935150df461902d5b4befef6dd">OSPEEDR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 28, 2 &gt;</td></tr>
<tr class="memdesc:ad086c0935150df461902d5b4befef6dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#ad086c0935150df461902d5b4befef6dd">More...</a><br /></td></tr>
<tr class="separator:ad086c0935150df461902d5b4befef6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0678b0b0ac7913ed6e4c130039998ee8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a0678b0b0ac7913ed6e4c130039998ee8">OSPEEDR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 26, 2 &gt;</td></tr>
<tr class="memdesc:a0678b0b0ac7913ed6e4c130039998ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a0678b0b0ac7913ed6e4c130039998ee8">More...</a><br /></td></tr>
<tr class="separator:a0678b0b0ac7913ed6e4c130039998ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efe53f877809e850a97d2fe52ee13ae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a5efe53f877809e850a97d2fe52ee13ae">OSPEEDR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 24, 2 &gt;</td></tr>
<tr class="memdesc:a5efe53f877809e850a97d2fe52ee13ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a5efe53f877809e850a97d2fe52ee13ae">More...</a><br /></td></tr>
<tr class="separator:a5efe53f877809e850a97d2fe52ee13ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddf40b8eabfc6860a44e0ced18863a0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a3ddf40b8eabfc6860a44e0ced18863a0">OSPEEDR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 22, 2 &gt;</td></tr>
<tr class="memdesc:a3ddf40b8eabfc6860a44e0ced18863a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a3ddf40b8eabfc6860a44e0ced18863a0">More...</a><br /></td></tr>
<tr class="separator:a3ddf40b8eabfc6860a44e0ced18863a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661ea50f05e6c13246da2fb0409839ab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a661ea50f05e6c13246da2fb0409839ab">OSPEEDR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 20, 2 &gt;</td></tr>
<tr class="memdesc:a661ea50f05e6c13246da2fb0409839ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a661ea50f05e6c13246da2fb0409839ab">More...</a><br /></td></tr>
<tr class="separator:a661ea50f05e6c13246da2fb0409839ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677878f6756027a864194631021aeacb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a677878f6756027a864194631021aeacb">OSPEEDR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 18, 2 &gt;</td></tr>
<tr class="memdesc:a677878f6756027a864194631021aeacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a677878f6756027a864194631021aeacb">More...</a><br /></td></tr>
<tr class="separator:a677878f6756027a864194631021aeacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c70c66f48dcc45af8011b9f677c7f43"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a9c70c66f48dcc45af8011b9f677c7f43">OSPEEDR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 16, 2 &gt;</td></tr>
<tr class="memdesc:a9c70c66f48dcc45af8011b9f677c7f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a9c70c66f48dcc45af8011b9f677c7f43">More...</a><br /></td></tr>
<tr class="separator:a9c70c66f48dcc45af8011b9f677c7f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429bdd76fb2e4657cdfd2ed440155bff"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a429bdd76fb2e4657cdfd2ed440155bff">OSPEEDR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 14, 2 &gt;</td></tr>
<tr class="memdesc:a429bdd76fb2e4657cdfd2ed440155bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a429bdd76fb2e4657cdfd2ed440155bff">More...</a><br /></td></tr>
<tr class="separator:a429bdd76fb2e4657cdfd2ed440155bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b798bf9669f68ad44e2aac7b2fa473"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ac5b798bf9669f68ad44e2aac7b2fa473">OSPEEDR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 12, 2 &gt;</td></tr>
<tr class="memdesc:ac5b798bf9669f68ad44e2aac7b2fa473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#ac5b798bf9669f68ad44e2aac7b2fa473">More...</a><br /></td></tr>
<tr class="separator:ac5b798bf9669f68ad44e2aac7b2fa473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea66ea9c86db4d2f5f5490df82815bb1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#aea66ea9c86db4d2f5f5490df82815bb1">OSPEEDR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 10, 2 &gt;</td></tr>
<tr class="memdesc:aea66ea9c86db4d2f5f5490df82815bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#aea66ea9c86db4d2f5f5490df82815bb1">More...</a><br /></td></tr>
<tr class="separator:aea66ea9c86db4d2f5f5490df82815bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9222e8c968dc54a88c56e8a1da8424ce"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a9222e8c968dc54a88c56e8a1da8424ce">OSPEEDR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 8, 2 &gt;</td></tr>
<tr class="memdesc:a9222e8c968dc54a88c56e8a1da8424ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a9222e8c968dc54a88c56e8a1da8424ce">More...</a><br /></td></tr>
<tr class="separator:a9222e8c968dc54a88c56e8a1da8424ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355b0cb1d7b623250d4d88e7de085cac"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a355b0cb1d7b623250d4d88e7de085cac">OSPEEDR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 6, 2 &gt;</td></tr>
<tr class="memdesc:a355b0cb1d7b623250d4d88e7de085cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a355b0cb1d7b623250d4d88e7de085cac">More...</a><br /></td></tr>
<tr class="separator:a355b0cb1d7b623250d4d88e7de085cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3dc0fa202fd5c5d344acd8b6b38acb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#aab3dc0fa202fd5c5d344acd8b6b38acb">OSPEEDR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 4, 2 &gt;</td></tr>
<tr class="memdesc:aab3dc0fa202fd5c5d344acd8b6b38acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#aab3dc0fa202fd5c5d344acd8b6b38acb">More...</a><br /></td></tr>
<tr class="separator:aab3dc0fa202fd5c5d344acd8b6b38acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ce19b847bd1b512f20860111b8c327"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ac2ce19b847bd1b512f20860111b8c327">OSPEEDR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 2, 2 &gt;</td></tr>
<tr class="memdesc:ac2ce19b847bd1b512f20860111b8c327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#ac2ce19b847bd1b512f20860111b8c327">More...</a><br /></td></tr>
<tr class="separator:ac2ce19b847bd1b512f20860111b8c327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693e3f4696b69be99869ce4c73e3edc6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a693e3f4696b69be99869ce4c73e3edc6">OSPEEDR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 0, 2 &gt;</td></tr>
<tr class="memdesc:a693e3f4696b69be99869ce4c73e3edc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a693e3f4696b69be99869ce4c73e3edc6">More...</a><br /></td></tr>
<tr class="separator:a693e3f4696b69be99869ce4c73e3edc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ab398f541f4b8a77aeaf1fc7c1b720eb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ab398f541f4b8a77aeaf1fc7c1b720eb6">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 30, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ad086c0935150df461902d5b4befef6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ad086c0935150df461902d5b4befef6dd">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 28, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a0678b0b0ac7913ed6e4c130039998ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a0678b0b0ac7913ed6e4c130039998ee8">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 26, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a5efe53f877809e850a97d2fe52ee13ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a5efe53f877809e850a97d2fe52ee13ae">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 24, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a3ddf40b8eabfc6860a44e0ced18863a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a3ddf40b8eabfc6860a44e0ced18863a0">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 22, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a661ea50f05e6c13246da2fb0409839ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a661ea50f05e6c13246da2fb0409839ab">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 20, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a677878f6756027a864194631021aeacb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a677878f6756027a864194631021aeacb">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 18, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a9c70c66f48dcc45af8011b9f677c7f43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a9c70c66f48dcc45af8011b9f677c7f43">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 16, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a429bdd76fb2e4657cdfd2ed440155bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a429bdd76fb2e4657cdfd2ed440155bff">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 14, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac5b798bf9669f68ad44e2aac7b2fa473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ac5b798bf9669f68ad44e2aac7b2fa473">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aea66ea9c86db4d2f5f5490df82815bb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#aea66ea9c86db4d2f5f5490df82815bb1">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a9222e8c968dc54a88c56e8a1da8424ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a9222e8c968dc54a88c56e8a1da8424ce">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a355b0cb1d7b623250d4d88e7de085cac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a355b0cb1d7b623250d4d88e7de085cac">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 6, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aab3dc0fa202fd5c5d344acd8b6b38acb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#aab3dc0fa202fd5c5d344acd8b6b38acb">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 4, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac2ce19b847bd1b512f20860111b8c327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ac2ce19b847bd1b512f20860111b8c327">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 2, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a693e3f4696b69be99869ce4c73e3edc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a693e3f4696b69be99869ce4c73e3edc6">STM32LIB::reg::GPIOB::OSPEEDR::OSPEEDR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000408, 0, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
