# Reading pref.tcl
# do ProyectoGrupal1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1 {C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/fulladderOP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:55 on Oct 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1" C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/fulladderOP.sv 
# -- Compiling module fulladderOP
# 
# Top level modules:
# 	fulladderOP
# End time: 14:28:55 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1 {C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/subtractor2Bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:56 on Oct 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1" C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/subtractor2Bits.sv 
# -- Compiling module subtractor2Bits
# 
# Top level modules:
# 	subtractor2Bits
# End time: 14:28:56 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1 {C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/fulladder2Bits_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:56 on Oct 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1" C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/fulladder2Bits_tb.sv 
# -- Compiling module fulladder2Bits_tb
# 
# Top level modules:
# 	fulladder2Bits_tb
# End time: 14:28:56 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fulladder2Bits_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" fulladder2Bits_tb 
# Start time: 14:28:57 on Oct 02,2024
# Loading sv_std.std
# Loading work.fulladder2Bits_tb
# Loading work.subtractor2Bits
# Loading work.fulladderOP
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/fulladderOP.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /fulladder2Bits_tb/dut/unidades File: C:/Users/melis/OneDrive/Desktop/ProyectoGrupal1/subtractor2Bits.sv Line: 5
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:32:22 on Oct 02,2024, Elapsed time: 0:03:25
# Errors: 0, Warnings: 1
