#+title: Specification
#+subtitle: Synchronous FIFO
#+options: toc:nil
#+LATEX_HEADER:\usepackage{enumitem}
#+LATEX_HEADER:\setitemize{noitemsep}


* Operation
The high-level operation of a synchronous FIFO can be modeled by a
circular buffer as shown:

#+caption: Circular buffer modelling a FIFO.
#+ATTR_LATEX: :width 250pt
[[./images/circ_buffer.png]]

Two operations are defined: reading and writing to the FIFO.

Writing input data involves:
- Copying the input data to the location =write pointer= points to.
- Incrementing =write pointer=.

Reading data involves:
- Reading out the data at location =read pointer=.
- Incrementing =read pointer=.

"Synchronous" refers to the fact that there is a single common
free-running clock for both reading and writing. When to read and
write is given by two signals: a read enable and a write enable.
Our FIFO has 64 addresses and each location stores an 8-bit word (one
byte).

* Interface

** Description
#+ATTR_LATEX: :align |l|l|l|l|l|
|---------------+---------+--------+-------------------------------------------+-------------|
| *Signal Name* | *Width* | *Type* | *Description*                             | *Drive*     |
|---------------+---------+--------+-------------------------------------------+-------------|
| =rst=         |       1 | Input  | Reset device                              | Active low  |
|---------------+---------+--------+-------------------------------------------+-------------|
| =clk=         |       1 | Input  | Free running clock                        | Square wave |
|---------------+---------+--------+-------------------------------------------+-------------|
| =w_en=        |       1 | Input  | Write enable                              | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =din=         |       8 | Input  | Input for WRITE operation.                | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =r_en=        |       1 | Input  | Read enable                               | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =dout=        |       8 | Output | Output of READ operation.                 | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =full=        |       1 | Output | Raised when FIFO is full.                 | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =empty=       |       1 | Output | Raised when FIFO is empty/on reset.       | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =overflow=    |       1 | Output | Raised if write is attempted when =full=. | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|
| =underflow=   |       1 | Output | Raised if read is attempted when =empty=. | Active high |
|---------------+---------+--------+-------------------------------------------+-------------|

** Verilog
#+begin_src verilog
  module sfifo
    (rst,
     clk,
     w_en,
     din,
     r_en,
     dout,
     full,
     empty,
     overflow,
     underflow
     );

    input          rst;
    input          clk;
    input          w_en;
    input  [7:0]   din;
    input          r_en;
    output [7:0]   dout;
    output         full;
    output         empty;
    output         overflow;
    output         underflow;

  endmodule
#+end_src


* Timing Diagrams

#+begin_src json :results output file :file images/timing_diagram_1.pdf :exports results
{
  "signal": [
    [
      "Input",
      { "name": "rst", "wave": "101...............", "phase": 1 },
      { "name": "clk", "wave": "p................" },
      { "name": "w_en", "wave": "0.1..0.1.0.......", "phase": 0.5 },
      {
        "name": "din",
        "wave": "x.222xx=2x.......",
        "data": ["D0", "D1", "D2", "D3", "D4"],
        "phase": 0.5
      },
      { "name": "r_en", "wave": "0.10.10.1.01.0...", "phase": 0.5 }
    ],

    [
      "Output",
      {
        "name": "dout",
        "wave": "x.....2..22.22...",
        "data": ["D0", "D1", "D2", "D3", "D4"],
        "phase": 0
      },
      { "name": "full", "wave": "x0..............." },
      { "name": "empty", "wave": "x1..0............" },
      { "name": "overflow", "wave": "0................", "phase": 0 },
      { "name": "underflow", "wave": "0..10............", "phase": 0 }
    ]
  ]
}
#+end_src


#+begin_src json :results output file :file images/timing_diagram_2.pdf :exports results
  {
    "signal": [
      [
        "Input",
        { "name": "rst", "wave": "1.................", "phase": 1 },
        { "name": "clk", "wave": "P................" },
        { "name": "w_en", "wave": "0.1...0..........", "phase": 0.5 },
        {
          "name": "din",
          "wave": "x.2222x..........",
          "data": ["D61", "D62", "D63", "D64"],
          "phase": 0.5
        },
        { "name": "r_en", "wave": "0....1..0........", "phase": 0.5 }
      ],

      [
        "Output",
        {
          "name": "dout",
          "wave": "x.....222........",
          "data": ["D61", "D62", "D63"],
          "phase": 0
        },
        { "name": "full", "wave": "0...1............" },
        { "name": "empty", "wave": "0................" },
        { "name": "overflow", "wave": "0.....10.........", "phase": 0 },
        { "name": "underflow", "wave": "0................", "phase": 0 }
      ]
    ]
  }

#+end_src
