INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/full_adder/full_adder.srcs/sources_1/new/full_adderFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adderFA
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/full_adder/full_adder.srcs/sources_1/new/test_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_full_adder
