INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'clk_Div' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'clk_Div'...
WARNING:sim - A core named 'clk_Div' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clk_Div'...
Delivering associated files for 'clk_Div'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clk_Div'...
Delivered 3 files into directory
/home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div
Delivered 1 file into directory
/home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx150t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clk_Div'...
Generating ISE project...
XCO file found: clk_Div.xco
XMDF file found: clk_Div_xmdf.tcl
Adding /home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div.asy
-view all -origin_type imported
Adding /home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div.ucf
-view all -origin_type created
Adding /home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/git/SiRead_FW1/build/SCRODQB_Top/coregen/tmp/_cg/clk_Div.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clk_Div"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clk_Div'.
