# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		DE2_TOP_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic       
# functions, and any output files any of the foregoing           
# (including device programming or simulation files), and any    
# associated documentation or information are expressly subject  
# to the terms and conditions of the Altera Program License      
# Subscription Agreement, Altera MegaCore Function License       
# Agreement, or other applicable license agreement, including,   
# without limitation, that your use is for the sole purpose of   
# programming logic devices manufactured by Altera and sold by   
# Altera or its authorized distributors.  Please refer to the    
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		DE2_TOP_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


# Project-Wide Assignments
# ========================
set_global_assignment -name LAST_QUARTUS_VERSION "11.1 SP2.11"

# Pin & Location Assignments
# ==========================

# Timing Assignments
# ==================
set_global_assignment -name REPORT_IO_PATHS_SEPARATELY ON
set_global_assignment -name FLOW_ENABLE_TIMING_CONSTRAINT_CHECK OFF
set_global_assignment -name IGNORE_CLOCK_SETTINGS OFF

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name TOP_LEVEL_ENTITY sketch

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD LVTTL
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

# Timing Analysis Assignments
# ===========================
set_global_assignment -name ENABLE_CLOCK_LATENCY ON

# Assembler Assignments
# =====================
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"


# ---------------------------
# start CLOCK("Master Clock")

	# Timing Assignments
	# ==================
set_global_assignment -name FMAX_REQUIREMENT "50 MHz" -section_id "Master Clock"
set_global_assignment -name DUTY_CYCLE 50 -section_id "Master Clock"

# end CLOCK("Master Clock")
# -------------------------

# --------------------------
# start CLOCK("SDRAM Clock")

	# Timing Assignments
	# ==================
set_global_assignment -name BASED_ON_CLOCK_SETTINGS "Master Clock" -section_id "SDRAM Clock"
set_global_assignment -name DUTY_CYCLE 50 -section_id "SDRAM Clock"
set_global_assignment -name INVERT_BASE_CLOCK OFF -section_id "SDRAM Clock"
set_global_assignment -name MULTIPLY_BASE_CLOCK_PERIOD_BY 1 -section_id "SDRAM Clock"
set_global_assignment -name DIVIDE_BASE_CLOCK_PERIOD_BY 2 -section_id "SDRAM Clock"

# end CLOCK("SDRAM Clock")
# ------------------------

# ------------------------
# start CLOCK("VGA Clock")

	# Timing Assignments
	# ==================
set_global_assignment -name DUTY_CYCLE 50 -section_id "VGA Clock"
set_global_assignment -name INVERT_BASE_CLOCK OFF -section_id "VGA Clock"
set_global_assignment -name MULTIPLY_BASE_CLOCK_PERIOD_BY 2 -section_id "VGA Clock"
set_global_assignment -name DIVIDE_BASE_CLOCK_PERIOD_BY 1 -section_id "VGA Clock"
set_global_assignment -name BASED_ON_CLOCK_SETTINGS "Master Clock" -section_id "VGA Clock"

# end CLOCK("VGA Clock")
# ----------------------

# ---------------------
# start ENTITY(DE2_TOP)

	# Timing Assignments
	# ==================
set_instance_assignment -name CLOCK_SETTINGS "Master Clock" -to CLOCK_50
set_instance_assignment -name CLOCK_SETTINGS "VGA Clock" -to VGA_CLK

# end ENTITY(DE2_TOP)
# -------------------

set_global_assignment -name VERILOG_FILE vga_adapter/vga_pll.v
set_global_assignment -name VERILOG_FILE vga_adapter/vga_adapter.v
set_global_assignment -name VERILOG_FILE vga_adapter/vga_address_translator.v
set_global_assignment -name VERILOG_FILE vga_adapter/vga_controller.v
set_global_assignment -name VERILOG_FILE sketch.v

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name VECTOR_WAVEFORM_FILE //SRVC/Homes\$/honggua1/Desktop/Lab7_starterkit/part2/Waveform.vwf
set_global_assignment -name VECTOR_OUTPUT_FORMAT VWF
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE //SRVC/Homes\$/honggua1/Desktop/Lab7_starterkit/part2/Waveform.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top