{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_64.v@62:72@HdlStmAssign", "wire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\nassign input_axis_tready = 1;\nassign output_fcs = fcs_reg;\nassign output_fcs_valid = fcs_valid_reg;\n\neth_crc_8\neth_crc_8_inst (\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_64.v@64:74", "wire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\nassign input_axis_tready = 1;\nassign output_fcs = fcs_reg;\nassign output_fcs_valid = fcs_valid_reg;\n\neth_crc_8\neth_crc_8_inst (\n    .data_in(input_axis_tdata[7:0]),\n    .crc_state(crc_state),\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@63:73", "wire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\nassign input_axis_tready = 1;\nassign output_fcs = fcs_reg;\nassign output_fcs_valid = fcs_valid_reg;\n\neth_crc_8\neth_crc_8_inst (\n    .data_in(input_axis_tdata[7:0]),\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@60:70", "wire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\nassign input_axis_tready = 1;\nassign output_fcs = fcs_reg;\nassign output_fcs_valid = fcs_valid_reg;\n\n"]], "Diff Content": {"Delete": [[67, "assign input_axis_tready = 1;\n"]], "Add": [[67, "assign input_axis_tready = 1'b1;\n"]]}}