{"Source Block": ["hdl/library/common/up_gt.v@576:635@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h00: up_rdata <= PCORE_VERSION;\n          8'h01: up_rdata <= PCORE_ID;\n          8'h02: up_rdata <= up_scratch;\n          8'h04: up_rdata <= {30'd0, up_lpm_dfe_n, up_cpll_pd};\n          8'h05: up_rdata <= {30'd0, up_drp_resetn, up_gt_pll_resetn};\n          8'h08: up_rdata <= {31'd0, up_gt_rx_resetn};\n          8'h09: up_rdata <= {31'd0, up_rx_resetn};\n          8'h0a: up_rdata <= {24'd0, 2'd0, up_rx_sys_clk_sel, 1'd0, up_rx_out_clk_sel};\n          8'h0b: up_rdata <= {30'd0, up_rx_sysref_sel, up_rx_sysref};\n          8'h0c: up_rdata <= {31'd0, up_rx_sync};\n          8'h0d: up_rdata <= {15'd0, up_rx_status, up_rx_rst_done, up_rx_pll_locked};\n          8'h18: up_rdata <= {31'd0, up_gt_tx_resetn};\n          8'h19: up_rdata <= {31'd0, up_tx_resetn};\n          8'h1a: up_rdata <= {24'd0, 2'd0, up_tx_sys_clk_sel, 1'd0, up_tx_out_clk_sel};\n          8'h1b: up_rdata <= {30'd0, up_tx_sysref_sel, up_tx_sysref};\n          8'h1c: up_rdata <= {31'd0, up_tx_sync};\n          8'h1d: up_rdata <= {15'd0, up_tx_status, up_tx_rst_done, up_tx_pll_locked};\n          8'h23: up_rdata <= {24'd0, up_drp_lanesel};\n          8'h24: up_rdata <= {3'd0, up_drp_rwn, up_drp_addr_int, up_drp_wdata_int};\n          8'h25: up_rdata <= {15'd0, up_drp_status, up_drp_rdata_int};\n          8'h28: up_rdata <= {29'd0, up_es_init, up_es_stop_hold, up_es_start_hold};\n          8'h29: up_rdata <= {27'd0, up_es_prescale};\n          8'h2a: up_rdata <= {6'd0, up_es_voffset_range, up_es_voffset_step, up_es_voffset_max, up_es_voffset_min};\n          8'h2b: up_rdata <= {4'd0, up_es_hoffset_max, 4'd0, up_es_hoffset_min};\n          8'h2c: up_rdata <= {20'd0, up_es_hoffset_step};\n          8'h2d: up_rdata <= up_es_start_addr;\n          8'h2e: up_rdata <= {up_es_sdata1, up_es_sdata0};\n          8'h2f: up_rdata <= {up_es_sdata3, up_es_sdata2};\n          8'h30: up_rdata <= up_es_sdata4;\n          8'h31: up_rdata <= {up_es_qdata1, up_es_qdata0};\n          8'h32: up_rdata <= {up_es_qdata3, up_es_qdata2};\n          8'h33: up_rdata <= up_es_qdata4;\n          8'h38: up_rdata <= {30'd0, up_es_dmaerr_hold, up_es_status};\n          8'h39: up_rdata <= {24'd0, up_drp_rxrate};\n          8'h3a: up_rdata <= PCORE_DEVICE_TYPE;\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_gt_pll_rst_reg (.preset(up_gt_pll_preset), .clk(up_clk),   .rst(gt_pll_rst));\n  ad_rst i_gt_rx_rst_reg  (.preset(up_gt_rx_preset),  .clk(up_clk),   .rst(gt_rx_rst));\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[589, "          8'h00: up_rdata <= PCORE_VERSION;\n"], [590, "          8'h01: up_rdata <= PCORE_ID;\n"], [591, "          8'h02: up_rdata <= up_scratch;\n"], [592, "          8'h04: up_rdata <= {30'd0, up_lpm_dfe_n, up_cpll_pd};\n"], [593, "          8'h05: up_rdata <= {30'd0, up_drp_resetn, up_gt_pll_resetn};\n"], [594, "          8'h08: up_rdata <= {31'd0, up_gt_rx_resetn};\n"], [595, "          8'h09: up_rdata <= {31'd0, up_rx_resetn};\n"], [596, "          8'h0a: up_rdata <= {24'd0, 2'd0, up_rx_sys_clk_sel, 1'd0, up_rx_out_clk_sel};\n"], [597, "          8'h0b: up_rdata <= {30'd0, up_rx_sysref_sel, up_rx_sysref};\n"], [598, "          8'h0c: up_rdata <= {31'd0, up_rx_sync};\n"], [599, "          8'h0d: up_rdata <= {15'd0, up_rx_status, up_rx_rst_done, up_rx_pll_locked};\n"], [600, "          8'h18: up_rdata <= {31'd0, up_gt_tx_resetn};\n"], [601, "          8'h19: up_rdata <= {31'd0, up_tx_resetn};\n"], [602, "          8'h1a: up_rdata <= {24'd0, 2'd0, up_tx_sys_clk_sel, 1'd0, up_tx_out_clk_sel};\n"], [603, "          8'h1b: up_rdata <= {30'd0, up_tx_sysref_sel, up_tx_sysref};\n"], [604, "          8'h1c: up_rdata <= {31'd0, up_tx_sync};\n"], [605, "          8'h1d: up_rdata <= {15'd0, up_tx_status, up_tx_rst_done, up_tx_pll_locked};\n"], [606, "          8'h23: up_rdata <= {24'd0, up_drp_lanesel};\n"], [607, "          8'h24: up_rdata <= {3'd0, up_drp_rwn, up_drp_addr_int, up_drp_wdata_int};\n"], [608, "          8'h25: up_rdata <= {15'd0, up_drp_status, up_drp_rdata_int};\n"], [609, "          8'h28: up_rdata <= {29'd0, up_es_init, up_es_stop_hold, up_es_start_hold};\n"], [610, "          8'h29: up_rdata <= {27'd0, up_es_prescale};\n"], [611, "          8'h2a: up_rdata <= {6'd0, up_es_voffset_range, up_es_voffset_step, up_es_voffset_max, up_es_voffset_min};\n"], [612, "          8'h2b: up_rdata <= {4'd0, up_es_hoffset_max, 4'd0, up_es_hoffset_min};\n"], [613, "          8'h2c: up_rdata <= {20'd0, up_es_hoffset_step};\n"], [614, "          8'h2d: up_rdata <= up_es_start_addr;\n"], [615, "          8'h2e: up_rdata <= {up_es_sdata1, up_es_sdata0};\n"], [616, "          8'h2f: up_rdata <= {up_es_sdata3, up_es_sdata2};\n"], [617, "          8'h30: up_rdata <= up_es_sdata4;\n"], [618, "          8'h31: up_rdata <= {up_es_qdata1, up_es_qdata0};\n"], [619, "          8'h32: up_rdata <= {up_es_qdata3, up_es_qdata2};\n"], [620, "          8'h33: up_rdata <= up_es_qdata4;\n"], [621, "          8'h38: up_rdata <= {30'd0, up_es_dmaerr_hold, up_es_status};\n"], [622, "          8'h39: up_rdata <= {24'd0, up_drp_rxrate};\n"], [623, "          8'h3a: up_rdata <= PCORE_DEVICE_TYPE;\n"]], "Add": [[623, "          8'h14: up_rdata <= {3'd0, up_drp_qpll0_rwn,\n"], [623, "                              up_drp_qpll0_addr, up_drp_qpll0_wdata};\n"], [623, "          8'h15: up_rdata <= {15'd0, up_drp_qpll0_status, up_drp_qpll0_rdata};\n"], [623, "          8'h24: up_rdata <= {3'd0, up_drp_qpll1_rwn,\n"], [623, "                              up_drp_qpll1_addr, up_drp_qpll1_wdata};\n"], [623, "          8'h25: up_rdata <= {15'd0, up_drp_qpll1_status, up_drp_qpll1_rdata};\n"], [623, "          8'h3a: up_rdata <= GTH_OR_GTX_N;\n"]]}}