

================================================================
== Vitis HLS Report for 'sendoutstream_Pipeline_VITIS_LOOP_117_1'
================================================================
* Date:           Mon May 27 13:33:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.561 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     29|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |outStreamTop_TDATA_blk_n  |   9|          2|    1|          2|
    |outbuf_blk_n              |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|outbuf_dout            |   in|   33|     ap_fifo|                                   outbuf|       pointer|
|outbuf_num_data_valid  |   in|    7|     ap_fifo|                                   outbuf|       pointer|
|outbuf_fifo_cap        |   in|    7|     ap_fifo|                                   outbuf|       pointer|
|outbuf_empty_n         |   in|    1|     ap_fifo|                                   outbuf|       pointer|
|outbuf_read            |  out|    1|     ap_fifo|                                   outbuf|       pointer|
|outStreamTop_TREADY    |   in|    1|        axis|                    outStreamTop_V_data_V|       pointer|
|outStreamTop_TDATA     |  out|   32|        axis|                    outStreamTop_V_data_V|       pointer|
|outStreamTop_TVALID    |  out|    1|        axis|                    outStreamTop_V_last_V|       pointer|
|outStreamTop_TLAST     |  out|    1|        axis|                    outStreamTop_V_last_V|       pointer|
|outStreamTop_TKEEP     |  out|    4|        axis|                    outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB     |  out|    4|        axis|                    outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER     |  out|    2|        axis|                    outStreamTop_V_user_V|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

