// Seed: 3729611499
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4
);
  wire id_6;
  id_7(
      1, 1
  );
  wire id_8;
  id_9(
      1, 1'b0
  );
  wire id_10;
  id_11(
      .id_0(id_7), .id_1(id_4 - !id_0)
  );
  wire id_12;
  id_13 :
  assert property (@(posedge id_1) 1)
  else $display(1'b0);
  wire id_14;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    output uwire id_9,
    output logic id_10,
    input wire id_11,
    input wor id_12
);
  assign id_10 = 1;
  module_0(
      id_0, id_5, id_8, id_5, id_9
  );
  wire id_14;
  always
    if (id_12) id_10 <= 1;
    else id_1 <= 1'h0;
  wire id_15;
endmodule
