============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:45:30 am
  Module:                 exclusive_min
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5363 ps) Late External Delay Assertion at pin q
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) q
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     237                  
             Slack:=    5363                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_3_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  b              -       -     F     (arrival)                 2  2.1     0     0    2000    (-,-) 
  g468__6260/Y   -       A->Y  F     XNOR2xp5_ASAP7_75t_R      2  1.6    27    24    2024    (-,-) 
  g458/Y         -       A->Y  R     INVx1_ASAP7_75t_R         1  0.6    13    12    2037    (-,-) 
  sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    32    21    2058    (-,-) 
  g497__3680/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_R      1  0.9    21    19    2077    (-,-) 
  g2/Y           -       B->Y  F     OAI21xp5_ASAP7_75t_R      1  0.9    18    16    2093    (-,-) 
  g494__8428/Y   -       A->Y  R     MAJIxp5_ASAP7_75t_R       3 16.7   292   144    2236    (-,-) 
  q              -       -     R     (port)                    -    -     -     1    2237    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (7210 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    7210                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  b                -       -      F     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g468__6260/Y     -       A->Y   F     XNOR2xp5_ASAP7_75t_R          2  1.6    27    24    2024    (-,-) 
  g458/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  0.6    13    12    2037    (-,-) 
  sr/g24__2398/Y   -       B->Y   F     NOR2xp33_ASAP7_75t_R          2  1.3    32    21    2058    (-,-) 
  g497__3680/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          1  0.9    21    19    2077    (-,-) 
  g2/Y             -       B->Y   F     OAI21xp5_ASAP7_75t_R          1  0.9    18    16    2093    (-,-) 
  g494__8428/Y     -       A->Y   R     MAJIxp5_ASAP7_75t_R           3 16.7   292   144    2236    (-,-) 
  g505__6131/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2285    (-,-) 
  g504/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  1.1    32    28    2313    (-,-) 
  g508/CON         -       B->CON F     HAxp5_ASAP7_75t_R             1  0.7    26    19    2332    (-,-) 
  g501/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  1.1    21    18    2350    (-,-) 
  g507/CON         -       B->CON F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2370    (-,-) 
  g492__1617/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    28    21    2391    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2391    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (7215 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     386                  
             Slack:=    7215                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  b                -       -       F     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g468__6260/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_R          2  1.6    27    24    2024    (-,-) 
  g458/Y           -       A->Y    R     INVx1_ASAP7_75t_R             1  0.6    13    12    2037    (-,-) 
  sr/g24__2398/Y   -       B->Y    F     NOR2xp33_ASAP7_75t_R          2  1.3    32    21    2058    (-,-) 
  g497__3680/Y     -       B->Y    R     NAND2xp5_ASAP7_75t_R          1  0.9    21    19    2077    (-,-) 
  g2/Y             -       B->Y    F     OAI21xp5_ASAP7_75t_R          1  0.9    18    16    2093    (-,-) 
  g494__8428/Y     -       A->Y    R     MAJIxp5_ASAP7_75t_R           3 16.7   292   144    2236    (-,-) 
  g505__6131/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2285    (-,-) 
  g504/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    32    28    2313    (-,-) 
  g508/CON         -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    26    19    2332    (-,-) 
  g501/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    21    18    2350    (-,-) 
  g507/CON         -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2370    (-,-) 
  g507/SN          -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16    2386    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2386    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 4: MET (7254 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     347                  
             Slack:=    7254                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  b                -       -       F     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g468__6260/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_R          2  1.6    27    24    2024    (-,-) 
  g458/Y           -       A->Y    R     INVx1_ASAP7_75t_R             1  0.6    13    12    2037    (-,-) 
  sr/g24__2398/Y   -       B->Y    F     NOR2xp33_ASAP7_75t_R          2  1.3    32    21    2058    (-,-) 
  g497__3680/Y     -       B->Y    R     NAND2xp5_ASAP7_75t_R          1  0.9    21    19    2077    (-,-) 
  g2/Y             -       B->Y    F     OAI21xp5_ASAP7_75t_R          1  0.9    18    16    2093    (-,-) 
  g494__8428/Y     -       A->Y    R     MAJIxp5_ASAP7_75t_R           3 16.7   292   144    2236    (-,-) 
  g505__6131/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2285    (-,-) 
  g504/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    32    28    2313    (-,-) 
  g508/CON         -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    26    19    2332    (-,-) 
  g508/SN          -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    15    2347    (-,-) 
  counter_reg[1]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2347    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 5: MET (7287 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=    9597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     310                  
             Slack:=    7287                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     F     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g468__6260/Y     -       A->Y  F     XNOR2xp5_ASAP7_75t_R          2  1.6    27    24    2024    (-,-) 
  g458/Y           -       A->Y  R     INVx1_ASAP7_75t_R             1  0.6    13    12    2037    (-,-) 
  sr/g24__2398/Y   -       B->Y  F     NOR2xp33_ASAP7_75t_R          2  1.3    32    21    2058    (-,-) 
  g497__3680/Y     -       B->Y  R     NAND2xp5_ASAP7_75t_R          1  0.9    21    19    2077    (-,-) 
  g2/Y             -       B->Y  F     OAI21xp5_ASAP7_75t_R          1  0.9    18    16    2093    (-,-) 
  g494__8428/Y     -       A->Y  R     MAJIxp5_ASAP7_75t_R           3 16.7   292   144    2236    (-,-) 
  g505__6131/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2285    (-,-) 
  g503__7098/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    57    24    2310    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2310    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

