v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 46600 46500 1 0 0 asic-nmos-1.sym
{
T 48000 47300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47400 47300 5 10 1 1 0 0 1
refdes=M1
T 47400 47100 5 8 1 1 0 0 1
model-name=PM
T 47400 46800 5 8 1 0 0 0 1
w=1u
T 47400 46600 5 8 1 0 0 0 1
l=3u
}
C 46600 44700 1 0 0 asic-nmos-1.sym
{
T 48000 45500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47400 45500 5 10 1 1 0 0 1
refdes=M2
T 47400 45300 5 8 1 1 0 0 1
model-name=NM
T 47400 45000 5 8 1 0 0 0 1
w=1u
T 47400 44800 5 8 1 0 0 0 1
l=3u
}
C 47100 43700 1 0 0 gnd-1.sym
N 47200 44000 47200 44700 4
N 47200 45700 47200 46500 4
N 46600 47000 46100 47000 4
N 46100 47000 46100 45200 4
N 46100 45200 46600 45200 4
N 45700 47500 47900 47500 4
{
T 46500 47500 5 10 1 1 0 0 1
netname=VCC
}
N 46100 46100 45500 46100 4
{
T 45700 46100 5 10 1 1 0 0 1
netname=VIN
}
N 47200 46100 48500 46100 4
{
T 47200 46100 5 10 1 1 0 0 1
netname=VOUT
}
N 47300 47000 47900 47000 4
N 47900 47000 47900 47500 4
N 47300 45200 47600 45200 4
N 47600 45200 47600 44000 4
N 47600 44000 47200 44000 4
