<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="seven.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="s7_bit_adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="s7_bit_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="s7_bit_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="s7_bit_adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="s7_bit_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="s7_bit_adder.ngd"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="s7_bit_adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="s7_bit_adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="s7_bit_adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s7_bit_adder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="s7_bit_adder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="s7_bit_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="s7_bit_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="s7_bit_adder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="s7_bit_adder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="s7_bit_adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="s7_bit_adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="s7_bit_adder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="s7_bit_adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="s7_bit_adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="s7_bit_adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="s7_bit_adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="s7_bit_adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s7_bit_adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s7_bit_adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="s7_bit_adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="s7_bit_adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s7_bit_adder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="s7_bit_adder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="s7_bit_adder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="s7_bit_adder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s7_bit_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seven_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="seven_top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1548248805" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1548248805">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1548248910" xil_pn:in_ck="-321314701472688302" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1548248910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="seven.v"/>
      <outfile xil_pn:name="seven_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1548248819" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6952950161463283818" xil_pn:start_ts="1548248819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548248819" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4844473954362183468" xil_pn:start_ts="1548248819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548248819" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3317481410415827386" xil_pn:start_ts="1548248819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548248925" xil_pn:in_ck="-321314701472688302" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1548248925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="seven.v"/>
      <outfile xil_pn:name="seven_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1548248932" xil_pn:in_ck="-321314701472688302" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="222815497908190101" xil_pn:start_ts="1548248925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="seven_top_beh.prj"/>
      <outfile xil_pn:name="seven_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548248933" xil_pn:in_ck="-7670156448364057790" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2655066883896131752" xil_pn:start_ts="1548248932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="seven_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1548249251" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1548249251">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1548249251" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1466521778695180960" xil_pn:start_ts="1548249251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548249251" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3317481410415827386" xil_pn:start_ts="1548249251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548249251" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1548249251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548249251" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3807192318523032862" xil_pn:start_ts="1548249251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548250605" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1548250605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548250605" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3455872299015698512" xil_pn:start_ts="1548250605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548250654" xil_pn:in_ck="6687024301848188603" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1999603927266700979" xil_pn:start_ts="1548250605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="s7_bit_adder.lso"/>
      <outfile xil_pn:name="s7_bit_adder.ngc"/>
      <outfile xil_pn:name="s7_bit_adder.prj"/>
      <outfile xil_pn:name="s7_bit_adder.stx"/>
      <outfile xil_pn:name="s7_bit_adder.syr"/>
      <outfile xil_pn:name="s7_bit_adder.xst"/>
      <outfile xil_pn:name="s7_bit_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1548250670" xil_pn:in_ck="4324352020800587283" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7209136143654155063" xil_pn:start_ts="1548250669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548250696" xil_pn:in_ck="202201651219097824" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="85522256978064393" xil_pn:start_ts="1548250670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="s7_bit_adder.bld"/>
      <outfile xil_pn:name="s7_bit_adder.ngd"/>
      <outfile xil_pn:name="s7_bit_adder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548250717" xil_pn:in_ck="-3623127443994096927" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1548250696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="s7_bit_adder.pcf"/>
      <outfile xil_pn:name="s7_bit_adder_map.map"/>
      <outfile xil_pn:name="s7_bit_adder_map.mrp"/>
      <outfile xil_pn:name="s7_bit_adder_map.ncd"/>
      <outfile xil_pn:name="s7_bit_adder_map.ngm"/>
      <outfile xil_pn:name="s7_bit_adder_map.xrpt"/>
      <outfile xil_pn:name="s7_bit_adder_summary.xml"/>
      <outfile xil_pn:name="s7_bit_adder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548250772" xil_pn:in_ck="7592406624422956154" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1548250717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="s7_bit_adder.ncd"/>
      <outfile xil_pn:name="s7_bit_adder.pad"/>
      <outfile xil_pn:name="s7_bit_adder.par"/>
      <outfile xil_pn:name="s7_bit_adder.ptwx"/>
      <outfile xil_pn:name="s7_bit_adder.unroutes"/>
      <outfile xil_pn:name="s7_bit_adder.xpi"/>
      <outfile xil_pn:name="s7_bit_adder_pad.csv"/>
      <outfile xil_pn:name="s7_bit_adder_pad.txt"/>
      <outfile xil_pn:name="s7_bit_adder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548250926" xil_pn:in_ck="4324352020800579658" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1548250925">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548250772" xil_pn:in_ck="3258223133989716573" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1548250762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="s7_bit_adder.twr"/>
      <outfile xil_pn:name="s7_bit_adder.twx"/>
    </transform>
  </transforms>

</generated_project>
