// Seed: 518277740
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    output id_6,
    input id_7
);
  logic id_8;
  type_13(
      id_2, id_4 + 1 + 1'b0, id_3
  );
  logic id_9;
  assign id_9 = {id_9{1'd0}};
  id_10(
      id_10
  );
endmodule
