= control target key start
LH: loop header
LB: loop body
LE: loop exit
PB: predicated region body
PF: predicated region fallthrough
CT: control target
= control target key end

     0   :  { %s196_s0 = sld [smem:[#allocation14]] } /* Start region 0 :: Start region 202 */
   0x1   :  { %s197_s1 = sand.u32 134217727, %s196_s0 }
   0x2   :  { %s198_s2 = sor.u32 4026531840, %s197_s1 }
   0x3   :  { %199 = vtrace %s198_s2 }
   0x4   :  { %s190_s3 = sld [smem:[#allocation11]] }
   0x5   :  { %191 = vtrace %s190_s3 }
   0x6   :  { %s192_s4 = sld [smem:[#allocation12]] }
   0x7   :  { %193 = vtrace %s192_s4 }
   0x8   :  { %s194_s5 = sld [smem:[#allocation13]] }
   0x9   :  { %195 = vtrace %s194_s5 }
   0xa   :  { %v177_v0 = vlaneseq } /* Start region 25 :: Start region 26 :: Start region 27 */
   0xb   :  { %v215_v1 = vshrl.u32 %v177_v0, 7 }
   0xc   :  { %v179_v2 = vshrl.u32 %v215_v1, 1  ;;  %v180_v3 = vand.u32 1, %v215_v1 }
   0xd   :  { %v181_v4 = vshll.u32 %v180_v3, 2  ;;  %v188_v6 = vsub.s32 %v179_v2, %v215_v1 }
   0xe   :  { %v182_v5 = vadd.s32 %v181_v4, %v179_v2 }
   0xf   :  { %v183_v7 = vsub.s32 %v182_v5, %v215_v1 }
  0x10   :  { %184 = vsetiar.raw.iar0 %v183_v7 /* EvenOdd Store IAR initialization */ }
  0x11   :  { %189 = vsetiar.raw.iar1 %v188_v6 /* EvenOdd Load IAR initialization */ }
  0x12   :  { %s57_s6 = sld [smem:[#allocation8]] }
  0x13   :  { %p200_p0 = scmp.eq.s32.totalorder %s57_s6, 0 } /* End region 25 */
  0x14   :  { %s74_s7 = sxor.u32 (!%p200_p0), 2925155241, %s57_s6 }
  0x15   :  { %61 = sbr.rel (%p200_p0) target bundleno = 160 (0xa0), region = 28 }
  0x16   :  { %s75_s8 = smul.u32 (!%p200_p0), 2223506493, %s74_s7 }
  0x17   :  {}
  0x18   :  { %s76_s9 = sshrl.u32 (!%p200_p0), %s75_s8, 16 }
  0x19   :  { %s77_s10 = sxor.u32 (!%p200_p0), %s76_s9, %s75_s8 } /* End region 26 */
  0x1a   :  { %v66_v8 = vand.u32 127, %v177_v0  ;;  %s82_s11 = smul.u32 3389127133, %s77_s10  ;;  %vm201_vm0 = vcmp.eq.s32.totalorder %v215_v1, 1  ;;  %vm202_vm2 = vcmp.eq.s32.totalorder %v215_v1, 2  ;;  %vm203_vm3 = vcmp.eq.s32.totalorder %v215_v1, 3 }
  0x1b   :  { %v70_v9 = vxor.u32 1135663077, %v66_v8  ;;  %v84_v17 = vstv %s82_s11 }
  0x1c   :  { %v71_v10 = vmul.u32 2925155241, %v70_v9 }
  0x1d   :  { %v72_v11 = vshrl.u32 %v71_v10, 16 }
  0x1e   :  { %v73_v12 = vxor.u32 %v72_v11, %v71_v10 }
  0x1f   :  { %v78_v13 = vxor.u32 2223506493, %v73_v12  ;;  %v92_v26 = vmul.u32 3389127133, %v73_v12 }
  0x20   :  { %v79_v14 = vmul.u32 1519409121, %v78_v13 }
  0x21   :  { %v80_v15 = vshrl.u32 %v79_v14, 16 }
  0x22   :  { %v81_v16 = vxor.u32 %v80_v15, %v79_v14 }
  0x23   :  { %v83_v18 = vmul.u32 1232336661, %v81_v16 }
  0x24   :  { %v85_v19 = vsub.s32 %v84_v17, %v83_v18 }
  0x25   :  { %v86_v20 = vshrl.u32 %v85_v19, 16 }
  0x26   :  { %v87_v21 = vxor.u32 %v86_v20, %v85_v19 }
  0x27   :  { %v88_v22 = vxor.u32 1519409121, %v87_v21  ;;  %v101_v31 = vxor.u32 2925155241, %v87_v21 }
  0x28   :  { %v89_v23 = vmul.u32 2449846741, %v88_v22  ;;  %v102_v34 = vmul.u32 2223506493, %v101_v31 }
  0x29   :  { %v90_v24 = vshrl.u32 %v89_v23, 16  ;;  %v103_v37 = vshrl.u32 %v102_v34, 16 }
  0x2a   :  { %v91_v25 = vxor.u32 %v90_v24, %v89_v23  ;;  %v104_v39 = vxor.u32 %v103_v37, %v102_v34 }
  0x2b   :  { %v93_v27 = vmul.u32 1232336661, %v91_v25  ;;  %v109_v43 = vmul.u32 3389127133, %v104_v39 }
  0x2c   :  { %v94_v28 = vsub.s32 %v92_v26, %v93_v27 }
  0x2d   :  { %v95_v29 = vshrl.u32 %v94_v28, 16 }
  0x2e   :  { %v96_v30 = vxor.u32 %v95_v29, %v94_v28 }
  0x2f   :  { %v97_v32 = vxor.u32 1135663077, %v96_v30 }
  0x30   :  { %v98_v33 = vmul.u32 2925155241, %v97_v32 }
  0x31   :  { %v99_v35 = vshrl.u32 %v98_v33, 16 }
  0x32   :  { %v100_v36 = vxor.u32 %v99_v35, %v98_v33 }
  0x33   :  { %v105_v38 = vxor.u32 2223506493, %v100_v36  ;;  %v118_v52 = vmul.u32 3389127133, %v100_v36 }
  0x34   :  { %v106_v40 = vmul.u32 1519409121, %v105_v38 }
  0x35   :  { %v107_v41 = vshrl.u32 %v106_v40, 16 }
  0x36   :  { %v108_v42 = vxor.u32 %v107_v41, %v106_v40 }
  0x37   :  { %v110_v44 = vmul.u32 1232336661, %v108_v42 }
  0x38   :  { %v111_v45 = vsub.s32 %v109_v43, %v110_v44 }
  0x39   :  { %v112_v46 = vshrl.u32 %v111_v45, 16 }
  0x3a   :  { %v113_v47 = vxor.u32 %v112_v46, %v111_v45 }
  0x3b   :  { %v114_v48 = vxor.u32 1519409121, %v113_v47  ;;  %v131_v53 = vxor.u32 1179257497, %v113_v47  ;;  %v147_v57 = vxor.u32 3546938817, %v113_v47 }
  0x3c   :  { %v135_v59 = vxor.u32 461070425, %v113_v47  ;;  %v151_v60 = vxor.u32 728804945, %v113_v47 }
  0x3d   :  { %v115_v49 = vmul.u32 2449846741, %v114_v48  ;;  %v132_v56 = vmul.u32 2174555301, %v131_v53 }
  0x3e   :  { %v148_v63 = vmul.u32 1343633581, %v147_v57  ;;  %v136_v4 = vmul.u32 702470093, %v135_v59 }
  0x3f   :  { %v116_v50 = vshrl.u32 %v115_v49, 16  ;;  %v133_v62 = vshrl.u32 %v132_v56, 16  ;;  %v152_v6 = vmul.u32 1920080165, %v151_v60 }
  0x40   :  { %v149_v13 = vshrl.u32 %v148_v63, 16  ;;  %v137_v16 = vshrl.u32 %v136_v4, 16 }
  0x41   :  { %v117_v51 = vxor.u32 %v116_v50, %v115_v49  ;;  %v134_v12 = vxor.u32 %v133_v62, %v132_v56  ;;  %v153_v20 = vshrl.u32 %v152_v6, 16 }
  0x42   :  { %v150_v21 = vxor.u32 %v149_v13, %v148_v63  ;;  %v138_v25 = vxor.u32 %v137_v16, %v136_v4 }
  0x43   :  { %v119_v54 = vmul.u32 1232336661, %v117_v51  ;;  %v154_v27 = vxor.u32 %v153_v20, %v152_v6 }
  0x44   :  { %v120_v55 = vsub.s32 %v118_v52, %v119_v54 }
  0x45   :  { %v121_v58 = vshrl.u32 %v120_v55, 16 }
  0x46   :  { %v122_v61 = vxor.u32 %v121_v58, %v120_v55 }
  0x47   :  { %v123_v0 = vxor.u32 2337405405, %v122_v61  ;;  %v127_v2 = vxor.u32 747796405, %v122_v61  ;;  %v139_v3 = vxor.u32 2174555301, %v122_v61 }
  0x48   :  { %v143_v5 = vxor.u32 702470093, %v122_v61 }
  0x49   :  { %v124_v7 = vmul.u32 1179257497, %v123_v0  ;;  %v128_v8 = vmul.u32 461070425, %v127_v2 }
  0x4a   :  { %v140_v9 = vmul.u32 3546938817, %v139_v3  ;;  %v144_v10 = vmul.u32 728804945, %v143_v5 }
  0x4b   :  { %v125_v11 = vshrl.u32 %v124_v7, 16  ;;  %v129_v17 = vshrl.u32 %v128_v8, 16 }
  0x4c   :  { %v141_v14 = vshrl.u32 %v140_v9, 16  ;;  %v145_v19 = vshrl.u32 %v144_v10, 16 }
  0x4d   :  { %v126_v15 = vxor.u32 %v125_v11, %v124_v7  ;;  %v130_v24 = vxor.u32 %v129_v17, %v128_v8 }
  0x4e   :  { %v142_v18 = vxor.u32 %v141_v14, %v140_v9  ;;  %v146_v26 = vxor.u32 %v145_v19, %v144_v10 }
  0x4f   :  { %v155_v22 = vor.u32 %v134_v12, %v126_v15 }
  0x50   :  { %v156_v23 = vor.u32 %v155_v22, %v142_v18 }
  0x51   :  { %v157_v28 = vor.u32 %v156_v23, %v150_v21 }
  0x52   :  { %vm158_vm1 = vcmp.eq.s32.totalorder %v157_v28, 0 }
  0x53   :  { %v168_v29 = vsel /*vm=*/%vm158_vm1, /*on_true_vy=*/%v130_v24, /*on_false_vx=*/%v126_v15  ;;  %v169_v30 = vsel /*vm=*/%vm158_vm1, /*on_true_vy=*/%v138_v25, /*on_false_vx=*/%v134_v12  ;;  %v171_v31 = vsel /*vm=*/%vm158_vm1, /*on_true_vy=*/%v146_v26, /*on_false_vx=*/%v142_v18  ;;  %v173_v32 = vsel /*vm=*/%vm158_vm1, /*on_true_vy=*/%v154_v27, /*on_false_vx=*/%v150_v21 }
  0x54   :  { %v170_v33 = vsel /*vm=*/%vm201_vm0, /*on_true_vy=*/%v169_v30, /*on_false_vx=*/%v168_v29 }
  0x55   :  { %v172_v34 = vsel /*vm=*/%vm202_vm2, /*on_true_vy=*/%v171_v31, /*on_false_vx=*/%v170_v33 }
  0x56   :  { %v174_v35 = vsel /*vm=*/%vm203_vm3, /*on_true_vy=*/%v173_v32, /*on_false_vx=*/%v172_v34 }
  0x57   :  { %175 = setrngseed %v174_v35 /* Rng seed initialization */ }
  0x58   :  { %v176_v36 = vrng /* Rng seed initialization */ } /* End region 27 */
  0x59 PF:  { %50 = vsettm 1 } /* Start/End empty region 28 */
  0x5a   :  { %s211_s12 = smov 2147483646 /* materialized constant */ }
  0x5b   :  { %49 = vsettm %s211_s12 }
  0x5c   :  { %47 = vtrace 2415919103 }
  0x5d   :  { %0 = vtrace 2952790016 }
  0x5e   :  { %1 = vtrace 3221225472 }
  0x5f   :  { %s2_s13 = sld [smem:[#allocation0]] } /* End region 202 :: Start region 1 :: Start region 2 :: Start region 3 :: Start region 203 */
  0x60   :  { %p204_p1 = scmp.ne.s32.totalorder %s2_s13, 1 } /* End region 1 */
  0x61   :  { %6 = sbr.rel (%p204_p1) target bundleno = 194 (0xc2), region = 4 }
  0x62   :  {}
  0x63   :  {}
  0x64   :  {}
  0x65   :  {} /* End region 2 */
  0x66   :  { %s7_s14 = sld [smem:[#allocation2]]  ;;  %s8_s14 = int_to_ptr.hbm [resolvable:$false] %s7_s14 } /* Start/End empty region 6 */
  0x67   :  { %s212_s15 = smov [#allocation3] /* materialized constant */ } /* Start region 7 :: Start region 8 */
  0x68   :  { %10 = dma.hbm_to_smem /*hbm=*/%s8_s14, /*size_in_granules=*/1, /*smem=*/%s212_s15, /*dst_syncflagno=*/[#allocation4] }
  0x69   :  { %209 = dma.done.wait [#allocation4], 1 /* local-dma-wait */ }
  0x6a   :  { %210 = vsyncadd [#allocation4], 4294967295 }
  0x6b   :  { %12 = sfence } /* End region 8 */
  0x6c   :  { %s224_s4 = sld [smem:[#allocation3]]  ;;  %s14_s4 = int_to_ptr.hbm [resolvable:$false] %s224_s4 }
  0x6d   :  { %s226_s3 = sld [smem:[#allocation3 + $0x1]]  ;;  %s17_s3 = int_to_ptr.hbm [resolvable:$false] %s226_s3 }
  0x6e   :  { %s228_s2 = sld [smem:[#allocation3 + $0x2]]  ;;  %s20_s2 = int_to_ptr.hbm [resolvable:$false] %s228_s2 }
  0x6f   :  { %s230_s1 = sld [smem:[#allocation3 + $0x3]]  ;;  %s23_s1 = int_to_ptr.hbm [resolvable:$false] %s230_s1 } /* End region 7 */
  0x70   :  { %s24_s0 = scalar_parameter_address 0 } /* End region 203 */
  0x71   :  { %33 = vtrace 2147483648  ;;  %25 = compiler-scheduling-barrier  ;;  %27 = compiler-scheduling-barrier } /* Start/End empty region 9 :: Start/End empty region 10 :: Start region 11 :: Start region 204 :: End region 204 */
  0x72   :  { %30 = inlined_call %s24_s0, %s23_s1, %s20_s2, %s17_s3, %s14_s4 /* %slice_reduce_fusion = fusion(%Arg_0.1) */  ;;  %28 = compiler-scheduling-barrier }
  0x73   :  { %34 = vtrace 2415919104  ;;  %32 = compiler-scheduling-barrier } /* End region 3 :: End region 11 :: Start region 205 :: End region 205 */
  0x74 PF:  { %48 = vtrace 2684354559  ;;  %35 = compiler-scheduling-barrier  ;;  %36 = compiler-scheduling-barrier  ;;  %37 = compiler-scheduling-barrier  ;;  %38 = compiler-scheduling-barrier  ;;  %39 = compiler-scheduling-barrier  ;;  %40 = compiler-scheduling-barrier  ;;  %41 = compiler-scheduling-barrier  ;;  %42 = compiler-scheduling-barrier  ;;  %43 = compiler-scheduling-barrier  ;;  %46 = compiler-scheduling-barrier } /* Start/End empty region 206 :: Start/End empty region 14 :: Start/End empty region 15 :: Start/End empty region 16 :: Start/End empty region 17 :: Start/End empty region 18 :: Start/End empty region 4 :: Start region 207 */
  0x75   :  { %s213_s16 = smov 2147483647 /* materialized constant */ }
  0x76   :  { %51 = vsettm %s213_s16 }
  0x77   :  { %54 = vdelay 1 }
  0x78   :  { %55 = sfence }
  0x79   :  { %s214_s17 = smov 0 /* materialized constant */ }
  0x7a   :  { %56 = sst [smem:[#allocation7]] %s214_s17 } /* End region 0 :: End region 207 */
