
f4disco-midi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a76c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800a8f4  0800a8f4  0001a8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a97c  0800a97c  000212c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a97c  0800a97c  0001a97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a984  0800a984  000212c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a984  0800a984  0001a984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a988  0800a988  0001a988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000012c8  20000000  0800a98c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003244  200012c8  0800bc54  000212c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000450c  0800bc54  0002450c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000212c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d00c  00000000  00000000  000212f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003e8e  00000000  00000000  0003e304  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001238  00000000  00000000  00042198  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010b0  00000000  00000000  000433d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023cba  00000000  00000000  00044480  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000128a1  00000000  00000000  0006813a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cc9da  00000000  00000000  0007a9db  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001473b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ce8  00000000  00000000  00147430  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200012c8 	.word	0x200012c8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a8dc 	.word	0x0800a8dc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200012cc 	.word	0x200012cc
 80001c4:	0800a8dc 	.word	0x0800a8dc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a18:	f000 b972 	b.w	8000d00 <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	4604      	mov	r4, r0
 8000a3c:	4688      	mov	r8, r1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d14b      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a42:	428a      	cmp	r2, r1
 8000a44:	4615      	mov	r5, r2
 8000a46:	d967      	bls.n	8000b18 <__udivmoddi4+0xe4>
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	b14a      	cbz	r2, 8000a62 <__udivmoddi4+0x2e>
 8000a4e:	f1c2 0720 	rsb	r7, r2, #32
 8000a52:	fa01 f302 	lsl.w	r3, r1, r2
 8000a56:	fa20 f707 	lsr.w	r7, r0, r7
 8000a5a:	4095      	lsls	r5, r2
 8000a5c:	ea47 0803 	orr.w	r8, r7, r3
 8000a60:	4094      	lsls	r4, r2
 8000a62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a66:	0c23      	lsrs	r3, r4, #16
 8000a68:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a6c:	fa1f fc85 	uxth.w	ip, r5
 8000a70:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a74:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a78:	fb07 f10c 	mul.w	r1, r7, ip
 8000a7c:	4299      	cmp	r1, r3
 8000a7e:	d909      	bls.n	8000a94 <__udivmoddi4+0x60>
 8000a80:	18eb      	adds	r3, r5, r3
 8000a82:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000a86:	f080 811b 	bcs.w	8000cc0 <__udivmoddi4+0x28c>
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	f240 8118 	bls.w	8000cc0 <__udivmoddi4+0x28c>
 8000a90:	3f02      	subs	r7, #2
 8000a92:	442b      	add	r3, r5
 8000a94:	1a5b      	subs	r3, r3, r1
 8000a96:	b2a4      	uxth	r4, r4
 8000a98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000aa0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aa4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aa8:	45a4      	cmp	ip, r4
 8000aaa:	d909      	bls.n	8000ac0 <__udivmoddi4+0x8c>
 8000aac:	192c      	adds	r4, r5, r4
 8000aae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ab2:	f080 8107 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000ab6:	45a4      	cmp	ip, r4
 8000ab8:	f240 8104 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000abc:	3802      	subs	r0, #2
 8000abe:	442c      	add	r4, r5
 8000ac0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ac4:	eba4 040c 	sub.w	r4, r4, ip
 8000ac8:	2700      	movs	r7, #0
 8000aca:	b11e      	cbz	r6, 8000ad4 <__udivmoddi4+0xa0>
 8000acc:	40d4      	lsrs	r4, r2
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad4:	4639      	mov	r1, r7
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d909      	bls.n	8000af2 <__udivmoddi4+0xbe>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80eb 	beq.w	8000cba <__udivmoddi4+0x286>
 8000ae4:	2700      	movs	r7, #0
 8000ae6:	e9c6 0100 	strd	r0, r1, [r6]
 8000aea:	4638      	mov	r0, r7
 8000aec:	4639      	mov	r1, r7
 8000aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af2:	fab3 f783 	clz	r7, r3
 8000af6:	2f00      	cmp	r7, #0
 8000af8:	d147      	bne.n	8000b8a <__udivmoddi4+0x156>
 8000afa:	428b      	cmp	r3, r1
 8000afc:	d302      	bcc.n	8000b04 <__udivmoddi4+0xd0>
 8000afe:	4282      	cmp	r2, r0
 8000b00:	f200 80fa 	bhi.w	8000cf8 <__udivmoddi4+0x2c4>
 8000b04:	1a84      	subs	r4, r0, r2
 8000b06:	eb61 0303 	sbc.w	r3, r1, r3
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	4698      	mov	r8, r3
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d0e0      	beq.n	8000ad4 <__udivmoddi4+0xa0>
 8000b12:	e9c6 4800 	strd	r4, r8, [r6]
 8000b16:	e7dd      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000b18:	b902      	cbnz	r2, 8000b1c <__udivmoddi4+0xe8>
 8000b1a:	deff      	udf	#255	; 0xff
 8000b1c:	fab2 f282 	clz	r2, r2
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	f040 808f 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b26:	1b49      	subs	r1, r1, r5
 8000b28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b2c:	fa1f f885 	uxth.w	r8, r5
 8000b30:	2701      	movs	r7, #1
 8000b32:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b36:	0c23      	lsrs	r3, r4, #16
 8000b38:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b40:	fb08 f10c 	mul.w	r1, r8, ip
 8000b44:	4299      	cmp	r1, r3
 8000b46:	d907      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b48:	18eb      	adds	r3, r5, r3
 8000b4a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4299      	cmp	r1, r3
 8000b52:	f200 80cd 	bhi.w	8000cf0 <__udivmoddi4+0x2bc>
 8000b56:	4684      	mov	ip, r0
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	b2a3      	uxth	r3, r4
 8000b5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b60:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b64:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b68:	fb08 f800 	mul.w	r8, r8, r0
 8000b6c:	45a0      	cmp	r8, r4
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x14c>
 8000b70:	192c      	adds	r4, r5, r4
 8000b72:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x14a>
 8000b78:	45a0      	cmp	r8, r4
 8000b7a:	f200 80b6 	bhi.w	8000cea <__udivmoddi4+0x2b6>
 8000b7e:	4618      	mov	r0, r3
 8000b80:	eba4 0408 	sub.w	r4, r4, r8
 8000b84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b88:	e79f      	b.n	8000aca <__udivmoddi4+0x96>
 8000b8a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b8e:	40bb      	lsls	r3, r7
 8000b90:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b94:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b98:	fa01 f407 	lsl.w	r4, r1, r7
 8000b9c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ba0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ba4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ba8:	4325      	orrs	r5, r4
 8000baa:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bae:	0c2c      	lsrs	r4, r5, #16
 8000bb0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bb4:	fa1f fa8e 	uxth.w	sl, lr
 8000bb8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bbc:	fb09 f40a 	mul.w	r4, r9, sl
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	fa02 f207 	lsl.w	r2, r2, r7
 8000bc6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1e 0303 	adds.w	r3, lr, r3
 8000bd0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bd4:	f080 8087 	bcs.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f240 8084 	bls.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bde:	f1a9 0902 	sub.w	r9, r9, #2
 8000be2:	4473      	add	r3, lr
 8000be4:	1b1b      	subs	r3, r3, r4
 8000be6:	b2ad      	uxth	r5, r5
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000bf4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000bf8:	45a2      	cmp	sl, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1e 0404 	adds.w	r4, lr, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c04:	d26b      	bcs.n	8000cde <__udivmoddi4+0x2aa>
 8000c06:	45a2      	cmp	sl, r4
 8000c08:	d969      	bls.n	8000cde <__udivmoddi4+0x2aa>
 8000c0a:	3802      	subs	r0, #2
 8000c0c:	4474      	add	r4, lr
 8000c0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c12:	fba0 8902 	umull	r8, r9, r0, r2
 8000c16:	eba4 040a 	sub.w	r4, r4, sl
 8000c1a:	454c      	cmp	r4, r9
 8000c1c:	46c2      	mov	sl, r8
 8000c1e:	464b      	mov	r3, r9
 8000c20:	d354      	bcc.n	8000ccc <__udivmoddi4+0x298>
 8000c22:	d051      	beq.n	8000cc8 <__udivmoddi4+0x294>
 8000c24:	2e00      	cmp	r6, #0
 8000c26:	d069      	beq.n	8000cfc <__udivmoddi4+0x2c8>
 8000c28:	ebb1 050a 	subs.w	r5, r1, sl
 8000c2c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c30:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c34:	40fd      	lsrs	r5, r7
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	ea4c 0505 	orr.w	r5, ip, r5
 8000c3c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c40:	2700      	movs	r7, #0
 8000c42:	e747      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000c44:	f1c2 0320 	rsb	r3, r2, #32
 8000c48:	fa20 f703 	lsr.w	r7, r0, r3
 8000c4c:	4095      	lsls	r5, r2
 8000c4e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c52:	fa21 f303 	lsr.w	r3, r1, r3
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	4338      	orrs	r0, r7
 8000c5c:	0c01      	lsrs	r1, r0, #16
 8000c5e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c62:	fa1f f885 	uxth.w	r8, r5
 8000c66:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c6e:	fb07 f308 	mul.w	r3, r7, r8
 8000c72:	428b      	cmp	r3, r1
 8000c74:	fa04 f402 	lsl.w	r4, r4, r2
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x256>
 8000c7a:	1869      	adds	r1, r5, r1
 8000c7c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000c80:	d22f      	bcs.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d92d      	bls.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c86:	3f02      	subs	r7, #2
 8000c88:	4429      	add	r1, r5
 8000c8a:	1acb      	subs	r3, r1, r3
 8000c8c:	b281      	uxth	r1, r0
 8000c8e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c92:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c96:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9a:	fb00 f308 	mul.w	r3, r0, r8
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x27e>
 8000ca2:	1869      	adds	r1, r5, r1
 8000ca4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000ca8:	d217      	bcs.n	8000cda <__udivmoddi4+0x2a6>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d915      	bls.n	8000cda <__udivmoddi4+0x2a6>
 8000cae:	3802      	subs	r0, #2
 8000cb0:	4429      	add	r1, r5
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cb8:	e73b      	b.n	8000b32 <__udivmoddi4+0xfe>
 8000cba:	4637      	mov	r7, r6
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	e709      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000cc0:	4607      	mov	r7, r0
 8000cc2:	e6e7      	b.n	8000a94 <__udivmoddi4+0x60>
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	e6fb      	b.n	8000ac0 <__udivmoddi4+0x8c>
 8000cc8:	4541      	cmp	r1, r8
 8000cca:	d2ab      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000ccc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cd0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cd4:	3801      	subs	r0, #1
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	e7a4      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cda:	4660      	mov	r0, ip
 8000cdc:	e7e9      	b.n	8000cb2 <__udivmoddi4+0x27e>
 8000cde:	4618      	mov	r0, r3
 8000ce0:	e795      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce2:	4667      	mov	r7, ip
 8000ce4:	e7d1      	b.n	8000c8a <__udivmoddi4+0x256>
 8000ce6:	4681      	mov	r9, r0
 8000ce8:	e77c      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cea:	3802      	subs	r0, #2
 8000cec:	442c      	add	r4, r5
 8000cee:	e747      	b.n	8000b80 <__udivmoddi4+0x14c>
 8000cf0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cf4:	442b      	add	r3, r5
 8000cf6:	e72f      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf8:	4638      	mov	r0, r7
 8000cfa:	e708      	b.n	8000b0e <__udivmoddi4+0xda>
 8000cfc:	4637      	mov	r7, r6
 8000cfe:	e6e9      	b.n	8000ad4 <__udivmoddi4+0xa0>

08000d00 <__aeabi_idiv0>:
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	81fb      	strh	r3, [r7, #14]
 8000d10:	460b      	mov	r3, r1
 8000d12:	81bb      	strh	r3, [r7, #12]
 8000d14:	4613      	mov	r3, r2
 8000d16:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000d1c:	f000 fc04 	bl	8001528 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000d20:	89fb      	ldrh	r3, [r7, #14]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2201      	movs	r2, #1
 8000d26:	2102      	movs	r1, #2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f000 fb01 	bl	8001330 <CODEC_IO_Write>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	461a      	mov	r2, r3
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	4413      	add	r3, r2
 8000d36:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000d38:	89bb      	ldrh	r3, [r7, #12]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	2b03      	cmp	r3, #3
 8000d3e:	d81b      	bhi.n	8000d78 <cs43l22_Init+0x74>
 8000d40:	a201      	add	r2, pc, #4	; (adr r2, 8000d48 <cs43l22_Init+0x44>)
 8000d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d46:	bf00      	nop
 8000d48:	08000d59 	.word	0x08000d59
 8000d4c:	08000d61 	.word	0x08000d61
 8000d50:	08000d69 	.word	0x08000d69
 8000d54:	08000d71 	.word	0x08000d71
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000d58:	4b5b      	ldr	r3, [pc, #364]	; (8000ec8 <cs43l22_Init+0x1c4>)
 8000d5a:	22fa      	movs	r2, #250	; 0xfa
 8000d5c:	701a      	strb	r2, [r3, #0]
    break;
 8000d5e:	e00f      	b.n	8000d80 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000d60:	4b59      	ldr	r3, [pc, #356]	; (8000ec8 <cs43l22_Init+0x1c4>)
 8000d62:	22af      	movs	r2, #175	; 0xaf
 8000d64:	701a      	strb	r2, [r3, #0]
    break;
 8000d66:	e00b      	b.n	8000d80 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000d68:	4b57      	ldr	r3, [pc, #348]	; (8000ec8 <cs43l22_Init+0x1c4>)
 8000d6a:	22aa      	movs	r2, #170	; 0xaa
 8000d6c:	701a      	strb	r2, [r3, #0]
    break;
 8000d6e:	e007      	b.n	8000d80 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000d70:	4b55      	ldr	r3, [pc, #340]	; (8000ec8 <cs43l22_Init+0x1c4>)
 8000d72:	2205      	movs	r2, #5
 8000d74:	701a      	strb	r2, [r3, #0]
    break;    
 8000d76:	e003      	b.n	8000d80 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000d78:	4b53      	ldr	r3, [pc, #332]	; (8000ec8 <cs43l22_Init+0x1c4>)
 8000d7a:	2205      	movs	r2, #5
 8000d7c:	701a      	strb	r2, [r3, #0]
    break;    
 8000d7e:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000d80:	89fb      	ldrh	r3, [r7, #14]
 8000d82:	b2d8      	uxtb	r0, r3
 8000d84:	4b50      	ldr	r3, [pc, #320]	; (8000ec8 <cs43l22_Init+0x1c4>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	2104      	movs	r1, #4
 8000d8e:	f000 facf 	bl	8001330 <CODEC_IO_Write>
 8000d92:	4603      	mov	r3, r0
 8000d94:	461a      	mov	r2, r3
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	4413      	add	r3, r2
 8000d9a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000d9c:	89fb      	ldrh	r3, [r7, #14]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	2281      	movs	r2, #129	; 0x81
 8000da2:	2105      	movs	r1, #5
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 fac3 	bl	8001330 <CODEC_IO_Write>
 8000daa:	4603      	mov	r3, r0
 8000dac:	461a      	mov	r2, r3
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	4413      	add	r3, r2
 8000db2:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	2204      	movs	r2, #4
 8000dba:	2106      	movs	r1, #6
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f000 fab7 	bl	8001330 <CODEC_IO_Write>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	4413      	add	r3, r2
 8000dca:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000dcc:	7afa      	ldrb	r2, [r7, #11]
 8000dce:	89fb      	ldrh	r3, [r7, #14]
 8000dd0:	4611      	mov	r1, r2
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 f964 	bl	80010a0 <cs43l22_SetVolume>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	4413      	add	r3, r2
 8000dde:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000de0:	89bb      	ldrh	r3, [r7, #12]
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d023      	beq.n	8000e2e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000de6:	89fb      	ldrh	r3, [r7, #14]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2206      	movs	r2, #6
 8000dec:	210f      	movs	r1, #15
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 fa9e 	bl	8001330 <CODEC_IO_Write>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000dfe:	89fb      	ldrh	r3, [r7, #14]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2200      	movs	r2, #0
 8000e04:	2124      	movs	r1, #36	; 0x24
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fa92 	bl	8001330 <CODEC_IO_Write>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	461a      	mov	r2, r3
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	4413      	add	r3, r2
 8000e14:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000e16:	89fb      	ldrh	r3, [r7, #14]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2125      	movs	r1, #37	; 0x25
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 fa86 	bl	8001330 <CODEC_IO_Write>
 8000e24:	4603      	mov	r3, r0
 8000e26:	461a      	mov	r2, r3
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000e2e:	89fb      	ldrh	r3, [r7, #14]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2200      	movs	r2, #0
 8000e34:	210a      	movs	r1, #10
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 fa7a 	bl	8001330 <CODEC_IO_Write>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	4413      	add	r3, r2
 8000e44:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000e46:	89fb      	ldrh	r3, [r7, #14]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2204      	movs	r2, #4
 8000e4c:	210e      	movs	r1, #14
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 fa6e 	bl	8001330 <CODEC_IO_Write>
 8000e54:	4603      	mov	r3, r0
 8000e56:	461a      	mov	r2, r3
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000e5e:	89fb      	ldrh	r3, [r7, #14]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	2200      	movs	r2, #0
 8000e64:	2127      	movs	r1, #39	; 0x27
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 fa62 	bl	8001330 <CODEC_IO_Write>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	461a      	mov	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	4413      	add	r3, r2
 8000e74:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000e76:	89fb      	ldrh	r3, [r7, #14]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	220f      	movs	r2, #15
 8000e7c:	211f      	movs	r1, #31
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 fa56 	bl	8001330 <CODEC_IO_Write>
 8000e84:	4603      	mov	r3, r0
 8000e86:	461a      	mov	r2, r3
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000e8e:	89fb      	ldrh	r3, [r7, #14]
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	220a      	movs	r2, #10
 8000e94:	211a      	movs	r1, #26
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 fa4a 	bl	8001330 <CODEC_IO_Write>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000ea6:	89fb      	ldrh	r3, [r7, #14]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	220a      	movs	r2, #10
 8000eac:	211b      	movs	r1, #27
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fa3e 	bl	8001330 <CODEC_IO_Write>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	4413      	add	r3, r2
 8000ebc:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000ebe:	697b      	ldr	r3, [r7, #20]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	200012e4 	.word	0x200012e4

08000ecc <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000ed0:	f000 fb62 	bl	8001598 <AUDIO_IO_DeInit>
}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8000ee2:	f000 fb21 	bl	8001528 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2101      	movs	r1, #1
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 fb6d 	bl	80015cc <AUDIO_IO_Read>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	f023 0307 	bic.w	r3, r3, #7
 8000efc:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	6039      	str	r1, [r7, #0]
 8000f12:	80fb      	strh	r3, [r7, #6]
 8000f14:	4613      	mov	r3, r2
 8000f16:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <cs43l22_Play+0x70>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d123      	bne.n	8000f6c <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8000f24:	88fb      	ldrh	r3, [r7, #6]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2206      	movs	r2, #6
 8000f2a:	210e      	movs	r1, #14
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f000 f9ff 	bl	8001330 <CODEC_IO_Write>
 8000f32:	4603      	mov	r3, r0
 8000f34:	461a      	mov	r2, r3
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	4413      	add	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	2100      	movs	r1, #0
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 f919 	bl	8001178 <cs43l22_SetMute>
 8000f46:	4602      	mov	r2, r0
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	229e      	movs	r2, #158	; 0x9e
 8000f54:	2102      	movs	r1, #2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 f9ea 	bl	8001330 <CODEC_IO_Write>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4413      	add	r3, r2
 8000f64:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8000f66:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <cs43l22_Play+0x70>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8000f6c:	68fb      	ldr	r3, [r7, #12]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000030 	.word	0x20000030

08000f7c <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 f8f2 	bl	8001178 <cs43l22_SetMute>
 8000f94:	4602      	mov	r2, r0
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4413      	add	r3, r2
 8000f9a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2102      	movs	r1, #2
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 f9c3 	bl	8001330 <CODEC_IO_Write>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 f8ce 	bl	8001178 <cs43l22_SetMute>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	e002      	b.n	8000ff0 <cs43l22_Resume+0x30>
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	3301      	adds	r3, #1
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	2bfe      	cmp	r3, #254	; 0xfe
 8000ff4:	d9f9      	bls.n	8000fea <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	b2d8      	uxtb	r0, r3
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	; (8001034 <cs43l22_Resume+0x74>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	2104      	movs	r1, #4
 8001004:	f000 f994 	bl	8001330 <CODEC_IO_Write>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	4413      	add	r3, r2
 8001010:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	229e      	movs	r2, #158	; 0x9e
 8001018:	2102      	movs	r1, #2
 800101a:	4618      	mov	r0, r3
 800101c:	f000 f988 	bl	8001330 <CODEC_IO_Write>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4413      	add	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	200012e4 	.word	0x200012e4

08001038 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	6039      	str	r1, [r7, #0]
 8001042:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001048:	88fb      	ldrh	r3, [r7, #6]
 800104a:	2101      	movs	r1, #1
 800104c:	4618      	mov	r0, r3
 800104e:	f000 f893 	bl	8001178 <cs43l22_SetMute>
 8001052:	4602      	mov	r2, r0
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4413      	add	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	b2db      	uxtb	r3, r3
 800105e:	2204      	movs	r2, #4
 8001060:	210e      	movs	r1, #14
 8001062:	4618      	mov	r0, r3
 8001064:	f000 f964 	bl	8001330 <CODEC_IO_Write>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4413      	add	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	229f      	movs	r2, #159	; 0x9f
 8001078:	2102      	movs	r1, #2
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f958 	bl	8001330 <CODEC_IO_Write>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4413      	add	r3, r2
 8001088:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <cs43l22_Stop+0x64>)
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001090:	68fb      	ldr	r3, [r7, #12]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000030 	.word	0x20000030

080010a0 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	460a      	mov	r2, r1
 80010aa:	80fb      	strh	r3, [r7, #6]
 80010ac:	4613      	mov	r3, r2
 80010ae:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80010b4:	797b      	ldrb	r3, [r7, #5]
 80010b6:	2b64      	cmp	r3, #100	; 0x64
 80010b8:	d80b      	bhi.n	80010d2 <cs43l22_SetVolume+0x32>
 80010ba:	797a      	ldrb	r2, [r7, #5]
 80010bc:	4613      	mov	r3, r2
 80010be:	021b      	lsls	r3, r3, #8
 80010c0:	1a9b      	subs	r3, r3, r2
 80010c2:	4a25      	ldr	r2, [pc, #148]	; (8001158 <cs43l22_SetVolume+0xb8>)
 80010c4:	fb82 1203 	smull	r1, r2, r2, r3
 80010c8:	1152      	asrs	r2, r2, #5
 80010ca:	17db      	asrs	r3, r3, #31
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	e000      	b.n	80010d4 <cs43l22_SetVolume+0x34>
 80010d2:	23ff      	movs	r3, #255	; 0xff
 80010d4:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80010d6:	7afb      	ldrb	r3, [r7, #11]
 80010d8:	2be6      	cmp	r3, #230	; 0xe6
 80010da:	d91c      	bls.n	8001116 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	b2d8      	uxtb	r0, r3
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	3319      	adds	r3, #25
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	461a      	mov	r2, r3
 80010e8:	2120      	movs	r1, #32
 80010ea:	f000 f921 	bl	8001330 <CODEC_IO_Write>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4413      	add	r3, r2
 80010f6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	b2d8      	uxtb	r0, r3
 80010fc:	7afb      	ldrb	r3, [r7, #11]
 80010fe:	3319      	adds	r3, #25
 8001100:	b2db      	uxtb	r3, r3
 8001102:	461a      	mov	r2, r3
 8001104:	2121      	movs	r1, #33	; 0x21
 8001106:	f000 f913 	bl	8001330 <CODEC_IO_Write>
 800110a:	4603      	mov	r3, r0
 800110c:	461a      	mov	r2, r3
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	4413      	add	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	e01b      	b.n	800114e <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	b2d8      	uxtb	r0, r3
 800111a:	7afb      	ldrb	r3, [r7, #11]
 800111c:	3319      	adds	r3, #25
 800111e:	b2db      	uxtb	r3, r3
 8001120:	461a      	mov	r2, r3
 8001122:	2120      	movs	r1, #32
 8001124:	f000 f904 	bl	8001330 <CODEC_IO_Write>
 8001128:	4603      	mov	r3, r0
 800112a:	461a      	mov	r2, r3
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	4413      	add	r3, r2
 8001130:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	b2d8      	uxtb	r0, r3
 8001136:	7afb      	ldrb	r3, [r7, #11]
 8001138:	3319      	adds	r3, #25
 800113a:	b2db      	uxtb	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	2121      	movs	r1, #33	; 0x21
 8001140:	f000 f8f6 	bl	8001330 <CODEC_IO_Write>
 8001144:	4603      	mov	r3, r0
 8001146:	461a      	mov	r2, r3
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4413      	add	r3, r2
 800114c:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800114e:	68fb      	ldr	r3, [r7, #12]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	51eb851f 	.word	0x51eb851f

0800115c <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
	...

08001178 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d124      	bne.n	80011d8 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	22ff      	movs	r2, #255	; 0xff
 8001194:	2104      	movs	r1, #4
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f8ca 	bl	8001330 <CODEC_IO_Write>
 800119c:	4603      	mov	r3, r0
 800119e:	461a      	mov	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4413      	add	r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2201      	movs	r2, #1
 80011ac:	2122      	movs	r1, #34	; 0x22
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f8be 	bl	8001330 <CODEC_IO_Write>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	4413      	add	r3, r2
 80011bc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2201      	movs	r2, #1
 80011c4:	2123      	movs	r1, #35	; 0x23
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f8b2 	bl	8001330 <CODEC_IO_Write>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4413      	add	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e025      	b.n	8001224 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2200      	movs	r2, #0
 80011de:	2122      	movs	r1, #34	; 0x22
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 f8a5 	bl	8001330 <CODEC_IO_Write>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4413      	add	r3, r2
 80011ee:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	2200      	movs	r2, #0
 80011f6:	2123      	movs	r1, #35	; 0x23
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 f899 	bl	8001330 <CODEC_IO_Write>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	4413      	add	r3, r2
 8001206:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001208:	88fb      	ldrh	r3, [r7, #6]
 800120a:	b2d8      	uxtb	r0, r3
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <cs43l22_SetMute+0xb8>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	2104      	movs	r1, #4
 8001216:	f000 f88b 	bl	8001330 <CODEC_IO_Write>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	4413      	add	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001224:	68fb      	ldr	r3, [r7, #12]
}
 8001226:	4618      	mov	r0, r3
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	200012e4 	.word	0x200012e4

08001234 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	460a      	mov	r2, r1
 800123e:	80fb      	strh	r3, [r7, #6]
 8001240:	4613      	mov	r3, r2
 8001242:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001248:	797b      	ldrb	r3, [r7, #5]
 800124a:	3b01      	subs	r3, #1
 800124c:	2b03      	cmp	r3, #3
 800124e:	d84b      	bhi.n	80012e8 <cs43l22_SetOutputMode+0xb4>
 8001250:	a201      	add	r2, pc, #4	; (adr r2, 8001258 <cs43l22_SetOutputMode+0x24>)
 8001252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001256:	bf00      	nop
 8001258:	08001269 	.word	0x08001269
 800125c:	08001289 	.word	0x08001289
 8001260:	080012a9 	.word	0x080012a9
 8001264:	080012c9 	.word	0x080012c9
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	22fa      	movs	r2, #250	; 0xfa
 800126e:	2104      	movs	r1, #4
 8001270:	4618      	mov	r0, r3
 8001272:	f000 f85d 	bl	8001330 <CODEC_IO_Write>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4413      	add	r3, r2
 800127e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001280:	4b24      	ldr	r3, [pc, #144]	; (8001314 <cs43l22_SetOutputMode+0xe0>)
 8001282:	22fa      	movs	r2, #250	; 0xfa
 8001284:	701a      	strb	r2, [r3, #0]
      break;
 8001286:	e03f      	b.n	8001308 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	b2db      	uxtb	r3, r3
 800128c:	22af      	movs	r2, #175	; 0xaf
 800128e:	2104      	movs	r1, #4
 8001290:	4618      	mov	r0, r3
 8001292:	f000 f84d 	bl	8001330 <CODEC_IO_Write>
 8001296:	4603      	mov	r3, r0
 8001298:	461a      	mov	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4413      	add	r3, r2
 800129e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80012a0:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <cs43l22_SetOutputMode+0xe0>)
 80012a2:	22af      	movs	r2, #175	; 0xaf
 80012a4:	701a      	strb	r2, [r3, #0]
      break;
 80012a6:	e02f      	b.n	8001308 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	22aa      	movs	r2, #170	; 0xaa
 80012ae:	2104      	movs	r1, #4
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 f83d 	bl	8001330 <CODEC_IO_Write>
 80012b6:	4603      	mov	r3, r0
 80012b8:	461a      	mov	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	4413      	add	r3, r2
 80012be:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80012c0:	4b14      	ldr	r3, [pc, #80]	; (8001314 <cs43l22_SetOutputMode+0xe0>)
 80012c2:	22aa      	movs	r2, #170	; 0xaa
 80012c4:	701a      	strb	r2, [r3, #0]
      break;
 80012c6:	e01f      	b.n	8001308 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2205      	movs	r2, #5
 80012ce:	2104      	movs	r1, #4
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 f82d 	bl	8001330 <CODEC_IO_Write>
 80012d6:	4603      	mov	r3, r0
 80012d8:	461a      	mov	r2, r3
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4413      	add	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <cs43l22_SetOutputMode+0xe0>)
 80012e2:	2205      	movs	r2, #5
 80012e4:	701a      	strb	r2, [r3, #0]
      break;    
 80012e6:	e00f      	b.n	8001308 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2205      	movs	r2, #5
 80012ee:	2104      	movs	r1, #4
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 f81d 	bl	8001330 <CODEC_IO_Write>
 80012f6:	4603      	mov	r3, r0
 80012f8:	461a      	mov	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	4413      	add	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001300:	4b04      	ldr	r3, [pc, #16]	; (8001314 <cs43l22_SetOutputMode+0xe0>)
 8001302:	2205      	movs	r2, #5
 8001304:	701a      	strb	r2, [r3, #0]
      break;
 8001306:	bf00      	nop
  }  
  return counter;
 8001308:	68fb      	ldr	r3, [r7, #12]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200012e4 	.word	0x200012e4

08001318 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
 800133a:	460b      	mov	r3, r1
 800133c:	71bb      	strb	r3, [r7, #6]
 800133e:	4613      	mov	r3, r2
 8001340:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001346:	797a      	ldrb	r2, [r7, #5]
 8001348:	79b9      	ldrb	r1, [r7, #6]
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	4618      	mov	r0, r3
 800134e:	f000 f92a 	bl	80015a6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	b2db      	uxtb	r3, r3
}
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001364:	480e      	ldr	r0, [pc, #56]	; (80013a0 <I2Cx_Init+0x40>)
 8001366:	f003 fc99 	bl	8004c9c <HAL_I2C_GetState>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d114      	bne.n	800139a <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001370:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <I2Cx_Init+0x40>)
 8001372:	4a0c      	ldr	r2, [pc, #48]	; (80013a4 <I2Cx_Init+0x44>)
 8001374:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001376:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <I2Cx_Init+0x40>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <I2Cx_Init+0x40>)
 800137e:	2233      	movs	r2, #51	; 0x33
 8001380:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001382:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <I2Cx_Init+0x40>)
 8001384:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001388:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800138a:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <I2Cx_Init+0x40>)
 800138c:	4a06      	ldr	r2, [pc, #24]	; (80013a8 <I2Cx_Init+0x48>)
 800138e:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001390:	f000 f876 	bl	8001480 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001394:	4802      	ldr	r0, [pc, #8]	; (80013a0 <I2Cx_Init+0x40>)
 8001396:	f003 f809 	bl	80043ac <HAL_I2C_Init>
  }
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200012e8 	.word	0x200012e8
 80013a4:	000186a0 	.word	0x000186a0
 80013a8:	40005400 	.word	0x40005400

080013ac <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af04      	add	r7, sp, #16
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
 80013b6:	460b      	mov	r3, r1
 80013b8:	71bb      	strb	r3, [r7, #6]
 80013ba:	4613      	mov	r3, r2
 80013bc:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	b299      	uxth	r1, r3
 80013c6:	79bb      	ldrb	r3, [r7, #6]
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <I2Cx_WriteData+0x50>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	2301      	movs	r3, #1
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	1d7b      	adds	r3, r7, #5
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2301      	movs	r3, #1
 80013da:	4809      	ldr	r0, [pc, #36]	; (8001400 <I2Cx_WriteData+0x54>)
 80013dc:	f003 f93e 	bl	800465c <HAL_I2C_Mem_Write>
 80013e0:	4603      	mov	r3, r0
 80013e2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 f837 	bl	8001460 <I2Cx_Error>
  }
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000034 	.word	0x20000034
 8001400:	200012e8 	.word	0x200012e8

08001404 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af04      	add	r7, sp, #16
 800140a:	4603      	mov	r3, r0
 800140c:	460a      	mov	r2, r1
 800140e:	71fb      	strb	r3, [r7, #7]
 8001410:	4613      	mov	r3, r2
 8001412:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	b299      	uxth	r1, r3
 8001420:	79bb      	ldrb	r3, [r7, #6]
 8001422:	b29a      	uxth	r2, r3
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <I2Cx_ReadData+0x54>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	9302      	str	r3, [sp, #8]
 800142a:	2301      	movs	r3, #1
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	f107 030e 	add.w	r3, r7, #14
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	2301      	movs	r3, #1
 8001436:	4809      	ldr	r0, [pc, #36]	; (800145c <I2Cx_ReadData+0x58>)
 8001438:	f003 fa0a 	bl	8004850 <HAL_I2C_Mem_Read>
 800143c:	4603      	mov	r3, r0
 800143e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4618      	mov	r0, r3
 800144a:	f000 f809 	bl	8001460 <I2Cx_Error>
  }
  return value;
 800144e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000034 	.word	0x20000034
 800145c:	200012e8 	.word	0x200012e8

08001460 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 800146a:	4804      	ldr	r0, [pc, #16]	; (800147c <I2Cx_Error+0x1c>)
 800146c:	f003 f8c6 	bl	80045fc <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001470:	f7ff ff76 	bl	8001360 <I2Cx_Init>
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	200012e8 	.word	0x200012e8

08001480 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	4b25      	ldr	r3, [pc, #148]	; (8001520 <I2Cx_MspInit+0xa0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	4a24      	ldr	r2, [pc, #144]	; (8001520 <I2Cx_MspInit+0xa0>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	6313      	str	r3, [r2, #48]	; 0x30
 8001496:	4b22      	ldr	r3, [pc, #136]	; (8001520 <I2Cx_MspInit+0xa0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 80014a2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80014a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014a8:	2312      	movs	r3, #18
 80014aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 80014b4:	2304      	movs	r3, #4
 80014b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4619      	mov	r1, r3
 80014be:	4819      	ldr	r0, [pc, #100]	; (8001524 <I2Cx_MspInit+0xa4>)
 80014c0:	f001 f844 	bl	800254c <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	4b15      	ldr	r3, [pc, #84]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	4a14      	ldr	r2, [pc, #80]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014d2:	6413      	str	r3, [r2, #64]	; 0x40
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80014e0:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4a0e      	ldr	r2, [pc, #56]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014ea:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4a0b      	ldr	r2, [pc, #44]	; (8001520 <I2Cx_MspInit+0xa0>)
 80014f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80014f6:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2100      	movs	r1, #0
 80014fc:	201f      	movs	r0, #31
 80014fe:	f000 fc1a 	bl	8001d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001502:	201f      	movs	r0, #31
 8001504:	f000 fc33 	bl	8001d6e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001508:	2200      	movs	r2, #0
 800150a:	2100      	movs	r1, #0
 800150c:	2020      	movs	r0, #32
 800150e:	f000 fc12 	bl	8001d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001512:	2020      	movs	r0, #32
 8001514:	f000 fc2b 	bl	8001d6e <HAL_NVIC_EnableIRQ>
}
 8001518:	bf00      	nop
 800151a:	3720      	adds	r7, #32
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40023800 	.word	0x40023800
 8001524:	40020400 	.word	0x40020400

08001528 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	4b17      	ldr	r3, [pc, #92]	; (8001590 <AUDIO_IO_Init+0x68>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a16      	ldr	r2, [pc, #88]	; (8001590 <AUDIO_IO_Init+0x68>)
 8001538:	f043 0308 	orr.w	r3, r3, #8
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b14      	ldr	r3, [pc, #80]	; (8001590 <AUDIO_IO_Init+0x68>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 800154a:	2310      	movs	r3, #16
 800154c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154e:	2301      	movs	r3, #1
 8001550:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001552:	2302      	movs	r3, #2
 8001554:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	4619      	mov	r1, r3
 800155e:	480d      	ldr	r0, [pc, #52]	; (8001594 <AUDIO_IO_Init+0x6c>)
 8001560:	f000 fff4 	bl	800254c <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001564:	f7ff fefc 	bl	8001360 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	2110      	movs	r1, #16
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <AUDIO_IO_Init+0x6c>)
 800156e:	f001 fa81 	bl	8002a74 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001572:	2005      	movs	r0, #5
 8001574:	f000 fae2 	bl	8001b3c <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001578:	2201      	movs	r2, #1
 800157a:	2110      	movs	r1, #16
 800157c:	4805      	ldr	r0, [pc, #20]	; (8001594 <AUDIO_IO_Init+0x6c>)
 800157e:	f001 fa79 	bl	8002a74 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001582:	2005      	movs	r0, #5
 8001584:	f000 fada 	bl	8001b3c <HAL_Delay>
}
 8001588:	bf00      	nop
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40023800 	.word	0x40023800
 8001594:	40020c00 	.word	0x40020c00

08001598 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	71fb      	strb	r3, [r7, #7]
 80015b0:	460b      	mov	r3, r1
 80015b2:	71bb      	strb	r3, [r7, #6]
 80015b4:	4613      	mov	r3, r2
 80015b6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80015b8:	797a      	ldrb	r2, [r7, #5]
 80015ba:	79b9      	ldrb	r1, [r7, #6]
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fef4 	bl	80013ac <I2Cx_WriteData>
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	460a      	mov	r2, r1
 80015d6:	71fb      	strb	r3, [r7, #7]
 80015d8:	4613      	mov	r3, r2
 80015da:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80015dc:	79ba      	ldrb	r2, [r7, #6]
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	4611      	mov	r1, r2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff ff0e 	bl	8001404 <I2Cx_ReadData>
 80015e8:	4603      	mov	r3, r0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	603a      	str	r2, [r7, #0]
 80015fe:	80fb      	strh	r3, [r7, #6]
 8001600:	460b      	mov	r3, r1
 8001602:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001604:	2300      	movs	r3, #0
 8001606:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001608:	2200      	movs	r2, #0
 800160a:	6839      	ldr	r1, [r7, #0]
 800160c:	481c      	ldr	r0, [pc, #112]	; (8001680 <BSP_AUDIO_OUT_Init+0x8c>)
 800160e:	f000 f89f 	bl	8001750 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <BSP_AUDIO_OUT_Init+0x8c>)
 8001614:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <BSP_AUDIO_OUT_Init+0x90>)
 8001616:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001618:	4819      	ldr	r0, [pc, #100]	; (8001680 <BSP_AUDIO_OUT_Init+0x8c>)
 800161a:	f004 f86d 	bl	80056f8 <HAL_I2S_GetState>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d103      	bne.n	800162c <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001624:	2100      	movs	r1, #0
 8001626:	4816      	ldr	r0, [pc, #88]	; (8001680 <BSP_AUDIO_OUT_Init+0x8c>)
 8001628:	f000 f8ec 	bl	8001804 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800162c:	6838      	ldr	r0, [r7, #0]
 800162e:	f000 f9a9 	bl	8001984 <I2S3_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d10e      	bne.n	8001660 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <BSP_AUDIO_OUT_Init+0x94>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2094      	movs	r0, #148	; 0x94
 8001648:	4798      	blx	r3
 800164a:	4603      	mov	r3, r0
 800164c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001650:	2be0      	cmp	r3, #224	; 0xe0
 8001652:	d103      	bne.n	800165c <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001654:	4b0d      	ldr	r3, [pc, #52]	; (800168c <BSP_AUDIO_OUT_Init+0x98>)
 8001656:	4a0c      	ldr	r2, [pc, #48]	; (8001688 <BSP_AUDIO_OUT_Init+0x94>)
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	e001      	b.n	8001660 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d107      	bne.n	8001676 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <BSP_AUDIO_OUT_Init+0x98>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681c      	ldr	r4, [r3, #0]
 800166c:	797a      	ldrb	r2, [r7, #5]
 800166e:	88f9      	ldrh	r1, [r7, #6]
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2094      	movs	r0, #148	; 0x94
 8001674:	47a0      	blx	r4
  }
  
  return ret;
 8001676:	7bfb      	ldrb	r3, [r7, #15]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	bd90      	pop	{r4, r7, pc}
 8001680:	20001458 	.word	0x20001458
 8001684:	40003c00 	.word	0x40003c00
 8001688:	20000000 	.word	0x20000000
 800168c:	2000133c 	.word	0x2000133c

08001690 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <BSP_AUDIO_OUT_Play+0x4c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	b292      	uxth	r2, r2
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	2094      	movs	r0, #148	; 0x94
 80016a8:	4798      	blx	r3
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e00f      	b.n	80016d4 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80016ba:	d203      	bcs.n	80016c4 <BSP_AUDIO_OUT_Play+0x34>
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	085b      	lsrs	r3, r3, #1
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	e001      	b.n	80016c8 <BSP_AUDIO_OUT_Play+0x38>
 80016c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016c8:	461a      	mov	r2, r3
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	4804      	ldr	r0, [pc, #16]	; (80016e0 <BSP_AUDIO_OUT_Play+0x50>)
 80016ce:	f003 ff6b 	bl	80055a8 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80016d2:	2300      	movs	r3, #0
  }
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000133c 	.word	0x2000133c
 80016e0:	20001458 	.word	0x20001458

080016e4 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 80016f0:	887b      	ldrh	r3, [r7, #2]
 80016f2:	461a      	mov	r2, r3
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	4803      	ldr	r0, [pc, #12]	; (8001704 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 80016f8:	f003 ff56 	bl	80055a8 <HAL_I2S_Transmit_DMA>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20001458 	.word	0x20001458

08001708 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a04      	ldr	r2, [pc, #16]	; (8001728 <HAL_I2S_TxCpltCallback+0x20>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d101      	bne.n	800171e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800171a:	f008 f84f 	bl	80097bc <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40003c00 	.word	0x40003c00

0800172c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a04      	ldr	r2, [pc, #16]	; (800174c <HAL_I2S_TxHalfCpltCallback+0x20>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d101      	bne.n	8001742 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800173e:	f007 fff7 	bl	8009730 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40003c00 	.word	0x40003c00

08001750 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8001750:	b580      	push	{r7, lr}
 8001752:	b08a      	sub	sp, #40	; 0x28
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800175c:	2300      	movs	r3, #0
 800175e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001762:	23ff      	movs	r3, #255	; 0xff
 8001764:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8001768:	2300      	movs	r3, #0
 800176a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800176e:	e010      	b.n	8001792 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8001770:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001774:	4a20      	ldr	r2, [pc, #128]	; (80017f8 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8001776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	429a      	cmp	r2, r3
 800177e:	d103      	bne.n	8001788 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8001780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001784:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001788:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800178c:	3301      	adds	r3, #1
 800178e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001792:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001796:	2b07      	cmp	r3, #7
 8001798:	d9ea      	bls.n	8001770 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	4618      	mov	r0, r3
 80017a0:	f005 f84c 	bl	800683c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80017a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d113      	bne.n	80017d8 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80017b0:	2301      	movs	r3, #1
 80017b2:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80017b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017b8:	4a10      	ldr	r2, [pc, #64]	; (80017fc <BSP_AUDIO_OUT_ClockConfig+0xac>)
 80017ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017be:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80017c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017c4:	4a0e      	ldr	r2, [pc, #56]	; (8001800 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 80017c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ca:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4618      	mov	r0, r3
 80017d2:	f004 ff51 	bl	8006678 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 80017d6:	e00b      	b.n	80017f0 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80017d8:	2301      	movs	r3, #1
 80017da:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 80017dc:	f44f 7381 	mov.w	r3, #258	; 0x102
 80017e0:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80017e2:	2303      	movs	r3, #3
 80017e4:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80017e6:	f107 0314 	add.w	r3, r7, #20
 80017ea:	4618      	mov	r0, r3
 80017ec:	f004 ff44 	bl	8006678 <HAL_RCCEx_PeriphCLKConfig>
}
 80017f0:	bf00      	nop
 80017f2:	3728      	adds	r7, #40	; 0x28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	0800a8fc 	.word	0x0800a8fc
 80017fc:	0800a91c 	.word	0x0800a91c
 8001800:	0800a93c 	.word	0x0800a93c

08001804 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b08c      	sub	sp, #48	; 0x30
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	61bb      	str	r3, [r7, #24]
 8001812:	4b56      	ldr	r3, [pc, #344]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	4a55      	ldr	r2, [pc, #340]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001818:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800181c:	6413      	str	r3, [r2, #64]	; 0x40
 800181e:	4b53      	ldr	r3, [pc, #332]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001826:	61bb      	str	r3, [r7, #24]
 8001828:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	4b4f      	ldr	r3, [pc, #316]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a4e      	ldr	r2, [pc, #312]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001834:	f043 0304 	orr.w	r3, r3, #4
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b4c      	ldr	r3, [pc, #304]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0304 	and.w	r3, r3, #4
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	4b48      	ldr	r3, [pc, #288]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a47      	ldr	r2, [pc, #284]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b45      	ldr	r3, [pc, #276]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8001862:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8001870:	2302      	movs	r3, #2
 8001872:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001874:	2306      	movs	r3, #6
 8001876:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001878:	f107 031c 	add.w	r3, r7, #28
 800187c:	4619      	mov	r1, r3
 800187e:	483c      	ldr	r0, [pc, #240]	; (8001970 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001880:	f000 fe64 	bl	800254c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001884:	2310      	movs	r3, #16
 8001886:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001888:	f107 031c 	add.w	r3, r7, #28
 800188c:	4619      	mov	r1, r3
 800188e:	4839      	ldr	r0, [pc, #228]	; (8001974 <BSP_AUDIO_OUT_MspInit+0x170>)
 8001890:	f000 fe5c 	bl	800254c <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	4b34      	ldr	r3, [pc, #208]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	4a33      	ldr	r2, [pc, #204]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 800189e:	f043 0304 	orr.w	r3, r3, #4
 80018a2:	6313      	str	r3, [r2, #48]	; 0x30
 80018a4:	4b31      	ldr	r3, [pc, #196]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	f003 0304 	and.w	r3, r3, #4
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80018b0:	2380      	movs	r3, #128	; 0x80
 80018b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	4619      	mov	r1, r3
 80018ba:	482d      	ldr	r0, [pc, #180]	; (8001970 <BSP_AUDIO_OUT_MspInit+0x16c>)
 80018bc:	f000 fe46 	bl	800254c <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80018c0:	2300      	movs	r3, #0
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	4b29      	ldr	r3, [pc, #164]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	4a28      	ldr	r2, [pc, #160]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 80018ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018ce:	6313      	str	r3, [r2, #48]	; 0x30
 80018d0:	4b26      	ldr	r3, [pc, #152]	; (800196c <BSP_AUDIO_OUT_MspInit+0x168>)
 80018d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a25      	ldr	r2, [pc, #148]	; (8001978 <BSP_AUDIO_OUT_MspInit+0x174>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d136      	bne.n	8001954 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80018e6:	4b25      	ldr	r3, [pc, #148]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80018ec:	4b23      	ldr	r3, [pc, #140]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 80018ee:	2240      	movs	r2, #64	; 0x40
 80018f0:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80018f2:	4b22      	ldr	r3, [pc, #136]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80018f8:	4b20      	ldr	r3, [pc, #128]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 80018fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018fe:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001900:	4b1e      	ldr	r3, [pc, #120]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001902:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001906:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001908:	4b1c      	ldr	r3, [pc, #112]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 800190a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800190e:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001910:	4b1a      	ldr	r3, [pc, #104]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001912:	2200      	movs	r2, #0
 8001914:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001916:	4b19      	ldr	r3, [pc, #100]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001918:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800191c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800191e:	4b17      	ldr	r3, [pc, #92]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001920:	2204      	movs	r2, #4
 8001922:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001924:	4b15      	ldr	r3, [pc, #84]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001926:	2203      	movs	r2, #3
 8001928:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800192a:	4b14      	ldr	r3, [pc, #80]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 800192c:	2200      	movs	r2, #0
 800192e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001932:	2200      	movs	r2, #0
 8001934:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001936:	4b11      	ldr	r3, [pc, #68]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001938:	4a11      	ldr	r2, [pc, #68]	; (8001980 <BSP_AUDIO_OUT_MspInit+0x17c>)
 800193a:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a0f      	ldr	r2, [pc, #60]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001940:	639a      	str	r2, [r3, #56]	; 0x38
 8001942:	4a0e      	ldr	r2, [pc, #56]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001948:	480c      	ldr	r0, [pc, #48]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 800194a:	f000 fad9 	bl	8001f00 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800194e:	480b      	ldr	r0, [pc, #44]	; (800197c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001950:	f000 fa28 	bl	8001da4 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001954:	2200      	movs	r2, #0
 8001956:	210e      	movs	r1, #14
 8001958:	202f      	movs	r0, #47	; 0x2f
 800195a:	f000 f9ec 	bl	8001d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 800195e:	202f      	movs	r0, #47	; 0x2f
 8001960:	f000 fa05 	bl	8001d6e <HAL_NVIC_EnableIRQ>
}
 8001964:	bf00      	nop
 8001966:	3730      	adds	r7, #48	; 0x30
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	40020800 	.word	0x40020800
 8001974:	40020000 	.word	0x40020000
 8001978:	40003c00 	.word	0x40003c00
 800197c:	20001340 	.word	0x20001340
 8001980:	400260b8 	.word	0x400260b8

08001984 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 800198c:	4b17      	ldr	r3, [pc, #92]	; (80019ec <I2S3_Init+0x68>)
 800198e:	4a18      	ldr	r2, [pc, #96]	; (80019f0 <I2S3_Init+0x6c>)
 8001990:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <I2S3_Init+0x68>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	69da      	ldr	r2, [r3, #28]
 8001998:	4b14      	ldr	r3, [pc, #80]	; (80019ec <I2S3_Init+0x68>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019a0:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <I2S3_Init+0x68>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80019a8:	4b10      	ldr	r3, [pc, #64]	; (80019ec <I2S3_Init+0x68>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80019ae:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <I2S3_Init+0x68>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80019b4:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <I2S3_Init+0x68>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80019ba:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <I2S3_Init+0x68>)
 80019bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019c0:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <I2S3_Init+0x68>)
 80019c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019c8:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <I2S3_Init+0x68>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 80019d0:	4806      	ldr	r0, [pc, #24]	; (80019ec <I2S3_Init+0x68>)
 80019d2:	f003 fca9 	bl	8005328 <HAL_I2S_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 80019e0:	2300      	movs	r3, #0
  }
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20001458 	.word	0x20001458
 80019f0:	40003c00 	.word	0x40003c00

080019f4 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80019fc:	f000 f804 	bl	8001a08 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a07      	ldr	r2, [pc, #28]	; (8001a50 <HAL_I2S_ErrorCallback+0x2c>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d101      	bne.n	8001a3a <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8001a36:	f007 ff0b 	bl	8009850 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a05      	ldr	r2, [pc, #20]	; (8001a54 <HAL_I2S_ErrorCallback+0x30>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d101      	bne.n	8001a48 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8001a44:	f7ff ffe7 	bl	8001a16 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8001a48:	bf00      	nop
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40003c00 	.word	0x40003c00
 8001a54:	40003800 	.word	0x40003800

08001a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0d      	ldr	r2, [pc, #52]	; (8001a98 <HAL_Init+0x40>)
 8001a62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a68:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <HAL_Init+0x40>)
 8001a6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	; (8001a98 <HAL_Init+0x40>)
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f94d 	bl	8001d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	2000      	movs	r0, #0
 8001a88:	f000 f808 	bl	8001a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f007 ff56 	bl	800993c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023c00 	.word	0x40023c00

08001a9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <HAL_InitTick+0x54>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_InitTick+0x58>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 f965 	bl	8001d8a <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00e      	b.n	8001ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d80a      	bhi.n	8001ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ad8:	f000 f92d 	bl	8001d36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001adc:	4a06      	ldr	r2, [pc, #24]	; (8001af8 <HAL_InitTick+0x5c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e000      	b.n	8001ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20001240 	.word	0x20001240
 8001af4:	2000003c 	.word	0x2000003c
 8001af8:	20000038 	.word	0x20000038

08001afc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_IncTick+0x20>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <HAL_IncTick+0x24>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <HAL_IncTick+0x24>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	2000003c 	.word	0x2000003c
 8001b20:	200014e8 	.word	0x200014e8

08001b24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;
 8001b28:	4b03      	ldr	r3, [pc, #12]	; (8001b38 <HAL_GetTick+0x14>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	200014e8 	.word	0x200014e8

08001b3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b44:	f7ff ffee 	bl	8001b24 <HAL_GetTick>
 8001b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b54:	d005      	beq.n	8001b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b56:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <HAL_Delay+0x40>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4413      	add	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b62:	bf00      	nop
 8001b64:	f7ff ffde 	bl	8001b24 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d8f7      	bhi.n	8001b64 <HAL_Delay+0x28>
  {
  }
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	2000003c 	.word	0x2000003c

08001b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b90:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb2:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	60d3      	str	r3, [r2, #12]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bcc:	4b04      	ldr	r3, [pc, #16]	; (8001be0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	f003 0307 	and.w	r3, r3, #7
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	db0b      	blt.n	8001c0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	f003 021f 	and.w	r2, r3, #31
 8001bfc:	4907      	ldr	r1, [pc, #28]	; (8001c1c <__NVIC_EnableIRQ+0x38>)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	095b      	lsrs	r3, r3, #5
 8001c04:	2001      	movs	r0, #1
 8001c06:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	e000e100 	.word	0xe000e100

08001c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	6039      	str	r1, [r7, #0]
 8001c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	db0a      	blt.n	8001c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	490c      	ldr	r1, [pc, #48]	; (8001c6c <__NVIC_SetPriority+0x4c>)
 8001c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3e:	0112      	lsls	r2, r2, #4
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	440b      	add	r3, r1
 8001c44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c48:	e00a      	b.n	8001c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	4908      	ldr	r1, [pc, #32]	; (8001c70 <__NVIC_SetPriority+0x50>)
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	3b04      	subs	r3, #4
 8001c58:	0112      	lsls	r2, r2, #4
 8001c5a:	b2d2      	uxtb	r2, r2
 8001c5c:	440b      	add	r3, r1
 8001c5e:	761a      	strb	r2, [r3, #24]
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000e100 	.word	0xe000e100
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b089      	sub	sp, #36	; 0x24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f1c3 0307 	rsb	r3, r3, #7
 8001c8e:	2b04      	cmp	r3, #4
 8001c90:	bf28      	it	cs
 8001c92:	2304      	movcs	r3, #4
 8001c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	2b06      	cmp	r3, #6
 8001c9c:	d902      	bls.n	8001ca4 <NVIC_EncodePriority+0x30>
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	3b03      	subs	r3, #3
 8001ca2:	e000      	b.n	8001ca6 <NVIC_EncodePriority+0x32>
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	43da      	mvns	r2, r3
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc6:	43d9      	mvns	r1, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ccc:	4313      	orrs	r3, r2
         );
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3724      	adds	r7, #36	; 0x24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
	...

08001cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cec:	d301      	bcc.n	8001cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e00f      	b.n	8001d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <SysTick_Config+0x40>)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfa:	210f      	movs	r1, #15
 8001cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d00:	f7ff ff8e 	bl	8001c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <SysTick_Config+0x40>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0a:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <SysTick_Config+0x40>)
 8001d0c:	2207      	movs	r2, #7
 8001d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	e000e010 	.word	0xe000e010

08001d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff ff29 	bl	8001b80 <__NVIC_SetPriorityGrouping>
}
 8001d2e:	bf00      	nop
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b086      	sub	sp, #24
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	60b9      	str	r1, [r7, #8]
 8001d40:	607a      	str	r2, [r7, #4]
 8001d42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d48:	f7ff ff3e 	bl	8001bc8 <__NVIC_GetPriorityGrouping>
 8001d4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	68b9      	ldr	r1, [r7, #8]
 8001d52:	6978      	ldr	r0, [r7, #20]
 8001d54:	f7ff ff8e 	bl	8001c74 <NVIC_EncodePriority>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff5d 	bl	8001c20 <__NVIC_SetPriority>
}
 8001d66:	bf00      	nop
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff31 	bl	8001be4 <__NVIC_EnableIRQ>
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ffa2 	bl	8001cdc <SysTick_Config>
 8001d98:	4603      	mov	r3, r0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001db0:	f7ff feb8 	bl	8001b24 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e099      	b.n	8001ef4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0201 	bic.w	r2, r2, #1
 8001dde:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001de0:	e00f      	b.n	8001e02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001de2:	f7ff fe9f 	bl	8001b24 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b05      	cmp	r3, #5
 8001dee:	d908      	bls.n	8001e02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2220      	movs	r2, #32
 8001df4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2203      	movs	r2, #3
 8001dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e078      	b.n	8001ef4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1e8      	bne.n	8001de2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	4b38      	ldr	r3, [pc, #224]	; (8001efc <HAL_DMA_Init+0x158>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e4e:	697a      	ldr	r2, [r7, #20]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e58:	2b04      	cmp	r3, #4
 8001e5a:	d107      	bne.n	8001e6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e64:	4313      	orrs	r3, r2
 8001e66:	697a      	ldr	r2, [r7, #20]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	695b      	ldr	r3, [r3, #20]
 8001e7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f023 0307 	bic.w	r3, r3, #7
 8001e82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	d117      	bne.n	8001ec6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00e      	beq.n	8001ec6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 fad5 	bl	8002458 <DMA_CheckFifoParam>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d008      	beq.n	8001ec6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2240      	movs	r2, #64	; 0x40
 8001eb8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e016      	b.n	8001ef4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 fa8c 	bl	80023ec <DMA_CalcBaseAndBitshift>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001edc:	223f      	movs	r2, #63	; 0x3f
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2201      	movs	r2, #1
 8001eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	f010803f 	.word	0xf010803f

08001f00 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e050      	b.n	8001fb4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d101      	bne.n	8001f22 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	e048      	b.n	8001fb4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 0201 	bic.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2200      	movs	r2, #0
 8001f58:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2221      	movs	r2, #33	; 0x21
 8001f60:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 fa42 	bl	80023ec <DMA_CalcBaseAndBitshift>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f94:	223f      	movs	r2, #63	; 0x3f
 8001f96:	409a      	lsls	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d101      	bne.n	8001fe2 <HAL_DMA_Start_IT+0x26>
 8001fde:	2302      	movs	r3, #2
 8001fe0:	e048      	b.n	8002074 <HAL_DMA_Start_IT+0xb8>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d137      	bne.n	8002066 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	68b9      	ldr	r1, [r7, #8]
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 f9c0 	bl	8002390 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002014:	223f      	movs	r2, #63	; 0x3f
 8002016:	409a      	lsls	r2, r3
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f042 0216 	orr.w	r2, r2, #22
 800202a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695a      	ldr	r2, [r3, #20]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800203a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f042 0208 	orr.w	r2, r2, #8
 8002052:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0201 	orr.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	e005      	b.n	8002072 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800206e:	2302      	movs	r3, #2
 8002070:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002072:	7dfb      	ldrb	r3, [r7, #23]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002088:	4b92      	ldr	r3, [pc, #584]	; (80022d4 <HAL_DMA_IRQHandler+0x258>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a92      	ldr	r2, [pc, #584]	; (80022d8 <HAL_DMA_IRQHandler+0x25c>)
 800208e:	fba2 2303 	umull	r2, r3, r2, r3
 8002092:	0a9b      	lsrs	r3, r3, #10
 8002094:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a6:	2208      	movs	r2, #8
 80020a8:	409a      	lsls	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d01a      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d013      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0204 	bic.w	r2, r2, #4
 80020ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d4:	2208      	movs	r2, #8
 80020d6:	409a      	lsls	r2, r3
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e0:	f043 0201 	orr.w	r2, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ec:	2201      	movs	r2, #1
 80020ee:	409a      	lsls	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d012      	beq.n	800211e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00b      	beq.n	800211e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210a:	2201      	movs	r2, #1
 800210c:	409a      	lsls	r2, r3
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	f043 0202 	orr.w	r2, r3, #2
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002122:	2204      	movs	r2, #4
 8002124:	409a      	lsls	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	4013      	ands	r3, r2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d012      	beq.n	8002154 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00b      	beq.n	8002154 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002140:	2204      	movs	r2, #4
 8002142:	409a      	lsls	r2, r3
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214c:	f043 0204 	orr.w	r2, r3, #4
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002158:	2210      	movs	r2, #16
 800215a:	409a      	lsls	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4013      	ands	r3, r2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d043      	beq.n	80021ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	2b00      	cmp	r3, #0
 8002170:	d03c      	beq.n	80021ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002176:	2210      	movs	r2, #16
 8002178:	409a      	lsls	r2, r3
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d018      	beq.n	80021be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d108      	bne.n	80021ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d024      	beq.n	80021ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	4798      	blx	r3
 80021aa:	e01f      	b.n	80021ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d01b      	beq.n	80021ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	4798      	blx	r3
 80021bc:	e016      	b.n	80021ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d107      	bne.n	80021dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0208 	bic.w	r2, r2, #8
 80021da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d003      	beq.n	80021ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f0:	2220      	movs	r2, #32
 80021f2:	409a      	lsls	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 808e 	beq.w	800231a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0310 	and.w	r3, r3, #16
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 8086 	beq.w	800231a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002212:	2220      	movs	r2, #32
 8002214:	409a      	lsls	r2, r3
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b05      	cmp	r3, #5
 8002224:	d136      	bne.n	8002294 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0216 	bic.w	r2, r2, #22
 8002234:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	695a      	ldr	r2, [r3, #20]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002244:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	2b00      	cmp	r3, #0
 800224c:	d103      	bne.n	8002256 <HAL_DMA_IRQHandler+0x1da>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002252:	2b00      	cmp	r3, #0
 8002254:	d007      	beq.n	8002266 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 0208 	bic.w	r2, r2, #8
 8002264:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226a:	223f      	movs	r2, #63	; 0x3f
 800226c:	409a      	lsls	r2, r3
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002286:	2b00      	cmp	r3, #0
 8002288:	d07d      	beq.n	8002386 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	4798      	blx	r3
        }
        return;
 8002292:	e078      	b.n	8002386 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d01c      	beq.n	80022dc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d108      	bne.n	80022c2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d030      	beq.n	800231a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	4798      	blx	r3
 80022c0:	e02b      	b.n	800231a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d027      	beq.n	800231a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	4798      	blx	r3
 80022d2:	e022      	b.n	800231a <HAL_DMA_IRQHandler+0x29e>
 80022d4:	20001240 	.word	0x20001240
 80022d8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d10f      	bne.n	800230a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0210 	bic.w	r2, r2, #16
 80022f8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800231e:	2b00      	cmp	r3, #0
 8002320:	d032      	beq.n	8002388 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d022      	beq.n	8002374 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2205      	movs	r2, #5
 8002332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 0201 	bic.w	r2, r2, #1
 8002344:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	3301      	adds	r3, #1
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	429a      	cmp	r2, r3
 8002350:	d307      	bcc.n	8002362 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f2      	bne.n	8002346 <HAL_DMA_IRQHandler+0x2ca>
 8002360:	e000      	b.n	8002364 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002362:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002378:	2b00      	cmp	r3, #0
 800237a:	d005      	beq.n	8002388 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	4798      	blx	r3
 8002384:	e000      	b.n	8002388 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002386:	bf00      	nop
    }
  }
}
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop

08002390 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
 800239c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	2b40      	cmp	r3, #64	; 0x40
 80023bc:	d108      	bne.n	80023d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68ba      	ldr	r2, [r7, #8]
 80023cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023ce:	e007      	b.n	80023e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	60da      	str	r2, [r3, #12]
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	3b10      	subs	r3, #16
 80023fc:	4a14      	ldr	r2, [pc, #80]	; (8002450 <DMA_CalcBaseAndBitshift+0x64>)
 80023fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002402:	091b      	lsrs	r3, r3, #4
 8002404:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002406:	4a13      	ldr	r2, [pc, #76]	; (8002454 <DMA_CalcBaseAndBitshift+0x68>)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4413      	add	r3, r2
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	461a      	mov	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b03      	cmp	r3, #3
 8002418:	d909      	bls.n	800242e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	1d1a      	adds	r2, r3, #4
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	659a      	str	r2, [r3, #88]	; 0x58
 800242c:	e007      	b.n	800243e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002436:	f023 0303 	bic.w	r3, r3, #3
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002442:	4618      	mov	r0, r3
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	aaaaaaab 	.word	0xaaaaaaab
 8002454:	0800a95c 	.word	0x0800a95c

08002458 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d11f      	bne.n	80024b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2b03      	cmp	r3, #3
 8002476:	d855      	bhi.n	8002524 <DMA_CheckFifoParam+0xcc>
 8002478:	a201      	add	r2, pc, #4	; (adr r2, 8002480 <DMA_CheckFifoParam+0x28>)
 800247a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800247e:	bf00      	nop
 8002480:	08002491 	.word	0x08002491
 8002484:	080024a3 	.word	0x080024a3
 8002488:	08002491 	.word	0x08002491
 800248c:	08002525 	.word	0x08002525
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d045      	beq.n	8002528 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024a0:	e042      	b.n	8002528 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024aa:	d13f      	bne.n	800252c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024b0:	e03c      	b.n	800252c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024ba:	d121      	bne.n	8002500 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	2b03      	cmp	r3, #3
 80024c0:	d836      	bhi.n	8002530 <DMA_CheckFifoParam+0xd8>
 80024c2:	a201      	add	r2, pc, #4	; (adr r2, 80024c8 <DMA_CheckFifoParam+0x70>)
 80024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c8:	080024d9 	.word	0x080024d9
 80024cc:	080024df 	.word	0x080024df
 80024d0:	080024d9 	.word	0x080024d9
 80024d4:	080024f1 	.word	0x080024f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
      break;
 80024dc:	e02f      	b.n	800253e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d024      	beq.n	8002534 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024ee:	e021      	b.n	8002534 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024f8:	d11e      	bne.n	8002538 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80024fe:	e01b      	b.n	8002538 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	2b02      	cmp	r3, #2
 8002504:	d902      	bls.n	800250c <DMA_CheckFifoParam+0xb4>
 8002506:	2b03      	cmp	r3, #3
 8002508:	d003      	beq.n	8002512 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800250a:	e018      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	73fb      	strb	r3, [r7, #15]
      break;
 8002510:	e015      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002516:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00e      	beq.n	800253c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
      break;
 8002522:	e00b      	b.n	800253c <DMA_CheckFifoParam+0xe4>
      break;
 8002524:	bf00      	nop
 8002526:	e00a      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      break;
 8002528:	bf00      	nop
 800252a:	e008      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      break;
 800252c:	bf00      	nop
 800252e:	e006      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      break;
 8002530:	bf00      	nop
 8002532:	e004      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      break;
 8002534:	bf00      	nop
 8002536:	e002      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      break;   
 8002538:	bf00      	nop
 800253a:	e000      	b.n	800253e <DMA_CheckFifoParam+0xe6>
      break;
 800253c:	bf00      	nop
    }
  } 
  
  return status; 
 800253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	; 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800255e:	2300      	movs	r3, #0
 8002560:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002562:	2300      	movs	r3, #0
 8002564:	61fb      	str	r3, [r7, #28]
 8002566:	e16b      	b.n	8002840 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002568:	2201      	movs	r2, #1
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	4013      	ands	r3, r2
 800257a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	429a      	cmp	r2, r3
 8002582:	f040 815a 	bne.w	800283a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_Init+0x4a>
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b12      	cmp	r3, #18
 8002594:	d123      	bne.n	80025de <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	08da      	lsrs	r2, r3, #3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3208      	adds	r2, #8
 800259e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	220f      	movs	r2, #15
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	691a      	ldr	r2, [r3, #16]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	08da      	lsrs	r2, r3, #3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3208      	adds	r2, #8
 80025d8:	69b9      	ldr	r1, [r7, #24]
 80025da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	2203      	movs	r2, #3
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43db      	mvns	r3, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4013      	ands	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 0203 	and.w	r2, r3, #3
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d00b      	beq.n	8002632 <HAL_GPIO_Init+0xe6>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b02      	cmp	r3, #2
 8002620:	d007      	beq.n	8002632 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002626:	2b11      	cmp	r3, #17
 8002628:	d003      	beq.n	8002632 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b12      	cmp	r3, #18
 8002630:	d130      	bne.n	8002694 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	2203      	movs	r2, #3
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4313      	orrs	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002668:	2201      	movs	r2, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	f003 0201 	and.w	r2, r3, #1
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	2203      	movs	r2, #3
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4013      	ands	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 80b4 	beq.w	800283a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b5f      	ldr	r3, [pc, #380]	; (8002854 <HAL_GPIO_Init+0x308>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	4a5e      	ldr	r2, [pc, #376]	; (8002854 <HAL_GPIO_Init+0x308>)
 80026dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e0:	6453      	str	r3, [r2, #68]	; 0x44
 80026e2:	4b5c      	ldr	r3, [pc, #368]	; (8002854 <HAL_GPIO_Init+0x308>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026ee:	4a5a      	ldr	r2, [pc, #360]	; (8002858 <HAL_GPIO_Init+0x30c>)
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	089b      	lsrs	r3, r3, #2
 80026f4:	3302      	adds	r3, #2
 80026f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	220f      	movs	r2, #15
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a51      	ldr	r2, [pc, #324]	; (800285c <HAL_GPIO_Init+0x310>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d02b      	beq.n	8002772 <HAL_GPIO_Init+0x226>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a50      	ldr	r2, [pc, #320]	; (8002860 <HAL_GPIO_Init+0x314>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d025      	beq.n	800276e <HAL_GPIO_Init+0x222>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a4f      	ldr	r2, [pc, #316]	; (8002864 <HAL_GPIO_Init+0x318>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d01f      	beq.n	800276a <HAL_GPIO_Init+0x21e>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a4e      	ldr	r2, [pc, #312]	; (8002868 <HAL_GPIO_Init+0x31c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d019      	beq.n	8002766 <HAL_GPIO_Init+0x21a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a4d      	ldr	r2, [pc, #308]	; (800286c <HAL_GPIO_Init+0x320>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d013      	beq.n	8002762 <HAL_GPIO_Init+0x216>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a4c      	ldr	r2, [pc, #304]	; (8002870 <HAL_GPIO_Init+0x324>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d00d      	beq.n	800275e <HAL_GPIO_Init+0x212>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a4b      	ldr	r2, [pc, #300]	; (8002874 <HAL_GPIO_Init+0x328>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d007      	beq.n	800275a <HAL_GPIO_Init+0x20e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a4a      	ldr	r2, [pc, #296]	; (8002878 <HAL_GPIO_Init+0x32c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d101      	bne.n	8002756 <HAL_GPIO_Init+0x20a>
 8002752:	2307      	movs	r3, #7
 8002754:	e00e      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002756:	2308      	movs	r3, #8
 8002758:	e00c      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800275a:	2306      	movs	r3, #6
 800275c:	e00a      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800275e:	2305      	movs	r3, #5
 8002760:	e008      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002762:	2304      	movs	r3, #4
 8002764:	e006      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002766:	2303      	movs	r3, #3
 8002768:	e004      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800276a:	2302      	movs	r3, #2
 800276c:	e002      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002772:	2300      	movs	r3, #0
 8002774:	69fa      	ldr	r2, [r7, #28]
 8002776:	f002 0203 	and.w	r2, r2, #3
 800277a:	0092      	lsls	r2, r2, #2
 800277c:	4093      	lsls	r3, r2
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002784:	4934      	ldr	r1, [pc, #208]	; (8002858 <HAL_GPIO_Init+0x30c>)
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	089b      	lsrs	r3, r3, #2
 800278a:	3302      	adds	r3, #2
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002792:	4b3a      	ldr	r3, [pc, #232]	; (800287c <HAL_GPIO_Init+0x330>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	43db      	mvns	r3, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4013      	ands	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027b6:	4a31      	ldr	r2, [pc, #196]	; (800287c <HAL_GPIO_Init+0x330>)
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80027bc:	4b2f      	ldr	r3, [pc, #188]	; (800287c <HAL_GPIO_Init+0x330>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027e0:	4a26      	ldr	r2, [pc, #152]	; (800287c <HAL_GPIO_Init+0x330>)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027e6:	4b25      	ldr	r3, [pc, #148]	; (800287c <HAL_GPIO_Init+0x330>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800280a:	4a1c      	ldr	r2, [pc, #112]	; (800287c <HAL_GPIO_Init+0x330>)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002810:	4b1a      	ldr	r3, [pc, #104]	; (800287c <HAL_GPIO_Init+0x330>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002834:	4a11      	ldr	r2, [pc, #68]	; (800287c <HAL_GPIO_Init+0x330>)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3301      	adds	r3, #1
 800283e:	61fb      	str	r3, [r7, #28]
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	2b0f      	cmp	r3, #15
 8002844:	f67f ae90 	bls.w	8002568 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002848:	bf00      	nop
 800284a:	3724      	adds	r7, #36	; 0x24
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	40023800 	.word	0x40023800
 8002858:	40013800 	.word	0x40013800
 800285c:	40020000 	.word	0x40020000
 8002860:	40020400 	.word	0x40020400
 8002864:	40020800 	.word	0x40020800
 8002868:	40020c00 	.word	0x40020c00
 800286c:	40021000 	.word	0x40021000
 8002870:	40021400 	.word	0x40021400
 8002874:	40021800 	.word	0x40021800
 8002878:	40021c00 	.word	0x40021c00
 800287c:	40013c00 	.word	0x40013c00

08002880 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002892:	2300      	movs	r3, #0
 8002894:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	e0cd      	b.n	8002a38 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800289c:	2201      	movs	r2, #1
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	f040 80bd 	bne.w	8002a32 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80028b8:	4a64      	ldr	r2, [pc, #400]	; (8002a4c <HAL_GPIO_DeInit+0x1cc>)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	220f      	movs	r2, #15
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	4013      	ands	r3, r2
 80028d8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a5c      	ldr	r2, [pc, #368]	; (8002a50 <HAL_GPIO_DeInit+0x1d0>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d02b      	beq.n	800293a <HAL_GPIO_DeInit+0xba>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a5b      	ldr	r2, [pc, #364]	; (8002a54 <HAL_GPIO_DeInit+0x1d4>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d025      	beq.n	8002936 <HAL_GPIO_DeInit+0xb6>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a5a      	ldr	r2, [pc, #360]	; (8002a58 <HAL_GPIO_DeInit+0x1d8>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d01f      	beq.n	8002932 <HAL_GPIO_DeInit+0xb2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a59      	ldr	r2, [pc, #356]	; (8002a5c <HAL_GPIO_DeInit+0x1dc>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d019      	beq.n	800292e <HAL_GPIO_DeInit+0xae>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a58      	ldr	r2, [pc, #352]	; (8002a60 <HAL_GPIO_DeInit+0x1e0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_GPIO_DeInit+0xaa>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a57      	ldr	r2, [pc, #348]	; (8002a64 <HAL_GPIO_DeInit+0x1e4>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d00d      	beq.n	8002926 <HAL_GPIO_DeInit+0xa6>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a56      	ldr	r2, [pc, #344]	; (8002a68 <HAL_GPIO_DeInit+0x1e8>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d007      	beq.n	8002922 <HAL_GPIO_DeInit+0xa2>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a55      	ldr	r2, [pc, #340]	; (8002a6c <HAL_GPIO_DeInit+0x1ec>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d101      	bne.n	800291e <HAL_GPIO_DeInit+0x9e>
 800291a:	2307      	movs	r3, #7
 800291c:	e00e      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 800291e:	2308      	movs	r3, #8
 8002920:	e00c      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 8002922:	2306      	movs	r3, #6
 8002924:	e00a      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 8002926:	2305      	movs	r3, #5
 8002928:	e008      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 800292a:	2304      	movs	r3, #4
 800292c:	e006      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 800292e:	2303      	movs	r3, #3
 8002930:	e004      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 8002932:	2302      	movs	r3, #2
 8002934:	e002      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <HAL_GPIO_DeInit+0xbc>
 800293a:	2300      	movs	r3, #0
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	f002 0203 	and.w	r2, r2, #3
 8002942:	0092      	lsls	r2, r2, #2
 8002944:	4093      	lsls	r3, r2
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	429a      	cmp	r2, r3
 800294a:	d132      	bne.n	80029b2 <HAL_GPIO_DeInit+0x132>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	220f      	movs	r2, #15
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800295c:	4a3b      	ldr	r2, [pc, #236]	; (8002a4c <HAL_GPIO_DeInit+0x1cc>)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	089b      	lsrs	r3, r3, #2
 8002962:	3302      	adds	r3, #2
 8002964:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	43da      	mvns	r2, r3
 800296c:	4837      	ldr	r0, [pc, #220]	; (8002a4c <HAL_GPIO_DeInit+0x1cc>)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	089b      	lsrs	r3, r3, #2
 8002972:	400a      	ands	r2, r1
 8002974:	3302      	adds	r3, #2
 8002976:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800297a:	4b3d      	ldr	r3, [pc, #244]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	43db      	mvns	r3, r3
 8002982:	493b      	ldr	r1, [pc, #236]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 8002984:	4013      	ands	r3, r2
 8002986:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002988:	4b39      	ldr	r3, [pc, #228]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	43db      	mvns	r3, r3
 8002990:	4937      	ldr	r1, [pc, #220]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 8002992:	4013      	ands	r3, r2
 8002994:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002996:	4b36      	ldr	r3, [pc, #216]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	43db      	mvns	r3, r3
 800299e:	4934      	ldr	r1, [pc, #208]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 80029a0:	4013      	ands	r3, r2
 80029a2:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80029a4:	4b32      	ldr	r3, [pc, #200]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	4930      	ldr	r1, [pc, #192]	; (8002a70 <HAL_GPIO_DeInit+0x1f0>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	60cb      	str	r3, [r1, #12]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	2103      	movs	r1, #3
 80029bc:	fa01 f303 	lsl.w	r3, r1, r3
 80029c0:	43db      	mvns	r3, r3
 80029c2:	401a      	ands	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	08da      	lsrs	r2, r3, #3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3208      	adds	r2, #8
 80029d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	220f      	movs	r2, #15
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	08d2      	lsrs	r2, r2, #3
 80029e8:	4019      	ands	r1, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3208      	adds	r2, #8
 80029ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	2103      	movs	r1, #3
 80029fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	401a      	ands	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	401a      	ands	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	2103      	movs	r1, #3
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	60da      	str	r2, [r3, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	3301      	adds	r3, #1
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b0f      	cmp	r3, #15
 8002a3c:	f67f af2e 	bls.w	800289c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002a40:	bf00      	nop
 8002a42:	371c      	adds	r7, #28
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	40013800 	.word	0x40013800
 8002a50:	40020000 	.word	0x40020000
 8002a54:	40020400 	.word	0x40020400
 8002a58:	40020800 	.word	0x40020800
 8002a5c:	40020c00 	.word	0x40020c00
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40021400 	.word	0x40021400
 8002a68:	40021800 	.word	0x40021800
 8002a6c:	40021c00 	.word	0x40021c00
 8002a70:	40013c00 	.word	0x40013c00

08002a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	807b      	strh	r3, [r7, #2]
 8002a80:	4613      	mov	r3, r2
 8002a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a84:	787b      	ldrb	r3, [r7, #1]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a8a:	887a      	ldrh	r2, [r7, #2]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a90:	e003      	b.n	8002a9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a92:	887b      	ldrh	r3, [r7, #2]
 8002a94:	041a      	lsls	r2, r3, #16
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	619a      	str	r2, [r3, #24]
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
 8002aae:	460b      	mov	r3, r1
 8002ab0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	695a      	ldr	r2, [r3, #20]
 8002ab6:	887b      	ldrh	r3, [r7, #2]
 8002ab8:	401a      	ands	r2, r3
 8002aba:	887b      	ldrh	r3, [r7, #2]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d104      	bne.n	8002aca <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002ac0:	887b      	ldrh	r3, [r7, #2]
 8002ac2:	041a      	lsls	r2, r3, #16
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002ac8:	e002      	b.n	8002ad0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002aca:	887a      	ldrh	r2, [r7, #2]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	619a      	str	r2, [r3, #24]
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ade:	b08f      	sub	sp, #60	; 0x3c
 8002ae0:	af0a      	add	r7, sp, #40	; 0x28
 8002ae2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e054      	b.n	8002b98 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d106      	bne.n	8002b0e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f007 fb87 	bl	800a21c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2203      	movs	r2, #3
 8002b12:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d102      	bne.n	8002b28 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f003 ff7f 	bl	8006a30 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	687e      	ldr	r6, [r7, #4]
 8002b3a:	466d      	mov	r5, sp
 8002b3c:	f106 0410 	add.w	r4, r6, #16
 8002b40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b50:	1d33      	adds	r3, r6, #4
 8002b52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b54:	6838      	ldr	r0, [r7, #0]
 8002b56:	f003 fef9 	bl	800694c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2101      	movs	r1, #1
 8002b60:	4618      	mov	r0, r3
 8002b62:	f003 ff76 	bl	8006a52 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	687e      	ldr	r6, [r7, #4]
 8002b6e:	466d      	mov	r5, sp
 8002b70:	f106 0410 	add.w	r4, r6, #16
 8002b74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b7c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b80:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b84:	1d33      	adds	r3, r6, #4
 8002b86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b88:	6838      	ldr	r0, [r7, #0]
 8002b8a:	f004 f889 	bl	8006ca0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ba0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002ba0:	b590      	push	{r4, r7, lr}
 8002ba2:	b089      	sub	sp, #36	; 0x24
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	4608      	mov	r0, r1
 8002baa:	4611      	mov	r1, r2
 8002bac:	461a      	mov	r2, r3
 8002bae:	4603      	mov	r3, r0
 8002bb0:	70fb      	strb	r3, [r7, #3]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	70bb      	strb	r3, [r7, #2]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_HCD_HC_Init+0x28>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e07f      	b.n	8002cc8 <HAL_HCD_HC_Init+0x128>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002bd0:	78fa      	ldrb	r2, [r7, #3]
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	440b      	add	r3, r1
 8002bde:	333d      	adds	r3, #61	; 0x3d
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4413      	add	r3, r2
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	440b      	add	r3, r1
 8002bf2:	3338      	adds	r3, #56	; 0x38
 8002bf4:	787a      	ldrb	r2, [r7, #1]
 8002bf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	440b      	add	r3, r1
 8002c06:	3340      	adds	r3, #64	; 0x40
 8002c08:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002c0a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	440b      	add	r3, r1
 8002c1a:	3339      	adds	r3, #57	; 0x39
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	440b      	add	r3, r1
 8002c2e:	333f      	adds	r3, #63	; 0x3f
 8002c30:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002c34:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	78bb      	ldrb	r3, [r7, #2]
 8002c3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c3e:	b2d8      	uxtb	r0, r3
 8002c40:	6879      	ldr	r1, [r7, #4]
 8002c42:	4613      	mov	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	440b      	add	r3, r1
 8002c4c:	333a      	adds	r3, #58	; 0x3a
 8002c4e:	4602      	mov	r2, r0
 8002c50:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002c52:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	da0a      	bge.n	8002c70 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002c5a:	78fa      	ldrb	r2, [r7, #3]
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	440b      	add	r3, r1
 8002c68:	333b      	adds	r3, #59	; 0x3b
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	701a      	strb	r2, [r3, #0]
 8002c6e:	e009      	b.n	8002c84 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	440b      	add	r3, r1
 8002c7e:	333b      	adds	r3, #59	; 0x3b
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	440b      	add	r3, r1
 8002c92:	333c      	adds	r3, #60	; 0x3c
 8002c94:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002c98:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6818      	ldr	r0, [r3, #0]
 8002c9e:	787c      	ldrb	r4, [r7, #1]
 8002ca0:	78ba      	ldrb	r2, [r7, #2]
 8002ca2:	78f9      	ldrb	r1, [r7, #3]
 8002ca4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002ca6:	9302      	str	r3, [sp, #8]
 8002ca8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002cac:	9301      	str	r3, [sp, #4]
 8002cae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	4623      	mov	r3, r4
 8002cb6:	f004 f975 	bl	8006fa4 <USB_HC_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd90      	pop	{r4, r7, pc}

08002cd0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_HCD_HC_Halt+0x1e>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e00f      	b.n	8002d0e <HAL_HCD_HC_Halt+0x3e>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	78fa      	ldrb	r2, [r7, #3]
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f004 fbaf 	bl	8007462 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	4608      	mov	r0, r1
 8002d22:	4611      	mov	r1, r2
 8002d24:	461a      	mov	r2, r3
 8002d26:	4603      	mov	r3, r0
 8002d28:	70fb      	strb	r3, [r7, #3]
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	70bb      	strb	r3, [r7, #2]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	440b      	add	r3, r1
 8002d40:	333b      	adds	r3, #59	; 0x3b
 8002d42:	78ba      	ldrb	r2, [r7, #2]
 8002d44:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	440b      	add	r3, r1
 8002d54:	333f      	adds	r3, #63	; 0x3f
 8002d56:	787a      	ldrb	r2, [r7, #1]
 8002d58:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002d5a:	7c3b      	ldrb	r3, [r7, #16]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10a      	bne.n	8002d76 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002d60:	78fa      	ldrb	r2, [r7, #3]
 8002d62:	6879      	ldr	r1, [r7, #4]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	440b      	add	r3, r1
 8002d6e:	3342      	adds	r3, #66	; 0x42
 8002d70:	2203      	movs	r2, #3
 8002d72:	701a      	strb	r2, [r3, #0]
 8002d74:	e009      	b.n	8002d8a <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d76:	78fa      	ldrb	r2, [r7, #3]
 8002d78:	6879      	ldr	r1, [r7, #4]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	440b      	add	r3, r1
 8002d84:	3342      	adds	r3, #66	; 0x42
 8002d86:	2202      	movs	r2, #2
 8002d88:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002d8a:	787b      	ldrb	r3, [r7, #1]
 8002d8c:	2b03      	cmp	r3, #3
 8002d8e:	f200 80d6 	bhi.w	8002f3e <HAL_HCD_HC_SubmitRequest+0x226>
 8002d92:	a201      	add	r2, pc, #4	; (adr r2, 8002d98 <HAL_HCD_HC_SubmitRequest+0x80>)
 8002d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d98:	08002da9 	.word	0x08002da9
 8002d9c:	08002f29 	.word	0x08002f29
 8002da0:	08002e15 	.word	0x08002e15
 8002da4:	08002e9f 	.word	0x08002e9f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002da8:	7c3b      	ldrb	r3, [r7, #16]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	f040 80c9 	bne.w	8002f42 <HAL_HCD_HC_SubmitRequest+0x22a>
 8002db0:	78bb      	ldrb	r3, [r7, #2]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f040 80c5 	bne.w	8002f42 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8002db8:	8b3b      	ldrh	r3, [r7, #24]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002dbe:	78fa      	ldrb	r2, [r7, #3]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	440b      	add	r3, r1
 8002dcc:	3351      	adds	r3, #81	; 0x51
 8002dce:	2201      	movs	r2, #1
 8002dd0:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002dd2:	78fa      	ldrb	r2, [r7, #3]
 8002dd4:	6879      	ldr	r1, [r7, #4]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4413      	add	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	440b      	add	r3, r1
 8002de0:	3351      	adds	r3, #81	; 0x51
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10a      	bne.n	8002dfe <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	440b      	add	r3, r1
 8002df6:	3342      	adds	r3, #66	; 0x42
 8002df8:	2200      	movs	r2, #0
 8002dfa:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002dfc:	e0a1      	b.n	8002f42 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4413      	add	r3, r2
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	440b      	add	r3, r1
 8002e0c:	3342      	adds	r3, #66	; 0x42
 8002e0e:	2202      	movs	r2, #2
 8002e10:	701a      	strb	r2, [r3, #0]
      break;
 8002e12:	e096      	b.n	8002f42 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002e14:	78bb      	ldrb	r3, [r7, #2]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d120      	bne.n	8002e5c <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e1a:	78fa      	ldrb	r2, [r7, #3]
 8002e1c:	6879      	ldr	r1, [r7, #4]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4413      	add	r3, r2
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	440b      	add	r3, r1
 8002e28:	3351      	adds	r3, #81	; 0x51
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e30:	78fa      	ldrb	r2, [r7, #3]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	440b      	add	r3, r1
 8002e3e:	3342      	adds	r3, #66	; 0x42
 8002e40:	2200      	movs	r2, #0
 8002e42:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002e44:	e07e      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	440b      	add	r3, r1
 8002e54:	3342      	adds	r3, #66	; 0x42
 8002e56:	2202      	movs	r2, #2
 8002e58:	701a      	strb	r2, [r3, #0]
      break;
 8002e5a:	e073      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002e5c:	78fa      	ldrb	r2, [r7, #3]
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	440b      	add	r3, r1
 8002e6a:	3350      	adds	r3, #80	; 0x50
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e72:	78fa      	ldrb	r2, [r7, #3]
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	440b      	add	r3, r1
 8002e80:	3342      	adds	r3, #66	; 0x42
 8002e82:	2200      	movs	r2, #0
 8002e84:	701a      	strb	r2, [r3, #0]
      break;
 8002e86:	e05d      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	440b      	add	r3, r1
 8002e96:	3342      	adds	r3, #66	; 0x42
 8002e98:	2202      	movs	r2, #2
 8002e9a:	701a      	strb	r2, [r3, #0]
      break;
 8002e9c:	e052      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002e9e:	78bb      	ldrb	r3, [r7, #2]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d120      	bne.n	8002ee6 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	440b      	add	r3, r1
 8002eb2:	3351      	adds	r3, #81	; 0x51
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10a      	bne.n	8002ed0 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	440b      	add	r3, r1
 8002ec8:	3342      	adds	r3, #66	; 0x42
 8002eca:	2200      	movs	r2, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002ece:	e039      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ed0:	78fa      	ldrb	r2, [r7, #3]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	440b      	add	r3, r1
 8002ede:	3342      	adds	r3, #66	; 0x42
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	701a      	strb	r2, [r3, #0]
      break;
 8002ee4:	e02e      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ee6:	78fa      	ldrb	r2, [r7, #3]
 8002ee8:	6879      	ldr	r1, [r7, #4]
 8002eea:	4613      	mov	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	440b      	add	r3, r1
 8002ef4:	3350      	adds	r3, #80	; 0x50
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10a      	bne.n	8002f12 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002efc:	78fa      	ldrb	r2, [r7, #3]
 8002efe:	6879      	ldr	r1, [r7, #4]
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	440b      	add	r3, r1
 8002f0a:	3342      	adds	r3, #66	; 0x42
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	701a      	strb	r2, [r3, #0]
      break;
 8002f10:	e018      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	440b      	add	r3, r1
 8002f20:	3342      	adds	r3, #66	; 0x42
 8002f22:	2202      	movs	r2, #2
 8002f24:	701a      	strb	r2, [r3, #0]
      break;
 8002f26:	e00d      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	440b      	add	r3, r1
 8002f36:	3342      	adds	r3, #66	; 0x42
 8002f38:	2200      	movs	r2, #0
 8002f3a:	701a      	strb	r2, [r3, #0]
      break;
 8002f3c:	e002      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8002f3e:	bf00      	nop
 8002f40:	e000      	b.n	8002f44 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8002f42:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002f44:	78fa      	ldrb	r2, [r7, #3]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	440b      	add	r3, r1
 8002f52:	3344      	adds	r3, #68	; 0x44
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002f58:	78fa      	ldrb	r2, [r7, #3]
 8002f5a:	8b39      	ldrh	r1, [r7, #24]
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	4413      	add	r3, r2
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	4403      	add	r3, r0
 8002f68:	3348      	adds	r3, #72	; 0x48
 8002f6a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	440b      	add	r3, r1
 8002f7a:	335c      	adds	r3, #92	; 0x5c
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002f80:	78fa      	ldrb	r2, [r7, #3]
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	440b      	add	r3, r1
 8002f8e:	334c      	adds	r3, #76	; 0x4c
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002f94:	78fa      	ldrb	r2, [r7, #3]
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	440b      	add	r3, r1
 8002fa2:	3339      	adds	r3, #57	; 0x39
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002fa8:	78fa      	ldrb	r2, [r7, #3]
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	440b      	add	r3, r1
 8002fb6:	335d      	adds	r3, #93	; 0x5d
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6818      	ldr	r0, [r3, #0]
 8002fc0:	78fa      	ldrb	r2, [r7, #3]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	3338      	adds	r3, #56	; 0x38
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	18d1      	adds	r1, r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	f004 f8ee 	bl	80071b8 <USB_HC_StartXfer>
 8002fdc:	4603      	mov	r3, r0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop

08002fe8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f003 fe0b 	bl	8006c1a <USB_GetMode>
 8003004:	4603      	mov	r3, r0
 8003006:	2b01      	cmp	r3, #1
 8003008:	f040 80f1 	bne.w	80031ee <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f003 fdef 	bl	8006bf4 <USB_ReadInterrupts>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 80e7 	beq.w	80031ec <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f003 fde6 	bl	8006bf4 <USB_ReadInterrupts>
 8003028:	4603      	mov	r3, r0
 800302a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800302e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003032:	d104      	bne.n	800303e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800303c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f003 fdd6 	bl	8006bf4 <USB_ReadInterrupts>
 8003048:	4603      	mov	r3, r0
 800304a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800304e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003052:	d104      	bne.n	800305e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800305c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f003 fdc6 	bl	8006bf4 <USB_ReadInterrupts>
 8003068:	4603      	mov	r3, r0
 800306a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800306e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003072:	d104      	bne.n	800307e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800307c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f003 fdb6 	bl	8006bf4 <USB_ReadInterrupts>
 8003088:	4603      	mov	r3, r0
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b02      	cmp	r3, #2
 8003090:	d103      	bne.n	800309a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2202      	movs	r2, #2
 8003098:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f003 fda8 	bl	8006bf4 <USB_ReadInterrupts>
 80030a4:	4603      	mov	r3, r0
 80030a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030ae:	d117      	bne.n	80030e0 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80030be:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80030c2:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f007 f941 	bl	800a34c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2101      	movs	r1, #1
 80030d0:	4618      	mov	r0, r3
 80030d2:	f003 fea1 	bl	8006e18 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80030de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f003 fd85 	bl	8006bf4 <USB_ReadInterrupts>
 80030ea:	4603      	mov	r3, r0
 80030ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030f4:	d102      	bne.n	80030fc <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f001 f8c8 	bl	800428c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f003 fd77 	bl	8006bf4 <USB_ReadInterrupts>
 8003106:	4603      	mov	r3, r0
 8003108:	f003 0308 	and.w	r3, r3, #8
 800310c:	2b08      	cmp	r3, #8
 800310e:	d106      	bne.n	800311e <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f007 f8ff 	bl	800a314 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2208      	movs	r2, #8
 800311c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f003 fd66 	bl	8006bf4 <USB_ReadInterrupts>
 8003128:	4603      	mov	r3, r0
 800312a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003132:	d138      	bne.n	80031a6 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f004 f981 	bl	8007440 <USB_HC_ReadInterrupt>
 800313e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	e025      	b.n	8003192 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f003 030f 	and.w	r3, r3, #15
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	fa22 f303 	lsr.w	r3, r2, r3
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d018      	beq.n	800318c <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	015a      	lsls	r2, r3, #5
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4413      	add	r3, r2
 8003162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800316c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003170:	d106      	bne.n	8003180 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	4619      	mov	r1, r3
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 f8cf 	bl	800331c <HCD_HC_IN_IRQHandler>
 800317e:	e005      	b.n	800318c <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	4619      	mov	r1, r3
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fc5f 	bl	8003a4a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	3301      	adds	r3, #1
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	429a      	cmp	r2, r3
 800319a:	d3d4      	bcc.n	8003146 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f003 fd22 	bl	8006bf4 <USB_ReadInterrupts>
 80031b0:	4603      	mov	r3, r0
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	2b10      	cmp	r3, #16
 80031b8:	d101      	bne.n	80031be <HAL_HCD_IRQHandler+0x1d6>
 80031ba:	2301      	movs	r3, #1
 80031bc:	e000      	b.n	80031c0 <HAL_HCD_IRQHandler+0x1d8>
 80031be:	2300      	movs	r3, #0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d014      	beq.n	80031ee <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 0210 	bic.w	r2, r2, #16
 80031d2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 ffad 	bl	8004134 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699a      	ldr	r2, [r3, #24]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f042 0210 	orr.w	r2, r2, #16
 80031e8:	619a      	str	r2, [r3, #24]
 80031ea:	e000      	b.n	80031ee <HAL_HCD_IRQHandler+0x206>
      return;
 80031ec:	bf00      	nop
    }
  }
}
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_HCD_Start+0x16>
 8003206:	2302      	movs	r3, #2
 8003208:	e013      	b.n	8003232 <HAL_HCD_Start+0x3e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f003 fbf9 	bl	8006a0e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2101      	movs	r1, #1
 8003222:	4618      	mov	r0, r3
 8003224:	f003 fe5c 	bl	8006ee0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_HCD_Stop+0x16>
 800324c:	2302      	movs	r3, #2
 800324e:	e00d      	b.n	800326c <HAL_HCD_Stop+0x32>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f004 fa3b 	bl	80076d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f003 fe03 	bl	8006e8c <USB_ResetPort>
 8003286:	4603      	mov	r3, r0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800329c:	78fa      	ldrb	r2, [r7, #3]
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	440b      	add	r3, r1
 80032aa:	335c      	adds	r3, #92	; 0x5c
 80032ac:	781b      	ldrb	r3, [r3, #0]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
 80032c2:	460b      	mov	r3, r1
 80032c4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	440b      	add	r3, r1
 80032d4:	334c      	adds	r3, #76	; 0x4c
 80032d6:	681b      	ldr	r3, [r3, #0]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f003 fe45 	bl	8006f80 <USB_GetCurrentFrame>
 80032f6:	4603      	mov	r3, r0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4618      	mov	r0, r3
 800330e:	f003 fe20 	bl	8006f52 <USB_GetHostSpeed>
 8003312:	4603      	mov	r3, r0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	460b      	mov	r3, r1
 8003326:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003332:	78fb      	ldrb	r3, [r7, #3]
 8003334:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	015a      	lsls	r2, r3, #5
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	4413      	add	r3, r2
 800333e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b04      	cmp	r3, #4
 800334a:	d119      	bne.n	8003380 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4413      	add	r3, r2
 8003354:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003358:	461a      	mov	r2, r3
 800335a:	2304      	movs	r3, #4
 800335c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	015a      	lsls	r2, r3, #5
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	4413      	add	r3, r2
 8003366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	0151      	lsls	r1, r2, #5
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	440a      	add	r2, r1
 8003374:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003378:	f043 0302 	orr.w	r3, r3, #2
 800337c:	60d3      	str	r3, [r2, #12]
 800337e:	e095      	b.n	80034ac <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	015a      	lsls	r2, r3, #5
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	4413      	add	r3, r2
 8003388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 0320 	and.w	r3, r3, #32
 8003392:	2b20      	cmp	r3, #32
 8003394:	d109      	bne.n	80033aa <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	015a      	lsls	r2, r3, #5
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	4413      	add	r3, r2
 800339e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033a2:	461a      	mov	r2, r3
 80033a4:	2320      	movs	r3, #32
 80033a6:	6093      	str	r3, [r2, #8]
 80033a8:	e080      	b.n	80034ac <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	015a      	lsls	r2, r3, #5
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	4413      	add	r3, r2
 80033b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 0308 	and.w	r3, r3, #8
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d134      	bne.n	800342a <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	015a      	lsls	r2, r3, #5
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	4413      	add	r3, r2
 80033c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	0151      	lsls	r1, r2, #5
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	440a      	add	r2, r1
 80033d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033da:	f043 0302 	orr.w	r3, r3, #2
 80033de:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	4613      	mov	r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	440b      	add	r3, r1
 80033ee:	335d      	adds	r3, #93	; 0x5d
 80033f0:	2205      	movs	r2, #5
 80033f2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	015a      	lsls	r2, r3, #5
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	4413      	add	r3, r2
 80033fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003400:	461a      	mov	r2, r3
 8003402:	2310      	movs	r3, #16
 8003404:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	015a      	lsls	r2, r3, #5
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4413      	add	r3, r2
 800340e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003412:	461a      	mov	r2, r3
 8003414:	2308      	movs	r3, #8
 8003416:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	b2d2      	uxtb	r2, r2
 8003420:	4611      	mov	r1, r2
 8003422:	4618      	mov	r0, r3
 8003424:	f004 f81d 	bl	8007462 <USB_HC_Halt>
 8003428:	e040      	b.n	80034ac <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	015a      	lsls	r2, r3, #5
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	4413      	add	r3, r2
 8003432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800343c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003440:	d134      	bne.n	80034ac <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	015a      	lsls	r2, r3, #5
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	4413      	add	r3, r2
 800344a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	0151      	lsls	r1, r2, #5
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	440a      	add	r2, r1
 8003458:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800345c:	f043 0302 	orr.w	r3, r3, #2
 8003460:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	4611      	mov	r1, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f003 fff8 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	015a      	lsls	r2, r3, #5
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	4413      	add	r3, r2
 800347a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800347e:	461a      	mov	r2, r3
 8003480:	2310      	movs	r3, #16
 8003482:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	4613      	mov	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	440b      	add	r3, r1
 8003492:	335d      	adds	r3, #93	; 0x5d
 8003494:	2208      	movs	r2, #8
 8003496:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4413      	add	r3, r2
 80034a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a4:	461a      	mov	r2, r3
 80034a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034aa:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	015a      	lsls	r2, r3, #5
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4413      	add	r3, r2
 80034b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034c2:	d122      	bne.n	800350a <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	0151      	lsls	r1, r2, #5
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	440a      	add	r2, r1
 80034da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034de:	f043 0302 	orr.w	r3, r3, #2
 80034e2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	4611      	mov	r1, r2
 80034ee:	4618      	mov	r0, r3
 80034f0:	f003 ffb7 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	015a      	lsls	r2, r3, #5
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4413      	add	r3, r2
 80034fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003500:	461a      	mov	r2, r3
 8003502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003506:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003508:	e29b      	b.n	8003a42 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	015a      	lsls	r2, r3, #5
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	4413      	add	r3, r2
 8003512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b01      	cmp	r3, #1
 800351e:	f040 80c1 	bne.w	80036a4 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d01b      	beq.n	8003562 <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	440b      	add	r3, r1
 8003538:	3348      	adds	r3, #72	; 0x48
 800353a:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	0159      	lsls	r1, r3, #5
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	440b      	add	r3, r1
 8003544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800354e:	1ad1      	subs	r1, r2, r3
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	4403      	add	r3, r0
 800355e:	334c      	adds	r3, #76	; 0x4c
 8003560:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4613      	mov	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	440b      	add	r3, r1
 8003570:	335d      	adds	r3, #93	; 0x5d
 8003572:	2201      	movs	r2, #1
 8003574:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	4613      	mov	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4413      	add	r3, r2
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	440b      	add	r3, r1
 8003584:	3358      	adds	r3, #88	; 0x58
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	015a      	lsls	r2, r3, #5
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	4413      	add	r3, r2
 8003592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003596:	461a      	mov	r2, r3
 8003598:	2301      	movs	r3, #1
 800359a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	440b      	add	r3, r1
 80035aa:	333f      	adds	r3, #63	; 0x3f
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	440b      	add	r3, r1
 80035c0:	333f      	adds	r3, #63	; 0x3f
 80035c2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d121      	bne.n	800360c <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	015a      	lsls	r2, r3, #5
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	4413      	add	r3, r2
 80035d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	0151      	lsls	r1, r2, #5
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	440a      	add	r2, r1
 80035de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035e2:	f043 0302 	orr.w	r3, r3, #2
 80035e6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	4611      	mov	r1, r2
 80035f2:	4618      	mov	r0, r3
 80035f4:	f003 ff35 	bl	8007462 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	015a      	lsls	r2, r3, #5
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4413      	add	r3, r2
 8003600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003604:	461a      	mov	r2, r3
 8003606:	2310      	movs	r3, #16
 8003608:	6093      	str	r3, [r2, #8]
 800360a:	e034      	b.n	8003676 <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	440b      	add	r3, r1
 800361a:	333f      	adds	r3, #63	; 0x3f
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b03      	cmp	r3, #3
 8003620:	d129      	bne.n	8003676 <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	015a      	lsls	r2, r3, #5
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4413      	add	r3, r2
 800362a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	0151      	lsls	r1, r2, #5
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	440a      	add	r2, r1
 8003638:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800363c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003640:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	440b      	add	r3, r1
 8003650:	335c      	adds	r3, #92	; 0x5c
 8003652:	2201      	movs	r2, #1
 8003654:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	b2d8      	uxtb	r0, r3
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	4613      	mov	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	440b      	add	r3, r1
 8003668:	335c      	adds	r3, #92	; 0x5c
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	4601      	mov	r1, r0
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f006 fe95 	bl	800a3a0 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	4613      	mov	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	440b      	add	r3, r1
 8003684:	3350      	adds	r3, #80	; 0x50
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	f083 0301 	eor.w	r3, r3, #1
 800368c:	b2d8      	uxtb	r0, r3
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	440b      	add	r3, r1
 800369c:	3350      	adds	r3, #80	; 0x50
 800369e:	4602      	mov	r2, r0
 80036a0:	701a      	strb	r2, [r3, #0]
}
 80036a2:	e1ce      	b.n	8003a42 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	f040 80f1 	bne.w	800389e <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	015a      	lsls	r2, r3, #5
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	4413      	add	r3, r2
 80036c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	0151      	lsls	r1, r2, #5
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	440a      	add	r2, r1
 80036d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036d6:	f023 0302 	bic.w	r3, r3, #2
 80036da:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80036dc:	6879      	ldr	r1, [r7, #4]
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	4613      	mov	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	4413      	add	r3, r2
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	440b      	add	r3, r1
 80036ea:	335d      	adds	r3, #93	; 0x5d
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d10a      	bne.n	8003708 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	440b      	add	r3, r1
 8003700:	335c      	adds	r3, #92	; 0x5c
 8003702:	2201      	movs	r2, #1
 8003704:	701a      	strb	r2, [r3, #0]
 8003706:	e0b0      	b.n	800386a <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	4613      	mov	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	440b      	add	r3, r1
 8003716:	335d      	adds	r3, #93	; 0x5d
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2b05      	cmp	r3, #5
 800371c:	d10a      	bne.n	8003734 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800371e:	6879      	ldr	r1, [r7, #4]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	440b      	add	r3, r1
 800372c:	335c      	adds	r3, #92	; 0x5c
 800372e:	2205      	movs	r2, #5
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	e09a      	b.n	800386a <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	4613      	mov	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	440b      	add	r3, r1
 8003742:	335d      	adds	r3, #93	; 0x5d
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2b06      	cmp	r3, #6
 8003748:	d00a      	beq.n	8003760 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	440b      	add	r3, r1
 8003758:	335d      	adds	r3, #93	; 0x5d
 800375a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800375c:	2b08      	cmp	r3, #8
 800375e:	d156      	bne.n	800380e <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	4613      	mov	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	4413      	add	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	440b      	add	r3, r1
 800376e:	3358      	adds	r3, #88	; 0x58
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	1c59      	adds	r1, r3, #1
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4613      	mov	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	4413      	add	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	4403      	add	r3, r0
 8003782:	3358      	adds	r3, #88	; 0x58
 8003784:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	4613      	mov	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	440b      	add	r3, r1
 8003794:	3358      	adds	r3, #88	; 0x58
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b03      	cmp	r3, #3
 800379a:	d914      	bls.n	80037c6 <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	4613      	mov	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	440b      	add	r3, r1
 80037aa:	3358      	adds	r3, #88	; 0x58
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	4613      	mov	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	4413      	add	r3, r2
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	440b      	add	r3, r1
 80037be:	335c      	adds	r3, #92	; 0x5c
 80037c0:	2204      	movs	r2, #4
 80037c2:	701a      	strb	r2, [r3, #0]
 80037c4:	e009      	b.n	80037da <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4613      	mov	r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	4413      	add	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	440b      	add	r3, r1
 80037d4:	335c      	adds	r3, #92	; 0x5c
 80037d6:	2202      	movs	r2, #2
 80037d8:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	015a      	lsls	r2, r3, #5
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4413      	add	r3, r2
 80037e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80037f0:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80037f8:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	4413      	add	r3, r2
 8003802:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003806:	461a      	mov	r2, r3
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	e02d      	b.n	800386a <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4613      	mov	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	4413      	add	r3, r2
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	440b      	add	r3, r1
 800381c:	335d      	adds	r3, #93	; 0x5d
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b03      	cmp	r3, #3
 8003822:	d122      	bne.n	800386a <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	4613      	mov	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4413      	add	r3, r2
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	440b      	add	r3, r1
 8003832:	335c      	adds	r3, #92	; 0x5c
 8003834:	2202      	movs	r2, #2
 8003836:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	015a      	lsls	r2, r3, #5
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	4413      	add	r3, r2
 8003840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800384e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003856:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	015a      	lsls	r2, r3, #5
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	4413      	add	r3, r2
 8003860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003864:	461a      	mov	r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	015a      	lsls	r2, r3, #5
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	4413      	add	r3, r2
 8003872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003876:	461a      	mov	r2, r3
 8003878:	2302      	movs	r3, #2
 800387a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	b2d8      	uxtb	r0, r3
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	4613      	mov	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4413      	add	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	440b      	add	r3, r1
 800388e:	335c      	adds	r3, #92	; 0x5c
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	4601      	mov	r1, r0
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f006 fd82 	bl	800a3a0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800389c:	e0d1      	b.n	8003a42 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	015a      	lsls	r2, r3, #5
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b0:	2b80      	cmp	r3, #128	; 0x80
 80038b2:	d13e      	bne.n	8003932 <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	015a      	lsls	r2, r3, #5
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	0151      	lsls	r1, r2, #5
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	440a      	add	r2, r1
 80038ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038ce:	f043 0302 	orr.w	r3, r3, #2
 80038d2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80038d4:	6879      	ldr	r1, [r7, #4]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	440b      	add	r3, r1
 80038e2:	3358      	adds	r3, #88	; 0x58
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	1c59      	adds	r1, r3, #1
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4403      	add	r3, r0
 80038f6:	3358      	adds	r3, #88	; 0x58
 80038f8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	4613      	mov	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	440b      	add	r3, r1
 8003908:	335d      	adds	r3, #93	; 0x5d
 800390a:	2206      	movs	r2, #6
 800390c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	4611      	mov	r1, r2
 8003918:	4618      	mov	r0, r3
 800391a:	f003 fda2 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	015a      	lsls	r2, r3, #5
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4413      	add	r3, r2
 8003926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800392a:	461a      	mov	r2, r3
 800392c:	2380      	movs	r3, #128	; 0x80
 800392e:	6093      	str	r3, [r2, #8]
}
 8003930:	e087      	b.n	8003a42 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	015a      	lsls	r2, r3, #5
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	4413      	add	r3, r2
 800393a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 0310 	and.w	r3, r3, #16
 8003944:	2b10      	cmp	r3, #16
 8003946:	d17c      	bne.n	8003a42 <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	440b      	add	r3, r1
 8003956:	333f      	adds	r3, #63	; 0x3f
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	2b03      	cmp	r3, #3
 800395c:	d122      	bne.n	80039a4 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	3358      	adds	r3, #88	; 0x58
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4413      	add	r3, r2
 800397a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	0151      	lsls	r1, r2, #5
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	440a      	add	r2, r1
 8003988:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800398c:	f043 0302 	orr.w	r3, r3, #2
 8003990:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	4611      	mov	r1, r2
 800399c:	4618      	mov	r0, r3
 800399e:	f003 fd60 	bl	8007462 <USB_HC_Halt>
 80039a2:	e045      	b.n	8003a30 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80039a4:	6879      	ldr	r1, [r7, #4]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	440b      	add	r3, r1
 80039b2:	333f      	adds	r3, #63	; 0x3f
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80039ba:	6879      	ldr	r1, [r7, #4]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	440b      	add	r3, r1
 80039c8:	333f      	adds	r3, #63	; 0x3f
 80039ca:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d12f      	bne.n	8003a30 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	440b      	add	r3, r1
 80039de:	3358      	adds	r3, #88	; 0x58
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d121      	bne.n	8003a30 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	4613      	mov	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	440b      	add	r3, r1
 80039fa:	335d      	adds	r3, #93	; 0x5d
 80039fc:	2203      	movs	r2, #3
 80039fe:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	015a      	lsls	r2, r3, #5
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	4413      	add	r3, r2
 8003a08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	0151      	lsls	r1, r2, #5
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	440a      	add	r2, r1
 8003a16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a1a:	f043 0302 	orr.w	r3, r3, #2
 8003a1e:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	4611      	mov	r1, r2
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f003 fd19 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	2310      	movs	r3, #16
 8003a40:	6093      	str	r3, [r2, #8]
}
 8003a42:	bf00      	nop
 8003a44:	3718      	adds	r7, #24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b086      	sub	sp, #24
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
 8003a52:	460b      	mov	r3, r1
 8003a54:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003a60:	78fb      	ldrb	r3, [r7, #3]
 8003a62:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	015a      	lsls	r2, r3, #5
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	2b04      	cmp	r3, #4
 8003a78:	d119      	bne.n	8003aae <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	015a      	lsls	r2, r3, #5
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	4413      	add	r3, r2
 8003a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a86:	461a      	mov	r2, r3
 8003a88:	2304      	movs	r3, #4
 8003a8a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	015a      	lsls	r2, r3, #5
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	0151      	lsls	r1, r2, #5
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	440a      	add	r2, r1
 8003aa2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003aa6:	f043 0302 	orr.w	r3, r3, #2
 8003aaa:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003aac:	e33e      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	015a      	lsls	r2, r3, #5
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 0320 	and.w	r3, r3, #32
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	d141      	bne.n	8003b48 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	015a      	lsls	r2, r3, #5
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	4413      	add	r3, r2
 8003acc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	333d      	adds	r3, #61	; 0x3d
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	f040 831f 	bne.w	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4613      	mov	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4413      	add	r3, r2
 8003af8:	00db      	lsls	r3, r3, #3
 8003afa:	440b      	add	r3, r1
 8003afc:	333d      	adds	r3, #61	; 0x3d
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	4613      	mov	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	440b      	add	r3, r1
 8003b10:	335c      	adds	r3, #92	; 0x5c
 8003b12:	2202      	movs	r2, #2
 8003b14:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	0151      	lsls	r1, r2, #5
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	440a      	add	r2, r1
 8003b2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b30:	f043 0302 	orr.w	r3, r3, #2
 8003b34:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	4611      	mov	r1, r2
 8003b40:	4618      	mov	r0, r3
 8003b42:	f003 fc8e 	bl	8007462 <USB_HC_Halt>
}
 8003b46:	e2f1      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	015a      	lsls	r2, r3, #5
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b5a:	2b40      	cmp	r3, #64	; 0x40
 8003b5c:	d13f      	bne.n	8003bde <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	4613      	mov	r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4413      	add	r3, r2
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	440b      	add	r3, r1
 8003b6c:	335d      	adds	r3, #93	; 0x5d
 8003b6e:	2204      	movs	r2, #4
 8003b70:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	440b      	add	r3, r1
 8003b80:	333d      	adds	r3, #61	; 0x3d
 8003b82:	2201      	movs	r2, #1
 8003b84:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4413      	add	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	440b      	add	r3, r1
 8003b94:	3358      	adds	r3, #88	; 0x58
 8003b96:	2200      	movs	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	015a      	lsls	r2, r3, #5
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	0151      	lsls	r1, r2, #5
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	440a      	add	r2, r1
 8003bb0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bb4:	f043 0302 	orr.w	r3, r3, #2
 8003bb8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	4611      	mov	r1, r2
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f003 fc4c 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	015a      	lsls	r2, r3, #5
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	2340      	movs	r3, #64	; 0x40
 8003bda:	6093      	str	r3, [r2, #8]
}
 8003bdc:	e2a6      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bf4:	d122      	bne.n	8003c3c <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	015a      	lsls	r2, r3, #5
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	0151      	lsls	r1, r2, #5
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	440a      	add	r2, r1
 8003c0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c10:	f043 0302 	orr.w	r3, r3, #2
 8003c14:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	b2d2      	uxtb	r2, r2
 8003c1e:	4611      	mov	r1, r2
 8003c20:	4618      	mov	r0, r3
 8003c22:	f003 fc1e 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c32:	461a      	mov	r2, r3
 8003c34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c38:	6093      	str	r3, [r2, #8]
}
 8003c3a:	e277      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d135      	bne.n	8003cbe <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	4613      	mov	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	4413      	add	r3, r2
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	440b      	add	r3, r1
 8003c60:	3358      	adds	r3, #88	; 0x58
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	015a      	lsls	r2, r3, #5
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	0151      	lsls	r1, r2, #5
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	440a      	add	r2, r1
 8003c7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c80:	f043 0302 	orr.w	r3, r3, #2
 8003c84:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	b2d2      	uxtb	r2, r2
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f003 fbe6 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	015a      	lsls	r2, r3, #5
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	4613      	mov	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	440b      	add	r3, r1
 8003cb6:	335d      	adds	r3, #93	; 0x5d
 8003cb8:	2201      	movs	r2, #1
 8003cba:	701a      	strb	r2, [r3, #0]
}
 8003cbc:	e236      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	015a      	lsls	r2, r3, #5
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	2b08      	cmp	r3, #8
 8003cd2:	d12b      	bne.n	8003d2c <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	015a      	lsls	r2, r3, #5
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2308      	movs	r3, #8
 8003ce4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	015a      	lsls	r2, r3, #5
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4413      	add	r3, r2
 8003cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	0151      	lsls	r1, r2, #5
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	440a      	add	r2, r1
 8003cfc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d00:	f043 0302 	orr.w	r3, r3, #2
 8003d04:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f003 fba6 	bl	8007462 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4413      	add	r3, r2
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	440b      	add	r3, r1
 8003d24:	335d      	adds	r3, #93	; 0x5d
 8003d26:	2205      	movs	r2, #5
 8003d28:	701a      	strb	r2, [r3, #0]
}
 8003d2a:	e1ff      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b10      	cmp	r3, #16
 8003d40:	d155      	bne.n	8003dee <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	440b      	add	r3, r1
 8003d50:	3358      	adds	r3, #88	; 0x58
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	440b      	add	r3, r1
 8003d64:	335d      	adds	r3, #93	; 0x5d
 8003d66:	2203      	movs	r2, #3
 8003d68:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4413      	add	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	440b      	add	r3, r1
 8003d78:	333d      	adds	r3, #61	; 0x3d
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d114      	bne.n	8003daa <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4613      	mov	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	440b      	add	r3, r1
 8003d8e:	333c      	adds	r3, #60	; 0x3c
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d109      	bne.n	8003daa <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	440b      	add	r3, r1
 8003da4:	333d      	adds	r3, #61	; 0x3d
 8003da6:	2201      	movs	r2, #1
 8003da8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	015a      	lsls	r2, r3, #5
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	4413      	add	r3, r2
 8003db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	0151      	lsls	r1, r2, #5
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	440a      	add	r2, r1
 8003dc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003dc4:	f043 0302 	orr.w	r3, r3, #2
 8003dc8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f003 fb44 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de6:	461a      	mov	r2, r3
 8003de8:	2310      	movs	r3, #16
 8003dea:	6093      	str	r3, [r2, #8]
}
 8003dec:	e19e      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	015a      	lsls	r2, r3, #5
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	d12b      	bne.n	8003e5c <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	0151      	lsls	r1, r2, #5
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	440a      	add	r2, r1
 8003e1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e1e:	f043 0302 	orr.w	r3, r3, #2
 8003e22:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f003 fb17 	bl	8007462 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	440b      	add	r3, r1
 8003e42:	335d      	adds	r3, #93	; 0x5d
 8003e44:	2206      	movs	r2, #6
 8003e46:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	015a      	lsls	r2, r3, #5
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	4413      	add	r3, r2
 8003e50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e54:	461a      	mov	r2, r3
 8003e56:	2380      	movs	r3, #128	; 0x80
 8003e58:	6093      	str	r3, [r2, #8]
}
 8003e5a:	e167      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	015a      	lsls	r2, r3, #5
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4413      	add	r3, r2
 8003e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e72:	d135      	bne.n	8003ee0 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	0151      	lsls	r1, r2, #5
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	440a      	add	r2, r1
 8003e8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e8e:	f043 0302 	orr.w	r3, r3, #2
 8003e92:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f003 fadf 	bl	8007462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	015a      	lsls	r2, r3, #5
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	4413      	add	r3, r2
 8003eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	2310      	movs	r3, #16
 8003eb4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	015a      	lsls	r2, r3, #5
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ec8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003eca:	6879      	ldr	r1, [r7, #4]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	440b      	add	r3, r1
 8003ed8:	335d      	adds	r3, #93	; 0x5d
 8003eda:	2208      	movs	r2, #8
 8003edc:	701a      	strb	r2, [r3, #0]
}
 8003ede:	e125      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	015a      	lsls	r2, r3, #5
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	f040 811a 	bne.w	800412c <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	015a      	lsls	r2, r3, #5
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	0151      	lsls	r1, r2, #5
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	440a      	add	r2, r1
 8003f0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f12:	f023 0302 	bic.w	r3, r3, #2
 8003f16:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003f18:	6879      	ldr	r1, [r7, #4]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4413      	add	r3, r2
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	440b      	add	r3, r1
 8003f26:	335d      	adds	r3, #93	; 0x5d
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d137      	bne.n	8003f9e <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4613      	mov	r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	4413      	add	r3, r2
 8003f38:	00db      	lsls	r3, r3, #3
 8003f3a:	440b      	add	r3, r1
 8003f3c:	335c      	adds	r3, #92	; 0x5c
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4613      	mov	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	440b      	add	r3, r1
 8003f50:	333f      	adds	r3, #63	; 0x3f
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d00b      	beq.n	8003f70 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	440b      	add	r3, r1
 8003f66:	333f      	adds	r3, #63	; 0x3f
 8003f68:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f6a:	2b03      	cmp	r3, #3
 8003f6c:	f040 80c5 	bne.w	80040fa <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003f70:	6879      	ldr	r1, [r7, #4]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	4613      	mov	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4413      	add	r3, r2
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	440b      	add	r3, r1
 8003f7e:	3351      	adds	r3, #81	; 0x51
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	f083 0301 	eor.w	r3, r3, #1
 8003f86:	b2d8      	uxtb	r0, r3
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	440b      	add	r3, r1
 8003f96:	3351      	adds	r3, #81	; 0x51
 8003f98:	4602      	mov	r2, r0
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	e0ad      	b.n	80040fa <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4413      	add	r3, r2
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	440b      	add	r3, r1
 8003fac:	335d      	adds	r3, #93	; 0x5d
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d10a      	bne.n	8003fca <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	4413      	add	r3, r2
 8003fbe:	00db      	lsls	r3, r3, #3
 8003fc0:	440b      	add	r3, r1
 8003fc2:	335c      	adds	r3, #92	; 0x5c
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	701a      	strb	r2, [r3, #0]
 8003fc8:	e097      	b.n	80040fa <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	4413      	add	r3, r2
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	440b      	add	r3, r1
 8003fd8:	335d      	adds	r3, #93	; 0x5d
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d10a      	bne.n	8003ff6 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4413      	add	r3, r2
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	440b      	add	r3, r1
 8003fee:	335c      	adds	r3, #92	; 0x5c
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	701a      	strb	r2, [r3, #0]
 8003ff4:	e081      	b.n	80040fa <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	440b      	add	r3, r1
 8004004:	335d      	adds	r3, #93	; 0x5d
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b05      	cmp	r3, #5
 800400a:	d10a      	bne.n	8004022 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	4613      	mov	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4413      	add	r3, r2
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	440b      	add	r3, r1
 800401a:	335c      	adds	r3, #92	; 0x5c
 800401c:	2205      	movs	r2, #5
 800401e:	701a      	strb	r2, [r3, #0]
 8004020:	e06b      	b.n	80040fa <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4613      	mov	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4413      	add	r3, r2
 800402c:	00db      	lsls	r3, r3, #3
 800402e:	440b      	add	r3, r1
 8004030:	335d      	adds	r3, #93	; 0x5d
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b06      	cmp	r3, #6
 8004036:	d00a      	beq.n	800404e <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	440b      	add	r3, r1
 8004046:	335d      	adds	r3, #93	; 0x5d
 8004048:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800404a:	2b08      	cmp	r3, #8
 800404c:	d155      	bne.n	80040fa <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	4613      	mov	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	440b      	add	r3, r1
 800405c:	3358      	adds	r3, #88	; 0x58
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	1c59      	adds	r1, r3, #1
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	4613      	mov	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	4403      	add	r3, r0
 8004070:	3358      	adds	r3, #88	; 0x58
 8004072:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	00db      	lsls	r3, r3, #3
 8004080:	440b      	add	r3, r1
 8004082:	3358      	adds	r3, #88	; 0x58
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2b03      	cmp	r3, #3
 8004088:	d914      	bls.n	80040b4 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800408a:	6879      	ldr	r1, [r7, #4]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4613      	mov	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	440b      	add	r3, r1
 8004098:	3358      	adds	r3, #88	; 0x58
 800409a:	2200      	movs	r2, #0
 800409c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	4613      	mov	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	440b      	add	r3, r1
 80040ac:	335c      	adds	r3, #92	; 0x5c
 80040ae:	2204      	movs	r2, #4
 80040b0:	701a      	strb	r2, [r3, #0]
 80040b2:	e009      	b.n	80040c8 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	4613      	mov	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	440b      	add	r3, r1
 80040c2:	335c      	adds	r3, #92	; 0x5c
 80040c4:	2202      	movs	r2, #2
 80040c6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80040de:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80040e6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	015a      	lsls	r2, r3, #5
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f4:	461a      	mov	r2, r3
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	4413      	add	r3, r2
 8004102:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004106:	461a      	mov	r2, r3
 8004108:	2302      	movs	r3, #2
 800410a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	b2d8      	uxtb	r0, r3
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4613      	mov	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	440b      	add	r3, r1
 800411e:	335c      	adds	r3, #92	; 0x5c
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	461a      	mov	r2, r3
 8004124:	4601      	mov	r1, r0
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f006 f93a 	bl	800a3a0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800412c:	bf00      	nop
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b08a      	sub	sp, #40	; 0x28
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	f003 030f 	and.w	r3, r3, #15
 8004154:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	0c5b      	lsrs	r3, r3, #17
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	091b      	lsrs	r3, r3, #4
 8004164:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004168:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	2b02      	cmp	r3, #2
 800416e:	d003      	beq.n	8004178 <HCD_RXQLVL_IRQHandler+0x44>
 8004170:	2b05      	cmp	r3, #5
 8004172:	f000 8082 	beq.w	800427a <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004176:	e083      	b.n	8004280 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d07f      	beq.n	800427e <HCD_RXQLVL_IRQHandler+0x14a>
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	69ba      	ldr	r2, [r7, #24]
 8004182:	4613      	mov	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4413      	add	r3, r2
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	440b      	add	r3, r1
 800418c:	3344      	adds	r3, #68	; 0x44
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d074      	beq.n	800427e <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6818      	ldr	r0, [r3, #0]
 8004198:	6879      	ldr	r1, [r7, #4]
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4613      	mov	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	440b      	add	r3, r1
 80041a6:	3344      	adds	r3, #68	; 0x44
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	b292      	uxth	r2, r2
 80041ae:	4619      	mov	r1, r3
 80041b0:	f002 fcf7 	bl	8006ba2 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	440b      	add	r3, r1
 80041c2:	3344      	adds	r3, #68	; 0x44
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	18d1      	adds	r1, r2, r3
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	4403      	add	r3, r0
 80041d8:	3344      	adds	r3, #68	; 0x44
 80041da:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	440b      	add	r3, r1
 80041ea:	334c      	adds	r3, #76	; 0x4c
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	18d1      	adds	r1, r2, r3
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	4403      	add	r3, r0
 8004200:	334c      	adds	r3, #76	; 0x4c
 8004202:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	015a      	lsls	r2, r3, #5
 8004208:	6a3b      	ldr	r3, [r7, #32]
 800420a:	4413      	add	r3, r2
 800420c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	4b1d      	ldr	r3, [pc, #116]	; (8004288 <HCD_RXQLVL_IRQHandler+0x154>)
 8004214:	4013      	ands	r3, r2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d031      	beq.n	800427e <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	015a      	lsls	r2, r3, #5
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	4413      	add	r3, r2
 8004222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004230:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004238:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	015a      	lsls	r2, r3, #5
 800423e:	6a3b      	ldr	r3, [r7, #32]
 8004240:	4413      	add	r3, r2
 8004242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004246:	461a      	mov	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800424c:	6879      	ldr	r1, [r7, #4]
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	440b      	add	r3, r1
 800425a:	3350      	adds	r3, #80	; 0x50
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	f083 0301 	eor.w	r3, r3, #1
 8004262:	b2d8      	uxtb	r0, r3
 8004264:	6879      	ldr	r1, [r7, #4]
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	4613      	mov	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	440b      	add	r3, r1
 8004272:	3350      	adds	r3, #80	; 0x50
 8004274:	4602      	mov	r2, r0
 8004276:	701a      	strb	r2, [r3, #0]
      break;
 8004278:	e001      	b.n	800427e <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800427a:	bf00      	nop
 800427c:	e000      	b.n	8004280 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800427e:	bf00      	nop
  }
}
 8004280:	bf00      	nop
 8004282:	3728      	adds	r7, #40	; 0x28
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	1ff80000 	.word	0x1ff80000

0800428c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80042b8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d113      	bne.n	80042ec <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d10a      	bne.n	80042e4 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	699a      	ldr	r2, [r3, #24]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80042dc:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f006 f826 	bl	800a330 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f043 0302 	orr.w	r3, r3, #2
 80042ea:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d147      	bne.n	8004386 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	f043 0308 	orr.w	r3, r3, #8
 80042fc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f003 0304 	and.w	r3, r3, #4
 8004304:	2b04      	cmp	r3, #4
 8004306:	d129      	bne.n	800435c <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b02      	cmp	r3, #2
 800430e:	d113      	bne.n	8004338 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004316:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800431a:	d106      	bne.n	800432a <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2102      	movs	r1, #2
 8004322:	4618      	mov	r0, r3
 8004324:	f002 fd78 	bl	8006e18 <USB_InitFSLSPClkSel>
 8004328:	e011      	b.n	800434e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2101      	movs	r1, #1
 8004330:	4618      	mov	r0, r3
 8004332:	f002 fd71 	bl	8006e18 <USB_InitFSLSPClkSel>
 8004336:	e00a      	b.n	800434e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d106      	bne.n	800434e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004346:	461a      	mov	r2, r3
 8004348:	f64e 2360 	movw	r3, #60000	; 0xea60
 800434c:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f006 f80a 	bl	800a368 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f005 ffeb 	bl	800a330 <HAL_HCD_Connect_Callback>
 800435a:	e014      	b.n	8004386 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f006 f811 	bl	800a384 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004370:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004374:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699a      	ldr	r2, [r3, #24]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004384:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f003 0320 	and.w	r3, r3, #32
 800438c:	2b20      	cmp	r3, #32
 800438e:	d103      	bne.n	8004398 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f043 0320 	orr.w	r3, r3, #32
 8004396:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800439e:	461a      	mov	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	6013      	str	r3, [r2, #0]
}
 80043a4:	bf00      	nop
 80043a6:	3718      	adds	r7, #24
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e10f      	b.n	80045de <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d106      	bne.n	80043d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f005 fada 	bl	800998c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2224      	movs	r2, #36	; 0x24
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0201 	bic.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043f0:	f002 f92e 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 80043f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	4a7b      	ldr	r2, [pc, #492]	; (80045e8 <HAL_I2C_Init+0x23c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d807      	bhi.n	8004410 <HAL_I2C_Init+0x64>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4a7a      	ldr	r2, [pc, #488]	; (80045ec <HAL_I2C_Init+0x240>)
 8004404:	4293      	cmp	r3, r2
 8004406:	bf94      	ite	ls
 8004408:	2301      	movls	r3, #1
 800440a:	2300      	movhi	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	e006      	b.n	800441e <HAL_I2C_Init+0x72>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	4a77      	ldr	r2, [pc, #476]	; (80045f0 <HAL_I2C_Init+0x244>)
 8004414:	4293      	cmp	r3, r2
 8004416:	bf94      	ite	ls
 8004418:	2301      	movls	r3, #1
 800441a:	2300      	movhi	r3, #0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e0db      	b.n	80045de <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4a72      	ldr	r2, [pc, #456]	; (80045f4 <HAL_I2C_Init+0x248>)
 800442a:	fba2 2303 	umull	r2, r3, r2, r3
 800442e:	0c9b      	lsrs	r3, r3, #18
 8004430:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	430a      	orrs	r2, r1
 8004444:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	4a64      	ldr	r2, [pc, #400]	; (80045e8 <HAL_I2C_Init+0x23c>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d802      	bhi.n	8004460 <HAL_I2C_Init+0xb4>
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	3301      	adds	r3, #1
 800445e:	e009      	b.n	8004474 <HAL_I2C_Init+0xc8>
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004466:	fb02 f303 	mul.w	r3, r2, r3
 800446a:	4a63      	ldr	r2, [pc, #396]	; (80045f8 <HAL_I2C_Init+0x24c>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	099b      	lsrs	r3, r3, #6
 8004472:	3301      	adds	r3, #1
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6812      	ldr	r2, [r2, #0]
 8004478:	430b      	orrs	r3, r1
 800447a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004486:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	4956      	ldr	r1, [pc, #344]	; (80045e8 <HAL_I2C_Init+0x23c>)
 8004490:	428b      	cmp	r3, r1
 8004492:	d80d      	bhi.n	80044b0 <HAL_I2C_Init+0x104>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	1e59      	subs	r1, r3, #1
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	fbb1 f3f3 	udiv	r3, r1, r3
 80044a2:	3301      	adds	r3, #1
 80044a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	bf38      	it	cc
 80044ac:	2304      	movcc	r3, #4
 80044ae:	e04f      	b.n	8004550 <HAL_I2C_Init+0x1a4>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d111      	bne.n	80044dc <HAL_I2C_Init+0x130>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	1e58      	subs	r0, r3, #1
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6859      	ldr	r1, [r3, #4]
 80044c0:	460b      	mov	r3, r1
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	440b      	add	r3, r1
 80044c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044ca:	3301      	adds	r3, #1
 80044cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	bf0c      	ite	eq
 80044d4:	2301      	moveq	r3, #1
 80044d6:	2300      	movne	r3, #0
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	e012      	b.n	8004502 <HAL_I2C_Init+0x156>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	1e58      	subs	r0, r3, #1
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6859      	ldr	r1, [r3, #4]
 80044e4:	460b      	mov	r3, r1
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	0099      	lsls	r1, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80044f2:	3301      	adds	r3, #1
 80044f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	bf0c      	ite	eq
 80044fc:	2301      	moveq	r3, #1
 80044fe:	2300      	movne	r3, #0
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <HAL_I2C_Init+0x15e>
 8004506:	2301      	movs	r3, #1
 8004508:	e022      	b.n	8004550 <HAL_I2C_Init+0x1a4>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10e      	bne.n	8004530 <HAL_I2C_Init+0x184>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	1e58      	subs	r0, r3, #1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6859      	ldr	r1, [r3, #4]
 800451a:	460b      	mov	r3, r1
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	440b      	add	r3, r1
 8004520:	fbb0 f3f3 	udiv	r3, r0, r3
 8004524:	3301      	adds	r3, #1
 8004526:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800452a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800452e:	e00f      	b.n	8004550 <HAL_I2C_Init+0x1a4>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	1e58      	subs	r0, r3, #1
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6859      	ldr	r1, [r3, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	440b      	add	r3, r1
 800453e:	0099      	lsls	r1, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	fbb0 f3f3 	udiv	r3, r0, r3
 8004546:	3301      	adds	r3, #1
 8004548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800454c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	6809      	ldr	r1, [r1, #0]
 8004554:	4313      	orrs	r3, r2
 8004556:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	69da      	ldr	r2, [r3, #28]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800457e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	6911      	ldr	r1, [r2, #16]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	68d2      	ldr	r2, [r2, #12]
 800458a:	4311      	orrs	r1, r2
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6812      	ldr	r2, [r2, #0]
 8004590:	430b      	orrs	r3, r1
 8004592:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	695a      	ldr	r2, [r3, #20]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0201 	orr.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	000186a0 	.word	0x000186a0
 80045ec:	001e847f 	.word	0x001e847f
 80045f0:	003d08ff 	.word	0x003d08ff
 80045f4:	431bde83 	.word	0x431bde83
 80045f8:	10624dd3 	.word	0x10624dd3

080045fc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e021      	b.n	8004652 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2224      	movs	r2, #36	; 0x24
 8004612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0201 	bic.w	r2, r2, #1
 8004624:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f005 f9f8 	bl	8009a1c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af02      	add	r7, sp, #8
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	4608      	mov	r0, r1
 8004666:	4611      	mov	r1, r2
 8004668:	461a      	mov	r2, r3
 800466a:	4603      	mov	r3, r0
 800466c:	817b      	strh	r3, [r7, #10]
 800466e:	460b      	mov	r3, r1
 8004670:	813b      	strh	r3, [r7, #8]
 8004672:	4613      	mov	r3, r2
 8004674:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004676:	f7fd fa55 	bl	8001b24 <HAL_GetTick>
 800467a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b20      	cmp	r3, #32
 8004686:	f040 80d9 	bne.w	800483c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	2319      	movs	r3, #25
 8004690:	2201      	movs	r2, #1
 8004692:	496d      	ldr	r1, [pc, #436]	; (8004848 <HAL_I2C_Mem_Write+0x1ec>)
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 fc69 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046a0:	2302      	movs	r3, #2
 80046a2:	e0cc      	b.n	800483e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_I2C_Mem_Write+0x56>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e0c5      	b.n	800483e <HAL_I2C_Mem_Write+0x1e2>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d007      	beq.n	80046d8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2221      	movs	r2, #33	; 0x21
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2240      	movs	r2, #64	; 0x40
 80046f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6a3a      	ldr	r2, [r7, #32]
 8004702:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004708:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	4a4d      	ldr	r2, [pc, #308]	; (800484c <HAL_I2C_Mem_Write+0x1f0>)
 8004718:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800471a:	88f8      	ldrh	r0, [r7, #6]
 800471c:	893a      	ldrh	r2, [r7, #8]
 800471e:	8979      	ldrh	r1, [r7, #10]
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	9301      	str	r3, [sp, #4]
 8004724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004726:	9300      	str	r3, [sp, #0]
 8004728:	4603      	mov	r3, r0
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 fac4 	bl	8004cb8 <I2C_RequestMemoryWrite>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d052      	beq.n	80047dc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e081      	b.n	800483e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 fcea 	bl	8005118 <I2C_WaitOnTXEFlagUntilTimeout>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00d      	beq.n	8004766 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	2b04      	cmp	r3, #4
 8004750:	d107      	bne.n	8004762 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004760:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e06b      	b.n	800483e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476a:	781a      	ldrb	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d11b      	bne.n	80047dc <HAL_I2C_Mem_Write+0x180>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d017      	beq.n	80047dc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	781a      	ldrb	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1aa      	bne.n	800473a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 fcd6 	bl	800519a <I2C_WaitOnBTFFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00d      	beq.n	8004810 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f8:	2b04      	cmp	r3, #4
 80047fa:	d107      	bne.n	800480c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800480a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e016      	b.n	800483e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800481e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	e000      	b.n	800483e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800483c:	2302      	movs	r3, #2
  }
}
 800483e:	4618      	mov	r0, r3
 8004840:	3718      	adds	r7, #24
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	00100002 	.word	0x00100002
 800484c:	ffff0000 	.word	0xffff0000

08004850 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b08c      	sub	sp, #48	; 0x30
 8004854:	af02      	add	r7, sp, #8
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	4608      	mov	r0, r1
 800485a:	4611      	mov	r1, r2
 800485c:	461a      	mov	r2, r3
 800485e:	4603      	mov	r3, r0
 8004860:	817b      	strh	r3, [r7, #10]
 8004862:	460b      	mov	r3, r1
 8004864:	813b      	strh	r3, [r7, #8]
 8004866:	4613      	mov	r3, r2
 8004868:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800486a:	f7fd f95b 	bl	8001b24 <HAL_GetTick>
 800486e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b20      	cmp	r3, #32
 800487a:	f040 8208 	bne.w	8004c8e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800487e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	2319      	movs	r3, #25
 8004884:	2201      	movs	r2, #1
 8004886:	497b      	ldr	r1, [pc, #492]	; (8004a74 <HAL_I2C_Mem_Read+0x224>)
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	f000 fb6f 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d001      	beq.n	8004898 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004894:	2302      	movs	r3, #2
 8004896:	e1fb      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_I2C_Mem_Read+0x56>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e1f4      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d007      	beq.n	80048cc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f042 0201 	orr.w	r2, r2, #1
 80048ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2222      	movs	r2, #34	; 0x22
 80048e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2240      	movs	r2, #64	; 0x40
 80048e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80048fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4a5b      	ldr	r2, [pc, #364]	; (8004a78 <HAL_I2C_Mem_Read+0x228>)
 800490c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800490e:	88f8      	ldrh	r0, [r7, #6]
 8004910:	893a      	ldrh	r2, [r7, #8]
 8004912:	8979      	ldrh	r1, [r7, #10]
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	9301      	str	r3, [sp, #4]
 8004918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	4603      	mov	r3, r0
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 fa54 	bl	8004dcc <I2C_RequestMemoryRead>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e1b0      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004932:	2b00      	cmp	r3, #0
 8004934:	d113      	bne.n	800495e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004936:	2300      	movs	r3, #0
 8004938:	623b      	str	r3, [r7, #32]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	623b      	str	r3, [r7, #32]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	623b      	str	r3, [r7, #32]
 800494a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	e184      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004962:	2b01      	cmp	r3, #1
 8004964:	d11b      	bne.n	800499e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004974:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004976:	2300      	movs	r3, #0
 8004978:	61fb      	str	r3, [r7, #28]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	61fb      	str	r3, [r7, #28]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	61fb      	str	r3, [r7, #28]
 800498a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	e164      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d11b      	bne.n	80049de <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049b4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049c6:	2300      	movs	r3, #0
 80049c8:	61bb      	str	r3, [r7, #24]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	61bb      	str	r3, [r7, #24]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	61bb      	str	r3, [r7, #24]
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	e144      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	695b      	ldr	r3, [r3, #20]
 80049e8:	617b      	str	r3, [r7, #20]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80049f4:	e138      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fa:	2b03      	cmp	r3, #3
 80049fc:	f200 80f1 	bhi.w	8004be2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d123      	bne.n	8004a50 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 fc05 	bl	800521c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e139      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	691a      	ldr	r2, [r3, #16]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2e:	1c5a      	adds	r2, r3, #1
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	3b01      	subs	r3, #1
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a4e:	e10b      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d14e      	bne.n	8004af6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a5e:	2200      	movs	r2, #0
 8004a60:	4906      	ldr	r1, [pc, #24]	; (8004a7c <HAL_I2C_Mem_Read+0x22c>)
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f000 fa82 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d008      	beq.n	8004a80 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e10e      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
 8004a72:	bf00      	nop
 8004a74:	00100002 	.word	0x00100002
 8004a78:	ffff0000 	.word	0xffff0000
 8004a7c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	691a      	ldr	r2, [r3, #16]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aac:	3b01      	subs	r3, #1
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	691a      	ldr	r2, [r3, #16]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	3b01      	subs	r3, #1
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004af4:	e0b8      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afc:	2200      	movs	r2, #0
 8004afe:	4966      	ldr	r1, [pc, #408]	; (8004c98 <HAL_I2C_Mem_Read+0x448>)
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 fa33 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0bf      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b58:	2200      	movs	r2, #0
 8004b5a:	494f      	ldr	r1, [pc, #316]	; (8004c98 <HAL_I2C_Mem_Read+0x448>)
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 fa05 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e091      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691a      	ldr	r2, [r3, #16]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	1c5a      	adds	r2, r3, #1
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	b2d2      	uxtb	r2, r2
 8004bba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004be0:	e042      	b.n	8004c68 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 fb18 	bl	800521c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e04c      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	691a      	ldr	r2, [r3, #16]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c00:	b2d2      	uxtb	r2, r2
 8004c02:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	1c5a      	adds	r2, r3, #1
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	f003 0304 	and.w	r3, r3, #4
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d118      	bne.n	8004c68 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	691a      	ldr	r2, [r3, #16]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	b2d2      	uxtb	r2, r2
 8004c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	1c5a      	adds	r2, r3, #1
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f47f aec2 	bne.w	80049f6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2220      	movs	r2, #32
 8004c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	e000      	b.n	8004c90 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004c8e:	2302      	movs	r3, #2
  }
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3728      	adds	r7, #40	; 0x28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	00010004 	.word	0x00010004

08004c9c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004caa:	b2db      	uxtb	r3, r3
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b088      	sub	sp, #32
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	4611      	mov	r1, r2
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	817b      	strh	r3, [r7, #10]
 8004cca:	460b      	mov	r3, r1
 8004ccc:	813b      	strh	r3, [r7, #8]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ce0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 f93c 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e05f      	b.n	8004dbe <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cfe:	897b      	ldrh	r3, [r7, #10]
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	461a      	mov	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d10:	6a3a      	ldr	r2, [r7, #32]
 8004d12:	492d      	ldr	r1, [pc, #180]	; (8004dc8 <I2C_RequestMemoryWrite+0x110>)
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f980 	bl	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e04c      	b.n	8004dbe <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d24:	2300      	movs	r3, #0
 8004d26:	617b      	str	r3, [r7, #20]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	617b      	str	r3, [r7, #20]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d3c:	6a39      	ldr	r1, [r7, #32]
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 f9ea 	bl	8005118 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00d      	beq.n	8004d66 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d107      	bne.n	8004d62 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e02b      	b.n	8004dbe <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d66:	88fb      	ldrh	r3, [r7, #6]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d105      	bne.n	8004d78 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d6c:	893b      	ldrh	r3, [r7, #8]
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	611a      	str	r2, [r3, #16]
 8004d76:	e021      	b.n	8004dbc <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d78:	893b      	ldrh	r3, [r7, #8]
 8004d7a:	0a1b      	lsrs	r3, r3, #8
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d88:	6a39      	ldr	r1, [r7, #32]
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f000 f9c4 	bl	8005118 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00d      	beq.n	8004db2 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d107      	bne.n	8004dae <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e005      	b.n	8004dbe <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004db2:	893b      	ldrh	r3, [r7, #8]
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3718      	adds	r7, #24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	00010002 	.word	0x00010002

08004dcc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b088      	sub	sp, #32
 8004dd0:	af02      	add	r7, sp, #8
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	4608      	mov	r0, r1
 8004dd6:	4611      	mov	r1, r2
 8004dd8:	461a      	mov	r2, r3
 8004dda:	4603      	mov	r3, r0
 8004ddc:	817b      	strh	r3, [r7, #10]
 8004dde:	460b      	mov	r3, r1
 8004de0:	813b      	strh	r3, [r7, #8]
 8004de2:	4613      	mov	r3, r2
 8004de4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004df4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 f8aa 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e09e      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e22:	897b      	ldrh	r3, [r7, #10]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	461a      	mov	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e34:	6a3a      	ldr	r2, [r7, #32]
 8004e36:	494c      	ldr	r1, [pc, #304]	; (8004f68 <I2C_RequestMemoryRead+0x19c>)
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 f8ee 	bl	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e08b      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e48:	2300      	movs	r3, #0
 8004e4a:	617b      	str	r3, [r7, #20]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e60:	6a39      	ldr	r1, [r7, #32]
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 f958 	bl	8005118 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00d      	beq.n	8004e8a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	d107      	bne.n	8004e86 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e06a      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e8a:	88fb      	ldrh	r3, [r7, #6]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d105      	bne.n	8004e9c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e90:	893b      	ldrh	r3, [r7, #8]
 8004e92:	b2da      	uxtb	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	611a      	str	r2, [r3, #16]
 8004e9a:	e021      	b.n	8004ee0 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e9c:	893b      	ldrh	r3, [r7, #8]
 8004e9e:	0a1b      	lsrs	r3, r3, #8
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	b2da      	uxtb	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eac:	6a39      	ldr	r1, [r7, #32]
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f000 f932 	bl	8005118 <I2C_WaitOnTXEFlagUntilTimeout>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00d      	beq.n	8004ed6 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	d107      	bne.n	8004ed2 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ed0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e044      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ed6:	893b      	ldrh	r3, [r7, #8]
 8004ed8:	b2da      	uxtb	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ee0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee2:	6a39      	ldr	r1, [r7, #32]
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 f917 	bl	8005118 <I2C_WaitOnTXEFlagUntilTimeout>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00d      	beq.n	8004f0c <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d107      	bne.n	8004f08 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e029      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f81f 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e013      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f38:	897b      	ldrh	r3, [r7, #10]
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	f043 0301 	orr.w	r3, r3, #1
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4a:	6a3a      	ldr	r2, [r7, #32]
 8004f4c:	4906      	ldr	r1, [pc, #24]	; (8004f68 <I2C_RequestMemoryRead+0x19c>)
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f863 	bl	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	00010002 	.word	0x00010002

08004f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f7c:	e025      	b.n	8004fca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f84:	d021      	beq.n	8004fca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f86:	f7fc fdcd 	bl	8001b24 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d302      	bcc.n	8004f9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d116      	bne.n	8004fca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2220      	movs	r2, #32
 8004fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb6:	f043 0220 	orr.w	r2, r3, #32
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e023      	b.n	8005012 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	0c1b      	lsrs	r3, r3, #16
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d10d      	bne.n	8004ff0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	43da      	mvns	r2, r3
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	bf0c      	ite	eq
 8004fe6:	2301      	moveq	r3, #1
 8004fe8:	2300      	movne	r3, #0
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	461a      	mov	r2, r3
 8004fee:	e00c      	b.n	800500a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	43da      	mvns	r2, r3
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	bf0c      	ite	eq
 8005002:	2301      	moveq	r3, #1
 8005004:	2300      	movne	r3, #0
 8005006:	b2db      	uxtb	r3, r3
 8005008:	461a      	mov	r2, r3
 800500a:	79fb      	ldrb	r3, [r7, #7]
 800500c:	429a      	cmp	r2, r3
 800500e:	d0b6      	beq.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800501a:	b580      	push	{r7, lr}
 800501c:	b084      	sub	sp, #16
 800501e:	af00      	add	r7, sp, #0
 8005020:	60f8      	str	r0, [r7, #12]
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	607a      	str	r2, [r7, #4]
 8005026:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005028:	e051      	b.n	80050ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	695b      	ldr	r3, [r3, #20]
 8005030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005038:	d123      	bne.n	8005082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005048:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005052:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2220      	movs	r2, #32
 800505e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506e:	f043 0204 	orr.w	r2, r3, #4
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e046      	b.n	8005110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005088:	d021      	beq.n	80050ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508a:	f7fc fd4b 	bl	8001b24 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	429a      	cmp	r2, r3
 8005098:	d302      	bcc.n	80050a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d116      	bne.n	80050ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	f043 0220 	orr.w	r2, r3, #32
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e020      	b.n	8005110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	0c1b      	lsrs	r3, r3, #16
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d10c      	bne.n	80050f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	43da      	mvns	r2, r3
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	4013      	ands	r3, r2
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	bf14      	ite	ne
 80050ea:	2301      	movne	r3, #1
 80050ec:	2300      	moveq	r3, #0
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	e00b      	b.n	800510a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	43da      	mvns	r2, r3
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4013      	ands	r3, r2
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf14      	ite	ne
 8005104:	2301      	movne	r3, #1
 8005106:	2300      	moveq	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b00      	cmp	r3, #0
 800510c:	d18d      	bne.n	800502a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800510e:	2300      	movs	r3, #0
}
 8005110:	4618      	mov	r0, r3
 8005112:	3710      	adds	r7, #16
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005124:	e02d      	b.n	8005182 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f000 f8ce 	bl	80052c8 <I2C_IsAcknowledgeFailed>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e02d      	b.n	8005192 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800513c:	d021      	beq.n	8005182 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800513e:	f7fc fcf1 	bl	8001b24 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	429a      	cmp	r2, r3
 800514c:	d302      	bcc.n	8005154 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d116      	bne.n	8005182 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2220      	movs	r2, #32
 800515e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516e:	f043 0220 	orr.w	r2, r3, #32
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e007      	b.n	8005192 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800518c:	2b80      	cmp	r3, #128	; 0x80
 800518e:	d1ca      	bne.n	8005126 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b084      	sub	sp, #16
 800519e:	af00      	add	r7, sp, #0
 80051a0:	60f8      	str	r0, [r7, #12]
 80051a2:	60b9      	str	r1, [r7, #8]
 80051a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051a6:	e02d      	b.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f000 f88d 	bl	80052c8 <I2C_IsAcknowledgeFailed>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e02d      	b.n	8005214 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051be:	d021      	beq.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c0:	f7fc fcb0 	bl	8001b24 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d302      	bcc.n	80051d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d116      	bne.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f0:	f043 0220 	orr.w	r2, r3, #32
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e007      	b.n	8005214 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f003 0304 	and.w	r3, r3, #4
 800520e:	2b04      	cmp	r3, #4
 8005210:	d1ca      	bne.n	80051a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005228:	e042      	b.n	80052b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0310 	and.w	r3, r3, #16
 8005234:	2b10      	cmp	r3, #16
 8005236:	d119      	bne.n	800526c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0210 	mvn.w	r2, #16
 8005240:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e029      	b.n	80052c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800526c:	f7fc fc5a 	bl	8001b24 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	429a      	cmp	r2, r3
 800527a:	d302      	bcc.n	8005282 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d116      	bne.n	80052b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529c:	f043 0220 	orr.w	r2, r3, #32
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e007      	b.n	80052c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ba:	2b40      	cmp	r3, #64	; 0x40
 80052bc:	d1b5      	bne.n	800522a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052de:	d11b      	bne.n	8005318 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2220      	movs	r2, #32
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	f043 0204 	orr.w	r2, r3, #4
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
	...

08005328 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e128      	b.n	800558c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d109      	bne.n	800535a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a90      	ldr	r2, [pc, #576]	; (8005594 <HAL_I2S_Init+0x26c>)
 8005352:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f004 fb7f 	bl	8009a58 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2202      	movs	r2, #2
 800535e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005370:	f023 030f 	bic.w	r3, r3, #15
 8005374:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2202      	movs	r2, #2
 800537c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	2b02      	cmp	r3, #2
 8005384:	d060      	beq.n	8005448 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d102      	bne.n	8005394 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800538e:	2310      	movs	r3, #16
 8005390:	617b      	str	r3, [r7, #20]
 8005392:	e001      	b.n	8005398 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005394:	2320      	movs	r3, #32
 8005396:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	2b20      	cmp	r3, #32
 800539e:	d802      	bhi.n	80053a6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80053a6:	2001      	movs	r0, #1
 80053a8:	f001 fa74 	bl	8006894 <HAL_RCCEx_GetPeriphCLKFreq>
 80053ac:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b6:	d125      	bne.n	8005404 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d010      	beq.n	80053e2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80053ca:	4613      	mov	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	4413      	add	r3, r2
 80053d0:	005b      	lsls	r3, r3, #1
 80053d2:	461a      	mov	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053dc:	3305      	adds	r3, #5
 80053de:	613b      	str	r3, [r7, #16]
 80053e0:	e01f      	b.n	8005422 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053ec:	4613      	mov	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	005b      	lsls	r3, r3, #1
 80053f4:	461a      	mov	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fe:	3305      	adds	r3, #5
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	e00e      	b.n	8005422 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	fbb2 f2f3 	udiv	r2, r2, r3
 800540c:	4613      	mov	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4413      	add	r3, r2
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	461a      	mov	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	fbb2 f3f3 	udiv	r3, r2, r3
 800541e:	3305      	adds	r3, #5
 8005420:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	4a5c      	ldr	r2, [pc, #368]	; (8005598 <HAL_I2S_Init+0x270>)
 8005426:	fba2 2303 	umull	r2, r3, r2, r3
 800542a:	08db      	lsrs	r3, r3, #3
 800542c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	085b      	lsrs	r3, r3, #1
 800543e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	021b      	lsls	r3, r3, #8
 8005444:	61bb      	str	r3, [r7, #24]
 8005446:	e003      	b.n	8005450 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005448:	2302      	movs	r3, #2
 800544a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d902      	bls.n	800545c <HAL_I2S_Init+0x134>
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	2bff      	cmp	r3, #255	; 0xff
 800545a:	d907      	bls.n	800546c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005460:	f043 0210 	orr.w	r2, r3, #16
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e08f      	b.n	800558c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	691a      	ldr	r2, [r3, #16]
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	ea42 0103 	orr.w	r1, r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	430a      	orrs	r2, r1
 800547e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800548a:	f023 030f 	bic.w	r3, r3, #15
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6851      	ldr	r1, [r2, #4]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6892      	ldr	r2, [r2, #8]
 8005496:	4311      	orrs	r1, r2
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	68d2      	ldr	r2, [r2, #12]
 800549c:	4311      	orrs	r1, r2
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6992      	ldr	r2, [r2, #24]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	431a      	orrs	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054ae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a1b      	ldr	r3, [r3, #32]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d161      	bne.n	800557c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a38      	ldr	r2, [pc, #224]	; (800559c <HAL_I2S_Init+0x274>)
 80054bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a37      	ldr	r2, [pc, #220]	; (80055a0 <HAL_I2S_Init+0x278>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d101      	bne.n	80054cc <HAL_I2S_Init+0x1a4>
 80054c8:	4b36      	ldr	r3, [pc, #216]	; (80055a4 <HAL_I2S_Init+0x27c>)
 80054ca:	e001      	b.n	80054d0 <HAL_I2S_Init+0x1a8>
 80054cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	6812      	ldr	r2, [r2, #0]
 80054d6:	4932      	ldr	r1, [pc, #200]	; (80055a0 <HAL_I2S_Init+0x278>)
 80054d8:	428a      	cmp	r2, r1
 80054da:	d101      	bne.n	80054e0 <HAL_I2S_Init+0x1b8>
 80054dc:	4a31      	ldr	r2, [pc, #196]	; (80055a4 <HAL_I2S_Init+0x27c>)
 80054de:	e001      	b.n	80054e4 <HAL_I2S_Init+0x1bc>
 80054e0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80054e4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80054e8:	f023 030f 	bic.w	r3, r3, #15
 80054ec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a2b      	ldr	r2, [pc, #172]	; (80055a0 <HAL_I2S_Init+0x278>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d101      	bne.n	80054fc <HAL_I2S_Init+0x1d4>
 80054f8:	4b2a      	ldr	r3, [pc, #168]	; (80055a4 <HAL_I2S_Init+0x27c>)
 80054fa:	e001      	b.n	8005500 <HAL_I2S_Init+0x1d8>
 80054fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005500:	2202      	movs	r2, #2
 8005502:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a25      	ldr	r2, [pc, #148]	; (80055a0 <HAL_I2S_Init+0x278>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d101      	bne.n	8005512 <HAL_I2S_Init+0x1ea>
 800550e:	4b25      	ldr	r3, [pc, #148]	; (80055a4 <HAL_I2S_Init+0x27c>)
 8005510:	e001      	b.n	8005516 <HAL_I2S_Init+0x1ee>
 8005512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005522:	d003      	beq.n	800552c <HAL_I2S_Init+0x204>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d103      	bne.n	8005534 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800552c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005530:	613b      	str	r3, [r7, #16]
 8005532:	e001      	b.n	8005538 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005534:	2300      	movs	r3, #0
 8005536:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	b299      	uxth	r1, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800554e:	4303      	orrs	r3, r0
 8005550:	b29b      	uxth	r3, r3
 8005552:	430b      	orrs	r3, r1
 8005554:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005556:	4313      	orrs	r3, r2
 8005558:	b29a      	uxth	r2, r3
 800555a:	897b      	ldrh	r3, [r7, #10]
 800555c:	4313      	orrs	r3, r2
 800555e:	b29b      	uxth	r3, r3
 8005560:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005564:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a0d      	ldr	r2, [pc, #52]	; (80055a0 <HAL_I2S_Init+0x278>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d101      	bne.n	8005574 <HAL_I2S_Init+0x24c>
 8005570:	4b0c      	ldr	r3, [pc, #48]	; (80055a4 <HAL_I2S_Init+0x27c>)
 8005572:	e001      	b.n	8005578 <HAL_I2S_Init+0x250>
 8005574:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005578:	897a      	ldrh	r2, [r7, #10]
 800557a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3720      	adds	r7, #32
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	08005879 	.word	0x08005879
 8005598:	cccccccd 	.word	0xcccccccd
 800559c:	0800598d 	.word	0x0800598d
 80055a0:	40003800 	.word	0x40003800
 80055a4:	40003400 	.word	0x40003400

080055a8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	4613      	mov	r3, r2
 80055b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d002      	beq.n	80055c2 <HAL_I2S_Transmit_DMA+0x1a>
 80055bc:	88fb      	ldrh	r3, [r7, #6]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e08e      	b.n	80056e4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d101      	bne.n	80055d6 <HAL_I2S_Transmit_DMA+0x2e>
 80055d2:	2302      	movs	r3, #2
 80055d4:	e086      	b.n	80056e4 <HAL_I2S_Transmit_DMA+0x13c>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d005      	beq.n	80055f6 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80055f2:	2302      	movs	r3, #2
 80055f4:	e076      	b.n	80056e4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2203      	movs	r2, #3
 80055fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	f003 0307 	and.w	r3, r3, #7
 8005614:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b03      	cmp	r3, #3
 800561a:	d002      	beq.n	8005622 <HAL_I2S_Transmit_DMA+0x7a>
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2b05      	cmp	r3, #5
 8005620:	d10a      	bne.n	8005638 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005622:	88fb      	ldrh	r3, [r7, #6]
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800562c:	88fb      	ldrh	r3, [r7, #6]
 800562e:	005b      	lsls	r3, r3, #1
 8005630:	b29a      	uxth	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005636:	e005      	b.n	8005644 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	88fa      	ldrh	r2, [r7, #6]
 8005642:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005648:	4a28      	ldr	r2, [pc, #160]	; (80056ec <HAL_I2S_Transmit_DMA+0x144>)
 800564a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005650:	4a27      	ldr	r2, [pc, #156]	; (80056f0 <HAL_I2S_Transmit_DMA+0x148>)
 8005652:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	4a26      	ldr	r2, [pc, #152]	; (80056f4 <HAL_I2S_Transmit_DMA+0x14c>)
 800565a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize))
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005664:	4619      	mov	r1, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	330c      	adds	r3, #12
 800566c:	461a      	mov	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005672:	b29b      	uxth	r3, r3
 8005674:	f7fc fca2 	bl	8001fbc <HAL_DMA_Start_IT>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00f      	beq.n	800569e <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005682:	f043 0208 	orr.w	r2, r3, #8
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e022      	b.n	80056e4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d107      	bne.n	80056bc <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	69da      	ldr	r2, [r3, #28]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056ba:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d107      	bne.n	80056da <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f042 0202 	orr.w	r2, r2, #2
 80056d8:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	08005757 	.word	0x08005757
 80056f0:	08005715 	.word	0x08005715
 80056f4:	08005773 	.word	0x08005773

080056f8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005706:	b2db      	uxtb	r3, r3
}
 8005708:	4618      	mov	r0, r3
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005720:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10e      	bne.n	8005748 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 0202 	bic.w	r2, r2, #2
 8005738:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f7fb ffdd 	bl	8001708 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800574e:	bf00      	nop
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b084      	sub	sp, #16
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005762:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f7fb ffe1 	bl	800172c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 0203 	bic.w	r2, r2, #3
 800578e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a8:	f043 0208 	orr.w	r2, r3, #8
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f7fc f937 	bl	8001a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80057b6:	bf00      	nop
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80057be:	b580      	push	{r7, lr}
 80057c0:	b082      	sub	sp, #8
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ca:	881a      	ldrh	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d6:	1c9a      	adds	r2, r3, #2
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10e      	bne.n	8005812 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005802:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7fb ff7b 	bl	8001708 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005812:	bf00      	nop
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b082      	sub	sp, #8
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582c:	b292      	uxth	r2, r2
 800582e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	1c9a      	adds	r2, r3, #2
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800583e:	b29b      	uxth	r3, r3
 8005840:	3b01      	subs	r3, #1
 8005842:	b29a      	uxth	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800584c:	b29b      	uxth	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10e      	bne.n	8005870 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005860:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7fc f8c2 	bl	80019f4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005870:	bf00      	nop
 8005872:	3708      	adds	r7, #8
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800588e:	b2db      	uxtb	r3, r3
 8005890:	2b04      	cmp	r3, #4
 8005892:	d13a      	bne.n	800590a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b01      	cmp	r3, #1
 800589c:	d109      	bne.n	80058b2 <I2S_IRQHandler+0x3a>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a8:	2b40      	cmp	r3, #64	; 0x40
 80058aa:	d102      	bne.n	80058b2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff ffb4 	bl	800581a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b8:	2b40      	cmp	r3, #64	; 0x40
 80058ba:	d126      	bne.n	800590a <I2S_IRQHandler+0x92>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f003 0320 	and.w	r3, r3, #32
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	d11f      	bne.n	800590a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685a      	ldr	r2, [r3, #4]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80058d8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80058da:	2300      	movs	r3, #0
 80058dc:	613b      	str	r3, [r7, #16]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	613b      	str	r3, [r7, #16]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	613b      	str	r3, [r7, #16]
 80058ee:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058fc:	f043 0202 	orr.w	r2, r3, #2
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7fc f88d 	bl	8001a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b03      	cmp	r3, #3
 8005914:	d136      	bne.n	8005984 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	2b02      	cmp	r3, #2
 800591e:	d109      	bne.n	8005934 <I2S_IRQHandler+0xbc>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b80      	cmp	r3, #128	; 0x80
 800592c:	d102      	bne.n	8005934 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7ff ff45 	bl	80057be <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b08      	cmp	r3, #8
 800593c:	d122      	bne.n	8005984 <I2S_IRQHandler+0x10c>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f003 0320 	and.w	r3, r3, #32
 8005948:	2b20      	cmp	r3, #32
 800594a:	d11b      	bne.n	8005984 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800595a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800595c:	2300      	movs	r3, #0
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005976:	f043 0204 	orr.w	r2, r3, #4
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7fc f850 	bl	8001a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005984:	bf00      	nop
 8005986:	3718      	adds	r7, #24
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b088      	sub	sp, #32
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4aa2      	ldr	r2, [pc, #648]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d101      	bne.n	80059aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80059a6:	4ba2      	ldr	r3, [pc, #648]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80059a8:	e001      	b.n	80059ae <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80059aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a9b      	ldr	r2, [pc, #620]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d101      	bne.n	80059c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80059c4:	4b9a      	ldr	r3, [pc, #616]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80059c6:	e001      	b.n	80059cc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80059c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059d8:	d004      	beq.n	80059e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f040 8099 	bne.w	8005b16 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d107      	bne.n	80059fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d002      	beq.n	80059fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 f925 	bl	8005c48 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d107      	bne.n	8005a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d002      	beq.n	8005a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f9c8 	bl	8005da8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a1e:	2b40      	cmp	r3, #64	; 0x40
 8005a20:	d13a      	bne.n	8005a98 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d035      	beq.n	8005a98 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a7e      	ldr	r2, [pc, #504]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d101      	bne.n	8005a3a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005a36:	4b7e      	ldr	r3, [pc, #504]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005a38:	e001      	b.n	8005a3e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005a3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4979      	ldr	r1, [pc, #484]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005a46:	428b      	cmp	r3, r1
 8005a48:	d101      	bne.n	8005a4e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005a4a:	4b79      	ldr	r3, [pc, #484]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005a4c:	e001      	b.n	8005a52 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005a4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005a56:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005a66:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005a68:	2300      	movs	r3, #0
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	60fb      	str	r3, [r7, #12]
 8005a7c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8a:	f043 0202 	orr.w	r2, r3, #2
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7fb ffc6 	bl	8001a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	f003 0308 	and.w	r3, r3, #8
 8005a9e:	2b08      	cmp	r3, #8
 8005aa0:	f040 80be 	bne.w	8005c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 80b8 	beq.w	8005c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005abe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a59      	ldr	r2, [pc, #356]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d101      	bne.n	8005ace <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005aca:	4b59      	ldr	r3, [pc, #356]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005acc:	e001      	b.n	8005ad2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005ace:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4954      	ldr	r1, [pc, #336]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005ada:	428b      	cmp	r3, r1
 8005adc:	d101      	bne.n	8005ae2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005ade:	4b54      	ldr	r3, [pc, #336]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005ae0:	e001      	b.n	8005ae6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005ae2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ae6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005aea:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005aec:	2300      	movs	r3, #0
 8005aee:	60bb      	str	r3, [r7, #8]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	60bb      	str	r3, [r7, #8]
 8005af8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b06:	f043 0204 	orr.w	r2, r3, #4
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7fb ff88 	bl	8001a24 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b14:	e084      	b.n	8005c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d107      	bne.n	8005b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d002      	beq.n	8005b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f8be 	bl	8005cac <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d107      	bne.n	8005b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 f8fd 	bl	8005d44 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b50:	2b40      	cmp	r3, #64	; 0x40
 8005b52:	d12f      	bne.n	8005bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d02a      	beq.n	8005bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005b6c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a2e      	ldr	r2, [pc, #184]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d101      	bne.n	8005b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005b78:	4b2d      	ldr	r3, [pc, #180]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005b7a:	e001      	b.n	8005b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005b7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4929      	ldr	r1, [pc, #164]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005b88:	428b      	cmp	r3, r1
 8005b8a:	d101      	bne.n	8005b90 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005b8c:	4b28      	ldr	r3, [pc, #160]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005b8e:	e001      	b.n	8005b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005b90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005b94:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005b98:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ba6:	f043 0202 	orr.w	r2, r3, #2
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7fb ff38 	bl	8001a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	f003 0308 	and.w	r3, r3, #8
 8005bba:	2b08      	cmp	r3, #8
 8005bbc:	d131      	bne.n	8005c22 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	f003 0320 	and.w	r3, r3, #32
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d02c      	beq.n	8005c22 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a17      	ldr	r2, [pc, #92]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d101      	bne.n	8005bd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005bd2:	4b17      	ldr	r3, [pc, #92]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005bd4:	e001      	b.n	8005bda <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005bd6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4912      	ldr	r1, [pc, #72]	; (8005c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005be2:	428b      	cmp	r3, r1
 8005be4:	d101      	bne.n	8005bea <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8005be6:	4b12      	ldr	r3, [pc, #72]	; (8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005be8:	e001      	b.n	8005bee <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8005bea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005bf2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005c02:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c10:	f043 0204 	orr.w	r2, r3, #4
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7fb ff03 	bl	8001a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c1e:	e000      	b.n	8005c22 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005c20:	bf00      	nop
}
 8005c22:	bf00      	nop
 8005c24:	3720      	adds	r7, #32
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	40003800 	.word	0x40003800
 8005c30:	40003400 	.word	0x40003400

08005c34 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c54:	1c99      	adds	r1, r3, #2
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6251      	str	r1, [r2, #36]	; 0x24
 8005c5a:	881a      	ldrh	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d113      	bne.n	8005ca2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005c88:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d106      	bne.n	8005ca2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7ff ffc9 	bl	8005c34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ca2:	bf00      	nop
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
	...

08005cac <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb8:	1c99      	adds	r1, r3, #2
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6251      	str	r1, [r2, #36]	; 0x24
 8005cbe:	8819      	ldrh	r1, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a1d      	ldr	r2, [pc, #116]	; (8005d3c <I2SEx_TxISR_I2SExt+0x90>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d101      	bne.n	8005cce <I2SEx_TxISR_I2SExt+0x22>
 8005cca:	4b1d      	ldr	r3, [pc, #116]	; (8005d40 <I2SEx_TxISR_I2SExt+0x94>)
 8005ccc:	e001      	b.n	8005cd2 <I2SEx_TxISR_I2SExt+0x26>
 8005cce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005cd2:	460a      	mov	r2, r1
 8005cd4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d121      	bne.n	8005d32 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a12      	ldr	r2, [pc, #72]	; (8005d3c <I2SEx_TxISR_I2SExt+0x90>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d101      	bne.n	8005cfc <I2SEx_TxISR_I2SExt+0x50>
 8005cf8:	4b11      	ldr	r3, [pc, #68]	; (8005d40 <I2SEx_TxISR_I2SExt+0x94>)
 8005cfa:	e001      	b.n	8005d00 <I2SEx_TxISR_I2SExt+0x54>
 8005cfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	490d      	ldr	r1, [pc, #52]	; (8005d3c <I2SEx_TxISR_I2SExt+0x90>)
 8005d08:	428b      	cmp	r3, r1
 8005d0a:	d101      	bne.n	8005d10 <I2SEx_TxISR_I2SExt+0x64>
 8005d0c:	4b0c      	ldr	r3, [pc, #48]	; (8005d40 <I2SEx_TxISR_I2SExt+0x94>)
 8005d0e:	e001      	b.n	8005d14 <I2SEx_TxISR_I2SExt+0x68>
 8005d10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d14:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d18:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d106      	bne.n	8005d32 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff ff81 	bl	8005c34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d32:	bf00      	nop
 8005d34:	3708      	adds	r7, #8
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40003800 	.word	0x40003800
 8005d40:	40003400 	.word	0x40003400

08005d44 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68d8      	ldr	r0, [r3, #12]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d56:	1c99      	adds	r1, r3, #2
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005d5c:	b282      	uxth	r2, r0
 8005d5e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	3b01      	subs	r3, #1
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d113      	bne.n	8005da0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005d86:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2201      	movs	r2, #1
 8005d96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7ff ff4a 	bl	8005c34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005da0:	bf00      	nop
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a20      	ldr	r2, [pc, #128]	; (8005e38 <I2SEx_RxISR_I2SExt+0x90>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d101      	bne.n	8005dbe <I2SEx_RxISR_I2SExt+0x16>
 8005dba:	4b20      	ldr	r3, [pc, #128]	; (8005e3c <I2SEx_RxISR_I2SExt+0x94>)
 8005dbc:	e001      	b.n	8005dc2 <I2SEx_RxISR_I2SExt+0x1a>
 8005dbe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005dc2:	68d8      	ldr	r0, [r3, #12]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc8:	1c99      	adds	r1, r3, #2
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005dce:	b282      	uxth	r2, r0
 8005dd0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d121      	bne.n	8005e2e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a12      	ldr	r2, [pc, #72]	; (8005e38 <I2SEx_RxISR_I2SExt+0x90>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d101      	bne.n	8005df8 <I2SEx_RxISR_I2SExt+0x50>
 8005df4:	4b11      	ldr	r3, [pc, #68]	; (8005e3c <I2SEx_RxISR_I2SExt+0x94>)
 8005df6:	e001      	b.n	8005dfc <I2SEx_RxISR_I2SExt+0x54>
 8005df8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	490d      	ldr	r1, [pc, #52]	; (8005e38 <I2SEx_RxISR_I2SExt+0x90>)
 8005e04:	428b      	cmp	r3, r1
 8005e06:	d101      	bne.n	8005e0c <I2SEx_RxISR_I2SExt+0x64>
 8005e08:	4b0c      	ldr	r3, [pc, #48]	; (8005e3c <I2SEx_RxISR_I2SExt+0x94>)
 8005e0a:	e001      	b.n	8005e10 <I2SEx_RxISR_I2SExt+0x68>
 8005e0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005e10:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005e14:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d106      	bne.n	8005e2e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f7ff ff03 	bl	8005c34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005e2e:	bf00      	nop
 8005e30:	3708      	adds	r7, #8
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	40003800 	.word	0x40003800
 8005e3c:	40003400 	.word	0x40003400

08005e40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e22d      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d075      	beq.n	8005f4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e5e:	4ba3      	ldr	r3, [pc, #652]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 030c 	and.w	r3, r3, #12
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d00c      	beq.n	8005e84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e6a:	4ba0      	ldr	r3, [pc, #640]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e72:	2b08      	cmp	r3, #8
 8005e74:	d112      	bne.n	8005e9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e76:	4b9d      	ldr	r3, [pc, #628]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e82:	d10b      	bne.n	8005e9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e84:	4b99      	ldr	r3, [pc, #612]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d05b      	beq.n	8005f48 <HAL_RCC_OscConfig+0x108>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d157      	bne.n	8005f48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e208      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ea4:	d106      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x74>
 8005ea6:	4b91      	ldr	r3, [pc, #580]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a90      	ldr	r2, [pc, #576]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005eb0:	6013      	str	r3, [r2, #0]
 8005eb2:	e01d      	b.n	8005ef0 <HAL_RCC_OscConfig+0xb0>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ebc:	d10c      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x98>
 8005ebe:	4b8b      	ldr	r3, [pc, #556]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a8a      	ldr	r2, [pc, #552]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ec8:	6013      	str	r3, [r2, #0]
 8005eca:	4b88      	ldr	r3, [pc, #544]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a87      	ldr	r2, [pc, #540]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ed4:	6013      	str	r3, [r2, #0]
 8005ed6:	e00b      	b.n	8005ef0 <HAL_RCC_OscConfig+0xb0>
 8005ed8:	4b84      	ldr	r3, [pc, #528]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a83      	ldr	r2, [pc, #524]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	4b81      	ldr	r3, [pc, #516]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a80      	ldr	r2, [pc, #512]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005eee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d013      	beq.n	8005f20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ef8:	f7fb fe14 	bl	8001b24 <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f00:	f7fb fe10 	bl	8001b24 <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b64      	cmp	r3, #100	; 0x64
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e1cd      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f12:	4b76      	ldr	r3, [pc, #472]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d0f0      	beq.n	8005f00 <HAL_RCC_OscConfig+0xc0>
 8005f1e:	e014      	b.n	8005f4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f20:	f7fb fe00 	bl	8001b24 <HAL_GetTick>
 8005f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f26:	e008      	b.n	8005f3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f28:	f7fb fdfc 	bl	8001b24 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b64      	cmp	r3, #100	; 0x64
 8005f34:	d901      	bls.n	8005f3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e1b9      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f3a:	4b6c      	ldr	r3, [pc, #432]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1f0      	bne.n	8005f28 <HAL_RCC_OscConfig+0xe8>
 8005f46:	e000      	b.n	8005f4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d063      	beq.n	800601e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f56:	4b65      	ldr	r3, [pc, #404]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f003 030c 	and.w	r3, r3, #12
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00b      	beq.n	8005f7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f62:	4b62      	ldr	r3, [pc, #392]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d11c      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f6e:	4b5f      	ldr	r3, [pc, #380]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d116      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f7a:	4b5c      	ldr	r3, [pc, #368]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d005      	beq.n	8005f92 <HAL_RCC_OscConfig+0x152>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d001      	beq.n	8005f92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e18d      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f92:	4b56      	ldr	r3, [pc, #344]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	00db      	lsls	r3, r3, #3
 8005fa0:	4952      	ldr	r1, [pc, #328]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fa6:	e03a      	b.n	800601e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d020      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fb0:	4b4f      	ldr	r3, [pc, #316]	; (80060f0 <HAL_RCC_OscConfig+0x2b0>)
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb6:	f7fb fdb5 	bl	8001b24 <HAL_GetTick>
 8005fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fbc:	e008      	b.n	8005fd0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fbe:	f7fb fdb1 	bl	8001b24 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e16e      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fd0:	4b46      	ldr	r3, [pc, #280]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d0f0      	beq.n	8005fbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fdc:	4b43      	ldr	r3, [pc, #268]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	00db      	lsls	r3, r3, #3
 8005fea:	4940      	ldr	r1, [pc, #256]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	600b      	str	r3, [r1, #0]
 8005ff0:	e015      	b.n	800601e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ff2:	4b3f      	ldr	r3, [pc, #252]	; (80060f0 <HAL_RCC_OscConfig+0x2b0>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ff8:	f7fb fd94 	bl	8001b24 <HAL_GetTick>
 8005ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ffe:	e008      	b.n	8006012 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006000:	f7fb fd90 	bl	8001b24 <HAL_GetTick>
 8006004:	4602      	mov	r2, r0
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	1ad3      	subs	r3, r2, r3
 800600a:	2b02      	cmp	r3, #2
 800600c:	d901      	bls.n	8006012 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	e14d      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006012:	4b36      	ldr	r3, [pc, #216]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1f0      	bne.n	8006000 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 0308 	and.w	r3, r3, #8
 8006026:	2b00      	cmp	r3, #0
 8006028:	d030      	beq.n	800608c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d016      	beq.n	8006060 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006032:	4b30      	ldr	r3, [pc, #192]	; (80060f4 <HAL_RCC_OscConfig+0x2b4>)
 8006034:	2201      	movs	r2, #1
 8006036:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006038:	f7fb fd74 	bl	8001b24 <HAL_GetTick>
 800603c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800603e:	e008      	b.n	8006052 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006040:	f7fb fd70 	bl	8001b24 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b02      	cmp	r3, #2
 800604c:	d901      	bls.n	8006052 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e12d      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006052:	4b26      	ldr	r3, [pc, #152]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8006054:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0f0      	beq.n	8006040 <HAL_RCC_OscConfig+0x200>
 800605e:	e015      	b.n	800608c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006060:	4b24      	ldr	r3, [pc, #144]	; (80060f4 <HAL_RCC_OscConfig+0x2b4>)
 8006062:	2200      	movs	r2, #0
 8006064:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006066:	f7fb fd5d 	bl	8001b24 <HAL_GetTick>
 800606a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800606c:	e008      	b.n	8006080 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800606e:	f7fb fd59 	bl	8001b24 <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	2b02      	cmp	r3, #2
 800607a:	d901      	bls.n	8006080 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e116      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006080:	4b1a      	ldr	r3, [pc, #104]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 8006082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d1f0      	bne.n	800606e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0304 	and.w	r3, r3, #4
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 80a0 	beq.w	80061da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800609a:	2300      	movs	r3, #0
 800609c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800609e:	4b13      	ldr	r3, [pc, #76]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10f      	bne.n	80060ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060aa:	2300      	movs	r3, #0
 80060ac:	60fb      	str	r3, [r7, #12]
 80060ae:	4b0f      	ldr	r3, [pc, #60]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 80060b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b2:	4a0e      	ldr	r2, [pc, #56]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 80060b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060b8:	6413      	str	r3, [r2, #64]	; 0x40
 80060ba:	4b0c      	ldr	r3, [pc, #48]	; (80060ec <HAL_RCC_OscConfig+0x2ac>)
 80060bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80060c6:	2301      	movs	r3, #1
 80060c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ca:	4b0b      	ldr	r3, [pc, #44]	; (80060f8 <HAL_RCC_OscConfig+0x2b8>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d121      	bne.n	800611a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060d6:	4b08      	ldr	r3, [pc, #32]	; (80060f8 <HAL_RCC_OscConfig+0x2b8>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a07      	ldr	r2, [pc, #28]	; (80060f8 <HAL_RCC_OscConfig+0x2b8>)
 80060dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060e2:	f7fb fd1f 	bl	8001b24 <HAL_GetTick>
 80060e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060e8:	e011      	b.n	800610e <HAL_RCC_OscConfig+0x2ce>
 80060ea:	bf00      	nop
 80060ec:	40023800 	.word	0x40023800
 80060f0:	42470000 	.word	0x42470000
 80060f4:	42470e80 	.word	0x42470e80
 80060f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060fc:	f7fb fd12 	bl	8001b24 <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	2b02      	cmp	r3, #2
 8006108:	d901      	bls.n	800610e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e0cf      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800610e:	4b6a      	ldr	r3, [pc, #424]	; (80062b8 <HAL_RCC_OscConfig+0x478>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006116:	2b00      	cmp	r3, #0
 8006118:	d0f0      	beq.n	80060fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d106      	bne.n	8006130 <HAL_RCC_OscConfig+0x2f0>
 8006122:	4b66      	ldr	r3, [pc, #408]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006126:	4a65      	ldr	r2, [pc, #404]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006128:	f043 0301 	orr.w	r3, r3, #1
 800612c:	6713      	str	r3, [r2, #112]	; 0x70
 800612e:	e01c      	b.n	800616a <HAL_RCC_OscConfig+0x32a>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	2b05      	cmp	r3, #5
 8006136:	d10c      	bne.n	8006152 <HAL_RCC_OscConfig+0x312>
 8006138:	4b60      	ldr	r3, [pc, #384]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 800613a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800613c:	4a5f      	ldr	r2, [pc, #380]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 800613e:	f043 0304 	orr.w	r3, r3, #4
 8006142:	6713      	str	r3, [r2, #112]	; 0x70
 8006144:	4b5d      	ldr	r3, [pc, #372]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006148:	4a5c      	ldr	r2, [pc, #368]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 800614a:	f043 0301 	orr.w	r3, r3, #1
 800614e:	6713      	str	r3, [r2, #112]	; 0x70
 8006150:	e00b      	b.n	800616a <HAL_RCC_OscConfig+0x32a>
 8006152:	4b5a      	ldr	r3, [pc, #360]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006156:	4a59      	ldr	r2, [pc, #356]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006158:	f023 0301 	bic.w	r3, r3, #1
 800615c:	6713      	str	r3, [r2, #112]	; 0x70
 800615e:	4b57      	ldr	r3, [pc, #348]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006162:	4a56      	ldr	r2, [pc, #344]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006164:	f023 0304 	bic.w	r3, r3, #4
 8006168:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d015      	beq.n	800619e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006172:	f7fb fcd7 	bl	8001b24 <HAL_GetTick>
 8006176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006178:	e00a      	b.n	8006190 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800617a:	f7fb fcd3 	bl	8001b24 <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	f241 3288 	movw	r2, #5000	; 0x1388
 8006188:	4293      	cmp	r3, r2
 800618a:	d901      	bls.n	8006190 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e08e      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006190:	4b4a      	ldr	r3, [pc, #296]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006194:	f003 0302 	and.w	r3, r3, #2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0ee      	beq.n	800617a <HAL_RCC_OscConfig+0x33a>
 800619c:	e014      	b.n	80061c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800619e:	f7fb fcc1 	bl	8001b24 <HAL_GetTick>
 80061a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061a4:	e00a      	b.n	80061bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061a6:	f7fb fcbd 	bl	8001b24 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d901      	bls.n	80061bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e078      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061bc:	4b3f      	ldr	r3, [pc, #252]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 80061be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1ee      	bne.n	80061a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061c8:	7dfb      	ldrb	r3, [r7, #23]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d105      	bne.n	80061da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061ce:	4b3b      	ldr	r3, [pc, #236]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 80061d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d2:	4a3a      	ldr	r2, [pc, #232]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 80061d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d064      	beq.n	80062ac <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80061e2:	4b36      	ldr	r3, [pc, #216]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 030c 	and.w	r3, r3, #12
 80061ea:	2b08      	cmp	r3, #8
 80061ec:	d05c      	beq.n	80062a8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d141      	bne.n	800627a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061f6:	4b32      	ldr	r3, [pc, #200]	; (80062c0 <HAL_RCC_OscConfig+0x480>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fc:	f7fb fc92 	bl	8001b24 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006204:	f7fb fc8e 	bl	8001b24 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e04b      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006216:	4b29      	ldr	r3, [pc, #164]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69da      	ldr	r2, [r3, #28]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	019b      	lsls	r3, r3, #6
 8006232:	431a      	orrs	r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006238:	085b      	lsrs	r3, r3, #1
 800623a:	3b01      	subs	r3, #1
 800623c:	041b      	lsls	r3, r3, #16
 800623e:	431a      	orrs	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006244:	061b      	lsls	r3, r3, #24
 8006246:	491d      	ldr	r1, [pc, #116]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 8006248:	4313      	orrs	r3, r2
 800624a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800624c:	4b1c      	ldr	r3, [pc, #112]	; (80062c0 <HAL_RCC_OscConfig+0x480>)
 800624e:	2201      	movs	r2, #1
 8006250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006252:	f7fb fc67 	bl	8001b24 <HAL_GetTick>
 8006256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006258:	e008      	b.n	800626c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800625a:	f7fb fc63 	bl	8001b24 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d901      	bls.n	800626c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e020      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800626c:	4b13      	ldr	r3, [pc, #76]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d0f0      	beq.n	800625a <HAL_RCC_OscConfig+0x41a>
 8006278:	e018      	b.n	80062ac <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800627a:	4b11      	ldr	r3, [pc, #68]	; (80062c0 <HAL_RCC_OscConfig+0x480>)
 800627c:	2200      	movs	r2, #0
 800627e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006280:	f7fb fc50 	bl	8001b24 <HAL_GetTick>
 8006284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006286:	e008      	b.n	800629a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006288:	f7fb fc4c 	bl	8001b24 <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	2b02      	cmp	r3, #2
 8006294:	d901      	bls.n	800629a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e009      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800629a:	4b08      	ldr	r3, [pc, #32]	; (80062bc <HAL_RCC_OscConfig+0x47c>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1f0      	bne.n	8006288 <HAL_RCC_OscConfig+0x448>
 80062a6:	e001      	b.n	80062ac <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e000      	b.n	80062ae <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3718      	adds	r7, #24
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	40007000 	.word	0x40007000
 80062bc:	40023800 	.word	0x40023800
 80062c0:	42470060 	.word	0x42470060

080062c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e0ca      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062d8:	4b67      	ldr	r3, [pc, #412]	; (8006478 <HAL_RCC_ClockConfig+0x1b4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 030f 	and.w	r3, r3, #15
 80062e0:	683a      	ldr	r2, [r7, #0]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d90c      	bls.n	8006300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062e6:	4b64      	ldr	r3, [pc, #400]	; (8006478 <HAL_RCC_ClockConfig+0x1b4>)
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	b2d2      	uxtb	r2, r2
 80062ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ee:	4b62      	ldr	r3, [pc, #392]	; (8006478 <HAL_RCC_ClockConfig+0x1b4>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 030f 	and.w	r3, r3, #15
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d001      	beq.n	8006300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e0b6      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	2b00      	cmp	r3, #0
 800630a:	d020      	beq.n	800634e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 0304 	and.w	r3, r3, #4
 8006314:	2b00      	cmp	r3, #0
 8006316:	d005      	beq.n	8006324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006318:	4b58      	ldr	r3, [pc, #352]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	4a57      	ldr	r2, [pc, #348]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 800631e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006322:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0308 	and.w	r3, r3, #8
 800632c:	2b00      	cmp	r3, #0
 800632e:	d005      	beq.n	800633c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006330:	4b52      	ldr	r3, [pc, #328]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	4a51      	ldr	r2, [pc, #324]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006336:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800633a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800633c:	4b4f      	ldr	r3, [pc, #316]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	494c      	ldr	r1, [pc, #304]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 800634a:	4313      	orrs	r3, r2
 800634c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	2b00      	cmp	r3, #0
 8006358:	d044      	beq.n	80063e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d107      	bne.n	8006372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006362:	4b46      	ldr	r3, [pc, #280]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636a:	2b00      	cmp	r3, #0
 800636c:	d119      	bne.n	80063a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e07d      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d003      	beq.n	8006382 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800637e:	2b03      	cmp	r3, #3
 8006380:	d107      	bne.n	8006392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006382:	4b3e      	ldr	r3, [pc, #248]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d109      	bne.n	80063a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e06d      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006392:	4b3a      	ldr	r3, [pc, #232]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e065      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063a2:	4b36      	ldr	r3, [pc, #216]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f023 0203 	bic.w	r2, r3, #3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	4933      	ldr	r1, [pc, #204]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 80063b0:	4313      	orrs	r3, r2
 80063b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063b4:	f7fb fbb6 	bl	8001b24 <HAL_GetTick>
 80063b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ba:	e00a      	b.n	80063d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063bc:	f7fb fbb2 	bl	8001b24 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d901      	bls.n	80063d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e04d      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d2:	4b2a      	ldr	r3, [pc, #168]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f003 020c 	and.w	r2, r3, #12
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d1eb      	bne.n	80063bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063e4:	4b24      	ldr	r3, [pc, #144]	; (8006478 <HAL_RCC_ClockConfig+0x1b4>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 030f 	and.w	r3, r3, #15
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d20c      	bcs.n	800640c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063f2:	4b21      	ldr	r3, [pc, #132]	; (8006478 <HAL_RCC_ClockConfig+0x1b4>)
 80063f4:	683a      	ldr	r2, [r7, #0]
 80063f6:	b2d2      	uxtb	r2, r2
 80063f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063fa:	4b1f      	ldr	r3, [pc, #124]	; (8006478 <HAL_RCC_ClockConfig+0x1b4>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 030f 	and.w	r3, r3, #15
 8006402:	683a      	ldr	r2, [r7, #0]
 8006404:	429a      	cmp	r2, r3
 8006406:	d001      	beq.n	800640c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e030      	b.n	800646e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d008      	beq.n	800642a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006418:	4b18      	ldr	r3, [pc, #96]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	4915      	ldr	r1, [pc, #84]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006426:	4313      	orrs	r3, r2
 8006428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0308 	and.w	r3, r3, #8
 8006432:	2b00      	cmp	r3, #0
 8006434:	d009      	beq.n	800644a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006436:	4b11      	ldr	r3, [pc, #68]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	00db      	lsls	r3, r3, #3
 8006444:	490d      	ldr	r1, [pc, #52]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006446:	4313      	orrs	r3, r2
 8006448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800644a:	f000 f81d 	bl	8006488 <HAL_RCC_GetSysClockFreq>
 800644e:	4601      	mov	r1, r0
 8006450:	4b0a      	ldr	r3, [pc, #40]	; (800647c <HAL_RCC_ClockConfig+0x1b8>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	091b      	lsrs	r3, r3, #4
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	4a09      	ldr	r2, [pc, #36]	; (8006480 <HAL_RCC_ClockConfig+0x1bc>)
 800645c:	5cd3      	ldrb	r3, [r2, r3]
 800645e:	fa21 f303 	lsr.w	r3, r1, r3
 8006462:	4a08      	ldr	r2, [pc, #32]	; (8006484 <HAL_RCC_ClockConfig+0x1c0>)
 8006464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8006466:	2000      	movs	r0, #0
 8006468:	f7fb fb18 	bl	8001a9c <HAL_InitTick>

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	40023c00 	.word	0x40023c00
 800647c:	40023800 	.word	0x40023800
 8006480:	0800a964 	.word	0x0800a964
 8006484:	20001240 	.word	0x20001240

08006488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800648e:	2300      	movs	r3, #0
 8006490:	607b      	str	r3, [r7, #4]
 8006492:	2300      	movs	r3, #0
 8006494:	60fb      	str	r3, [r7, #12]
 8006496:	2300      	movs	r3, #0
 8006498:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800649a:	2300      	movs	r3, #0
 800649c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800649e:	4b63      	ldr	r3, [pc, #396]	; (800662c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 030c 	and.w	r3, r3, #12
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d007      	beq.n	80064ba <HAL_RCC_GetSysClockFreq+0x32>
 80064aa:	2b08      	cmp	r3, #8
 80064ac:	d008      	beq.n	80064c0 <HAL_RCC_GetSysClockFreq+0x38>
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f040 80b4 	bne.w	800661c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064b4:	4b5e      	ldr	r3, [pc, #376]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80064b6:	60bb      	str	r3, [r7, #8]
       break;
 80064b8:	e0b3      	b.n	8006622 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064ba:	4b5e      	ldr	r3, [pc, #376]	; (8006634 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80064bc:	60bb      	str	r3, [r7, #8]
      break;
 80064be:	e0b0      	b.n	8006622 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064c0:	4b5a      	ldr	r3, [pc, #360]	; (800662c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064c8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064ca:	4b58      	ldr	r3, [pc, #352]	; (800662c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d04a      	beq.n	800656c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064d6:	4b55      	ldr	r3, [pc, #340]	; (800662c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	099b      	lsrs	r3, r3, #6
 80064dc:	f04f 0400 	mov.w	r4, #0
 80064e0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	ea03 0501 	and.w	r5, r3, r1
 80064ec:	ea04 0602 	and.w	r6, r4, r2
 80064f0:	4629      	mov	r1, r5
 80064f2:	4632      	mov	r2, r6
 80064f4:	f04f 0300 	mov.w	r3, #0
 80064f8:	f04f 0400 	mov.w	r4, #0
 80064fc:	0154      	lsls	r4, r2, #5
 80064fe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006502:	014b      	lsls	r3, r1, #5
 8006504:	4619      	mov	r1, r3
 8006506:	4622      	mov	r2, r4
 8006508:	1b49      	subs	r1, r1, r5
 800650a:	eb62 0206 	sbc.w	r2, r2, r6
 800650e:	f04f 0300 	mov.w	r3, #0
 8006512:	f04f 0400 	mov.w	r4, #0
 8006516:	0194      	lsls	r4, r2, #6
 8006518:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800651c:	018b      	lsls	r3, r1, #6
 800651e:	1a5b      	subs	r3, r3, r1
 8006520:	eb64 0402 	sbc.w	r4, r4, r2
 8006524:	f04f 0100 	mov.w	r1, #0
 8006528:	f04f 0200 	mov.w	r2, #0
 800652c:	00e2      	lsls	r2, r4, #3
 800652e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006532:	00d9      	lsls	r1, r3, #3
 8006534:	460b      	mov	r3, r1
 8006536:	4614      	mov	r4, r2
 8006538:	195b      	adds	r3, r3, r5
 800653a:	eb44 0406 	adc.w	r4, r4, r6
 800653e:	f04f 0100 	mov.w	r1, #0
 8006542:	f04f 0200 	mov.w	r2, #0
 8006546:	0262      	lsls	r2, r4, #9
 8006548:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800654c:	0259      	lsls	r1, r3, #9
 800654e:	460b      	mov	r3, r1
 8006550:	4614      	mov	r4, r2
 8006552:	4618      	mov	r0, r3
 8006554:	4621      	mov	r1, r4
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f04f 0400 	mov.w	r4, #0
 800655c:	461a      	mov	r2, r3
 800655e:	4623      	mov	r3, r4
 8006560:	f7fa fa50 	bl	8000a04 <__aeabi_uldivmod>
 8006564:	4603      	mov	r3, r0
 8006566:	460c      	mov	r4, r1
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	e049      	b.n	8006600 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800656c:	4b2f      	ldr	r3, [pc, #188]	; (800662c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	099b      	lsrs	r3, r3, #6
 8006572:	f04f 0400 	mov.w	r4, #0
 8006576:	f240 11ff 	movw	r1, #511	; 0x1ff
 800657a:	f04f 0200 	mov.w	r2, #0
 800657e:	ea03 0501 	and.w	r5, r3, r1
 8006582:	ea04 0602 	and.w	r6, r4, r2
 8006586:	4629      	mov	r1, r5
 8006588:	4632      	mov	r2, r6
 800658a:	f04f 0300 	mov.w	r3, #0
 800658e:	f04f 0400 	mov.w	r4, #0
 8006592:	0154      	lsls	r4, r2, #5
 8006594:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006598:	014b      	lsls	r3, r1, #5
 800659a:	4619      	mov	r1, r3
 800659c:	4622      	mov	r2, r4
 800659e:	1b49      	subs	r1, r1, r5
 80065a0:	eb62 0206 	sbc.w	r2, r2, r6
 80065a4:	f04f 0300 	mov.w	r3, #0
 80065a8:	f04f 0400 	mov.w	r4, #0
 80065ac:	0194      	lsls	r4, r2, #6
 80065ae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80065b2:	018b      	lsls	r3, r1, #6
 80065b4:	1a5b      	subs	r3, r3, r1
 80065b6:	eb64 0402 	sbc.w	r4, r4, r2
 80065ba:	f04f 0100 	mov.w	r1, #0
 80065be:	f04f 0200 	mov.w	r2, #0
 80065c2:	00e2      	lsls	r2, r4, #3
 80065c4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80065c8:	00d9      	lsls	r1, r3, #3
 80065ca:	460b      	mov	r3, r1
 80065cc:	4614      	mov	r4, r2
 80065ce:	195b      	adds	r3, r3, r5
 80065d0:	eb44 0406 	adc.w	r4, r4, r6
 80065d4:	f04f 0100 	mov.w	r1, #0
 80065d8:	f04f 0200 	mov.w	r2, #0
 80065dc:	02a2      	lsls	r2, r4, #10
 80065de:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80065e2:	0299      	lsls	r1, r3, #10
 80065e4:	460b      	mov	r3, r1
 80065e6:	4614      	mov	r4, r2
 80065e8:	4618      	mov	r0, r3
 80065ea:	4621      	mov	r1, r4
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f04f 0400 	mov.w	r4, #0
 80065f2:	461a      	mov	r2, r3
 80065f4:	4623      	mov	r3, r4
 80065f6:	f7fa fa05 	bl	8000a04 <__aeabi_uldivmod>
 80065fa:	4603      	mov	r3, r0
 80065fc:	460c      	mov	r4, r1
 80065fe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006600:	4b0a      	ldr	r3, [pc, #40]	; (800662c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	0c1b      	lsrs	r3, r3, #16
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	3301      	adds	r3, #1
 800660c:	005b      	lsls	r3, r3, #1
 800660e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	fbb2 f3f3 	udiv	r3, r2, r3
 8006618:	60bb      	str	r3, [r7, #8]
      break;
 800661a:	e002      	b.n	8006622 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800661c:	4b04      	ldr	r3, [pc, #16]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800661e:	60bb      	str	r3, [r7, #8]
      break;
 8006620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006622:	68bb      	ldr	r3, [r7, #8]
}
 8006624:	4618      	mov	r0, r3
 8006626:	3714      	adds	r7, #20
 8006628:	46bd      	mov	sp, r7
 800662a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800662c:	40023800 	.word	0x40023800
 8006630:	00f42400 	.word	0x00f42400
 8006634:	007a1200 	.word	0x007a1200

08006638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006638:	b480      	push	{r7}
 800663a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800663c:	4b03      	ldr	r3, [pc, #12]	; (800664c <HAL_RCC_GetHCLKFreq+0x14>)
 800663e:	681b      	ldr	r3, [r3, #0]
}
 8006640:	4618      	mov	r0, r3
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop
 800664c:	20001240 	.word	0x20001240

08006650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006654:	f7ff fff0 	bl	8006638 <HAL_RCC_GetHCLKFreq>
 8006658:	4601      	mov	r1, r0
 800665a:	4b05      	ldr	r3, [pc, #20]	; (8006670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	0a9b      	lsrs	r3, r3, #10
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	4a03      	ldr	r2, [pc, #12]	; (8006674 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006666:	5cd3      	ldrb	r3, [r2, r3]
 8006668:	fa21 f303 	lsr.w	r3, r1, r3
}
 800666c:	4618      	mov	r0, r3
 800666e:	bd80      	pop	{r7, pc}
 8006670:	40023800 	.word	0x40023800
 8006674:	0800a974 	.word	0x0800a974

08006678 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006684:	2300      	movs	r3, #0
 8006686:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	d105      	bne.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800669c:	2b00      	cmp	r3, #0
 800669e:	d035      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80066a0:	4b62      	ldr	r3, [pc, #392]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80066a2:	2200      	movs	r2, #0
 80066a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066a6:	f7fb fa3d 	bl	8001b24 <HAL_GetTick>
 80066aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066ac:	e008      	b.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066ae:	f7fb fa39 	bl	8001b24 <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d901      	bls.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e0b0      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066c0:	4b5b      	ldr	r3, [pc, #364]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1f0      	bne.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	019a      	lsls	r2, r3, #6
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	071b      	lsls	r3, r3, #28
 80066d8:	4955      	ldr	r1, [pc, #340]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80066e0:	4b52      	ldr	r3, [pc, #328]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80066e2:	2201      	movs	r2, #1
 80066e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066e6:	f7fb fa1d 	bl	8001b24 <HAL_GetTick>
 80066ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066ec:	e008      	b.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066ee:	f7fb fa19 	bl	8001b24 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d901      	bls.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e090      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006700:	4b4b      	ldr	r3, [pc, #300]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d0f0      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 8083 	beq.w	8006820 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800671a:	2300      	movs	r3, #0
 800671c:	60fb      	str	r3, [r7, #12]
 800671e:	4b44      	ldr	r3, [pc, #272]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006722:	4a43      	ldr	r2, [pc, #268]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006728:	6413      	str	r3, [r2, #64]	; 0x40
 800672a:	4b41      	ldr	r3, [pc, #260]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006732:	60fb      	str	r3, [r7, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006736:	4b3f      	ldr	r3, [pc, #252]	; (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a3e      	ldr	r2, [pc, #248]	; (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800673c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006740:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006742:	f7fb f9ef 	bl	8001b24 <HAL_GetTick>
 8006746:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006748:	e008      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800674a:	f7fb f9eb 	bl	8001b24 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	2b02      	cmp	r3, #2
 8006756:	d901      	bls.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e062      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800675c:	4b35      	ldr	r3, [pc, #212]	; (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006764:	2b00      	cmp	r3, #0
 8006766:	d0f0      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006768:	4b31      	ldr	r3, [pc, #196]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800676a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006770:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d02f      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	429a      	cmp	r2, r3
 8006784:	d028      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006786:	4b2a      	ldr	r3, [pc, #168]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800678e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006790:	4b29      	ldr	r3, [pc, #164]	; (8006838 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006792:	2201      	movs	r2, #1
 8006794:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006796:	4b28      	ldr	r3, [pc, #160]	; (8006838 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800679c:	4a24      	ldr	r2, [pc, #144]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80067a2:	4b23      	ldr	r3, [pc, #140]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d114      	bne.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80067ae:	f7fb f9b9 	bl	8001b24 <HAL_GetTick>
 80067b2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067b4:	e00a      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067b6:	f7fb f9b5 	bl	8001b24 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d901      	bls.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e02a      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067cc:	4b18      	ldr	r3, [pc, #96]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d0ee      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80067e4:	d10d      	bne.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80067e6:	4b12      	ldr	r3, [pc, #72]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80067f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067fa:	490d      	ldr	r1, [pc, #52]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	608b      	str	r3, [r1, #8]
 8006800:	e005      	b.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006802:	4b0b      	ldr	r3, [pc, #44]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	4a0a      	ldr	r2, [pc, #40]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006808:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800680c:	6093      	str	r3, [r2, #8]
 800680e:	4b08      	ldr	r3, [pc, #32]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006810:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800681a:	4905      	ldr	r1, [pc, #20]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800681c:	4313      	orrs	r3, r2
 800681e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3718      	adds	r7, #24
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	42470068 	.word	0x42470068
 8006830:	40023800 	.word	0x40023800
 8006834:	40007000 	.word	0x40007000
 8006838:	42470e40 	.word	0x42470e40

0800683c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2203      	movs	r2, #3
 8006848:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800684a:	4b11      	ldr	r3, [pc, #68]	; (8006890 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800684c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006850:	099b      	lsrs	r3, r3, #6
 8006852:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800685a:	4b0d      	ldr	r3, [pc, #52]	; (8006890 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800685c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006860:	0f1b      	lsrs	r3, r3, #28
 8006862:	f003 0207 	and.w	r2, r3, #7
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800686a:	4b09      	ldr	r3, [pc, #36]	; (8006890 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006872:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006874:	4b06      	ldr	r3, [pc, #24]	; (8006890 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006878:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	431a      	orrs	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	40023800 	.word	0x40023800

08006894 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006894:	b480      	push	{r7}
 8006896:	b087      	sub	sp, #28
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800689c:	2300      	movs	r3, #0
 800689e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80068a0:	2300      	movs	r3, #0
 80068a2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80068a4:	2300      	movs	r3, #0
 80068a6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80068a8:	2300      	movs	r3, #0
 80068aa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d13d      	bne.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80068b2:	4b22      	ldr	r3, [pc, #136]	; (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80068ba:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d004      	beq.n	80068cc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d12f      	bne.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80068c6:	4b1e      	ldr	r3, [pc, #120]	; (8006940 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80068c8:	617b      	str	r3, [r7, #20]
          break;
 80068ca:	e02f      	b.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80068cc:	4b1b      	ldr	r3, [pc, #108]	; (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068d8:	d108      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80068da:	4b18      	ldr	r3, [pc, #96]	; (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068e2:	4a18      	ldr	r2, [pc, #96]	; (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80068e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e8:	613b      	str	r3, [r7, #16]
 80068ea:	e007      	b.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80068ec:	4b13      	ldr	r3, [pc, #76]	; (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068f4:	4a14      	ldr	r2, [pc, #80]	; (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80068f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068fa:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80068fc:	4b0f      	ldr	r3, [pc, #60]	; (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80068fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006902:	099b      	lsrs	r3, r3, #6
 8006904:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	fb02 f303 	mul.w	r3, r2, r3
 800690e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006910:	4b0a      	ldr	r3, [pc, #40]	; (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006912:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006916:	0f1b      	lsrs	r3, r3, #28
 8006918:	f003 0307 	and.w	r3, r3, #7
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006922:	617b      	str	r3, [r7, #20]
          break;
 8006924:	e002      	b.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006926:	2300      	movs	r3, #0
 8006928:	617b      	str	r3, [r7, #20]
          break;
 800692a:	bf00      	nop
        }
      }
      break;
 800692c:	bf00      	nop
    }
  }
  return frequency;
 800692e:	697b      	ldr	r3, [r7, #20]
}
 8006930:	4618      	mov	r0, r3
 8006932:	371c      	adds	r7, #28
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr
 800693c:	40023800 	.word	0x40023800
 8006940:	00bb8000 	.word	0x00bb8000
 8006944:	007a1200 	.word	0x007a1200
 8006948:	00f42400 	.word	0x00f42400

0800694c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800694c:	b084      	sub	sp, #16
 800694e:	b580      	push	{r7, lr}
 8006950:	b084      	sub	sp, #16
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
 8006956:	f107 001c 	add.w	r0, r7, #28
 800695a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800695e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006960:	2b01      	cmp	r3, #1
 8006962:	d122      	bne.n	80069aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006968:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800698c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800698e:	2b01      	cmp	r3, #1
 8006990:	d105      	bne.n	800699e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f94a 	bl	8006c38 <USB_CoreReset>
 80069a4:	4603      	mov	r3, r0
 80069a6:	73fb      	strb	r3, [r7, #15]
 80069a8:	e01a      	b.n	80069e0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f93e 	bl	8006c38 <USB_CoreReset>
 80069bc:	4603      	mov	r3, r0
 80069be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80069c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d106      	bne.n	80069d4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	639a      	str	r2, [r3, #56]	; 0x38
 80069d2:	e005      	b.n	80069e0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80069e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d10b      	bne.n	80069fe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f043 0206 	orr.w	r2, r3, #6
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f043 0220 	orr.w	r2, r3, #32
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3710      	adds	r7, #16
 8006a04:	46bd      	mov	sp, r7
 8006a06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a0a:	b004      	add	sp, #16
 8006a0c:	4770      	bx	lr

08006a0e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f043 0201 	orr.w	r2, r3, #1
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f023 0201 	bic.w	r2, r3, #1
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	370c      	adds	r7, #12
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b082      	sub	sp, #8
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a6a:	78fb      	ldrb	r3, [r7, #3]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d106      	bne.n	8006a7e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	60da      	str	r2, [r3, #12]
 8006a7c:	e00b      	b.n	8006a96 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a7e:	78fb      	ldrb	r3, [r7, #3]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d106      	bne.n	8006a92 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	60da      	str	r2, [r3, #12]
 8006a90:	e001      	b.n	8006a96 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e003      	b.n	8006a9e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006a96:	2032      	movs	r0, #50	; 0x32
 8006a98:	f7fb f850 	bl	8001b3c <HAL_Delay>

  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	019b      	lsls	r3, r3, #6
 8006aba:	f043 0220 	orr.w	r2, r3, #32
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	60fb      	str	r3, [r7, #12]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	4a09      	ldr	r2, [pc, #36]	; (8006af0 <USB_FlushTxFifo+0x48>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d901      	bls.n	8006ad4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e006      	b.n	8006ae2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	f003 0320 	and.w	r3, r3, #32
 8006adc:	2b20      	cmp	r3, #32
 8006ade:	d0f0      	beq.n	8006ac2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3714      	adds	r7, #20
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	00030d40 	.word	0x00030d40

08006af4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006afc:	2300      	movs	r3, #0
 8006afe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2210      	movs	r2, #16
 8006b04:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	3301      	adds	r3, #1
 8006b0a:	60fb      	str	r3, [r7, #12]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	4a09      	ldr	r2, [pc, #36]	; (8006b34 <USB_FlushRxFifo+0x40>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d901      	bls.n	8006b18 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e006      	b.n	8006b26 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	f003 0310 	and.w	r3, r3, #16
 8006b20:	2b10      	cmp	r3, #16
 8006b22:	d0f0      	beq.n	8006b06 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3714      	adds	r7, #20
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	00030d40 	.word	0x00030d40

08006b38 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b089      	sub	sp, #36	; 0x24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	4611      	mov	r1, r2
 8006b44:	461a      	mov	r2, r3
 8006b46:	460b      	mov	r3, r1
 8006b48:	71fb      	strb	r3, [r7, #7]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006b56:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d11a      	bne.n	8006b94 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006b5e:	88bb      	ldrh	r3, [r7, #4]
 8006b60:	3303      	adds	r3, #3
 8006b62:	089b      	lsrs	r3, r3, #2
 8006b64:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006b66:	2300      	movs	r3, #0
 8006b68:	61bb      	str	r3, [r7, #24]
 8006b6a:	e00f      	b.n	8006b8c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006b6c:	79fb      	ldrb	r3, [r7, #7]
 8006b6e:	031a      	lsls	r2, r3, #12
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b78:	461a      	mov	r2, r3
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	3304      	adds	r3, #4
 8006b84:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	61bb      	str	r3, [r7, #24]
 8006b8c:	69ba      	ldr	r2, [r7, #24]
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d3eb      	bcc.n	8006b6c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3724      	adds	r7, #36	; 0x24
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b089      	sub	sp, #36	; 0x24
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	60f8      	str	r0, [r7, #12]
 8006baa:	60b9      	str	r1, [r7, #8]
 8006bac:	4613      	mov	r3, r2
 8006bae:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006bb8:	88fb      	ldrh	r3, [r7, #6]
 8006bba:	3303      	adds	r3, #3
 8006bbc:	089b      	lsrs	r3, r3, #2
 8006bbe:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	61bb      	str	r3, [r7, #24]
 8006bc4:	e00b      	b.n	8006bde <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	601a      	str	r2, [r3, #0]
    pDest++;
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	3304      	adds	r3, #4
 8006bd6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	61bb      	str	r3, [r7, #24]
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d3ef      	bcc.n	8006bc6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006be6:	69fb      	ldr	r3, [r7, #28]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3724      	adds	r7, #36	; 0x24
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	4013      	ands	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3714      	adds	r7, #20
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	f003 0301 	and.w	r3, r3, #1
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	370c      	adds	r7, #12
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
	...

08006c38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006c40:	2300      	movs	r3, #0
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	3301      	adds	r3, #1
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	4a13      	ldr	r2, [pc, #76]	; (8006c9c <USB_CoreReset+0x64>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d901      	bls.n	8006c56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e01b      	b.n	8006c8e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	691b      	ldr	r3, [r3, #16]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	daf2      	bge.n	8006c44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	f043 0201 	orr.w	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	3301      	adds	r3, #1
 8006c72:	60fb      	str	r3, [r7, #12]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4a09      	ldr	r2, [pc, #36]	; (8006c9c <USB_CoreReset+0x64>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d901      	bls.n	8006c80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e006      	b.n	8006c8e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f003 0301 	and.w	r3, r3, #1
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d0f0      	beq.n	8006c6e <USB_CoreReset+0x36>

  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	00030d40 	.word	0x00030d40

08006ca0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ca0:	b084      	sub	sp, #16
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b084      	sub	sp, #16
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	f107 001c 	add.w	r0, r7, #28
 8006cae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cde:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d018      	beq.n	8006d24 <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf4:	2b03      	cmp	r3, #3
 8006cf6:	d10a      	bne.n	8006d0e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68ba      	ldr	r2, [r7, #8]
 8006d02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006d06:	f043 0304 	orr.w	r3, r3, #4
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	e014      	b.n	8006d38 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006d1c:	f023 0304 	bic.w	r3, r3, #4
 8006d20:	6013      	str	r3, [r2, #0]
 8006d22:	e009      	b.n	8006d38 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006d32:	f023 0304 	bic.w	r3, r3, #4
 8006d36:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8006d38:	2110      	movs	r1, #16
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f7ff feb4 	bl	8006aa8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7ff fed7 	bl	8006af4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006d46:	2300      	movs	r3, #0
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	e015      	b.n	8006d78 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d58:	461a      	mov	r2, r3
 8006d5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d5e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	3301      	adds	r3, #1
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d3e5      	bcc.n	8006d4c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8006d80:	2101      	movs	r1, #1
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 f8ac 	bl	8006ee0 <USB_DriveVbus>

  HAL_Delay(200U);
 8006d88:	20c8      	movs	r0, #200	; 0xc8
 8006d8a:	f7fa fed7 	bl	8001b3c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d9a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00b      	beq.n	8006dc0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dae:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a14      	ldr	r2, [pc, #80]	; (8006e04 <USB_HostInit+0x164>)
 8006db4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a13      	ldr	r2, [pc, #76]	; (8006e08 <USB_HostInit+0x168>)
 8006dba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8006dbe:	e009      	b.n	8006dd4 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2280      	movs	r2, #128	; 0x80
 8006dc4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a10      	ldr	r2, [pc, #64]	; (8006e0c <USB_HostInit+0x16c>)
 8006dca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a10      	ldr	r2, [pc, #64]	; (8006e10 <USB_HostInit+0x170>)
 8006dd0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d105      	bne.n	8006de6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	f043 0210 	orr.w	r2, r3, #16
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	699a      	ldr	r2, [r3, #24]
 8006dea:	4b0a      	ldr	r3, [pc, #40]	; (8006e14 <USB_HostInit+0x174>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8006df2:	2300      	movs	r3, #0
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006dfe:	b004      	add	sp, #16
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	01000200 	.word	0x01000200
 8006e08:	00e00300 	.word	0x00e00300
 8006e0c:	00600080 	.word	0x00600080
 8006e10:	004000e0 	.word	0x004000e0
 8006e14:	a3200008 	.word	0xa3200008

08006e18 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	460b      	mov	r3, r1
 8006e22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006e36:	f023 0303 	bic.w	r3, r3, #3
 8006e3a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	78fb      	ldrb	r3, [r7, #3]
 8006e46:	f003 0303 	and.w	r3, r3, #3
 8006e4a:	68f9      	ldr	r1, [r7, #12]
 8006e4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006e50:	4313      	orrs	r3, r2
 8006e52:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006e54:	78fb      	ldrb	r3, [r7, #3]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d107      	bne.n	8006e6a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e60:	461a      	mov	r2, r3
 8006e62:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006e66:	6053      	str	r3, [r2, #4]
 8006e68:	e009      	b.n	8006e7e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8006e6a:	78fb      	ldrb	r3, [r7, #3]
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d106      	bne.n	8006e7e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e76:	461a      	mov	r2, r3
 8006e78:	f241 7370 	movw	r3, #6000	; 0x1770
 8006e7c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006eac:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	68fa      	ldr	r2, [r7, #12]
 8006eb2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eba:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006ebc:	2064      	movs	r0, #100	; 0x64
 8006ebe:	f7fa fe3d 	bl	8001b3c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006eca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ece:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006ed0:	200a      	movs	r0, #10
 8006ed2:	f7fa fe33 	bl	8001b3c <HAL_Delay>

  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3710      	adds	r7, #16
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	460b      	mov	r3, r1
 8006eea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006f04:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d109      	bne.n	8006f24 <USB_DriveVbus+0x44>
 8006f10:	78fb      	ldrb	r3, [r7, #3]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d106      	bne.n	8006f24 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006f1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006f22:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f2e:	d109      	bne.n	8006f44 <USB_DriveVbus+0x64>
 8006f30:	78fb      	ldrb	r3, [r7, #3]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d106      	bne.n	8006f44 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f42:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b085      	sub	sp, #20
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	0c5b      	lsrs	r3, r3, #17
 8006f70:	f003 0303 	and.w	r3, r3, #3
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	b29b      	uxth	r3, r3
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
	...

08006fa4 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b087      	sub	sp, #28
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	4608      	mov	r0, r1
 8006fae:	4611      	mov	r1, r2
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	70fb      	strb	r3, [r7, #3]
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	70bb      	strb	r3, [r7, #2]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8006fc6:	78fb      	ldrb	r3, [r7, #3]
 8006fc8:	015a      	lsls	r2, r3, #5
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	4413      	add	r3, r2
 8006fce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fd8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006fda:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006fde:	2b03      	cmp	r3, #3
 8006fe0:	d87e      	bhi.n	80070e0 <USB_HC_Init+0x13c>
 8006fe2:	a201      	add	r2, pc, #4	; (adr r2, 8006fe8 <USB_HC_Init+0x44>)
 8006fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe8:	08006ff9 	.word	0x08006ff9
 8006fec:	080070a3 	.word	0x080070a3
 8006ff0:	08006ff9 	.word	0x08006ff9
 8006ff4:	08007065 	.word	0x08007065
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006ff8:	78fb      	ldrb	r3, [r7, #3]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007004:	461a      	mov	r2, r3
 8007006:	f240 439d 	movw	r3, #1181	; 0x49d
 800700a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800700c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007010:	2b00      	cmp	r3, #0
 8007012:	da10      	bge.n	8007036 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007014:	78fb      	ldrb	r3, [r7, #3]
 8007016:	015a      	lsls	r2, r3, #5
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	4413      	add	r3, r2
 800701c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	78fa      	ldrb	r2, [r7, #3]
 8007024:	0151      	lsls	r1, r2, #5
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	440a      	add	r2, r1
 800702a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800702e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007032:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8007034:	e057      	b.n	80070e6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800703a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800703e:	2b00      	cmp	r3, #0
 8007040:	d051      	beq.n	80070e6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8007042:	78fb      	ldrb	r3, [r7, #3]
 8007044:	015a      	lsls	r2, r3, #5
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	4413      	add	r3, r2
 800704a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	78fa      	ldrb	r2, [r7, #3]
 8007052:	0151      	lsls	r1, r2, #5
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	440a      	add	r2, r1
 8007058:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800705c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007060:	60d3      	str	r3, [r2, #12]
      break;
 8007062:	e040      	b.n	80070e6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007064:	78fb      	ldrb	r3, [r7, #3]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	4413      	add	r3, r2
 800706c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007070:	461a      	mov	r2, r3
 8007072:	f240 639d 	movw	r3, #1693	; 0x69d
 8007076:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007078:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800707c:	2b00      	cmp	r3, #0
 800707e:	da34      	bge.n	80070ea <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007080:	78fb      	ldrb	r3, [r7, #3]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	4413      	add	r3, r2
 8007088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	78fa      	ldrb	r2, [r7, #3]
 8007090:	0151      	lsls	r1, r2, #5
 8007092:	68ba      	ldr	r2, [r7, #8]
 8007094:	440a      	add	r2, r1
 8007096:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800709a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800709e:	60d3      	str	r3, [r2, #12]
      }

      break;
 80070a0:	e023      	b.n	80070ea <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80070a2:	78fb      	ldrb	r3, [r7, #3]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070ae:	461a      	mov	r2, r3
 80070b0:	f240 2325 	movw	r3, #549	; 0x225
 80070b4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80070b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	da17      	bge.n	80070ee <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80070be:	78fb      	ldrb	r3, [r7, #3]
 80070c0:	015a      	lsls	r2, r3, #5
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	4413      	add	r3, r2
 80070c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	78fa      	ldrb	r2, [r7, #3]
 80070ce:	0151      	lsls	r1, r2, #5
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	440a      	add	r2, r1
 80070d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070d8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80070dc:	60d3      	str	r3, [r2, #12]
      }
      break;
 80070de:	e006      	b.n	80070ee <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	75fb      	strb	r3, [r7, #23]
      break;
 80070e4:	e004      	b.n	80070f0 <USB_HC_Init+0x14c>
      break;
 80070e6:	bf00      	nop
 80070e8:	e002      	b.n	80070f0 <USB_HC_Init+0x14c>
      break;
 80070ea:	bf00      	nop
 80070ec:	e000      	b.n	80070f0 <USB_HC_Init+0x14c>
      break;
 80070ee:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070f6:	699a      	ldr	r2, [r3, #24]
 80070f8:	78fb      	ldrb	r3, [r7, #3]
 80070fa:	f003 030f 	and.w	r3, r3, #15
 80070fe:	2101      	movs	r1, #1
 8007100:	fa01 f303 	lsl.w	r3, r1, r3
 8007104:	68b9      	ldr	r1, [r7, #8]
 8007106:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800710a:	4313      	orrs	r3, r2
 800710c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800711a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800711e:	2b00      	cmp	r3, #0
 8007120:	da03      	bge.n	800712a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007122:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007126:	613b      	str	r3, [r7, #16]
 8007128:	e001      	b.n	800712e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800712a:	2300      	movs	r3, #0
 800712c:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800712e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007132:	2b02      	cmp	r3, #2
 8007134:	d103      	bne.n	800713e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007136:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800713a:	60fb      	str	r3, [r7, #12]
 800713c:	e001      	b.n	8007142 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800713e:	2300      	movs	r3, #0
 8007140:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007142:	787b      	ldrb	r3, [r7, #1]
 8007144:	059b      	lsls	r3, r3, #22
 8007146:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800714a:	78bb      	ldrb	r3, [r7, #2]
 800714c:	02db      	lsls	r3, r3, #11
 800714e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007152:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007154:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007158:	049b      	lsls	r3, r3, #18
 800715a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800715e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007160:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007162:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007166:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800716c:	78fb      	ldrb	r3, [r7, #3]
 800716e:	0159      	lsls	r1, r3, #5
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	440b      	add	r3, r1
 8007174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007178:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800717e:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8007180:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007184:	2b03      	cmp	r3, #3
 8007186:	d10f      	bne.n	80071a8 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8007188:	78fb      	ldrb	r3, [r7, #3]
 800718a:	015a      	lsls	r2, r3, #5
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	4413      	add	r3, r2
 8007190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	78fa      	ldrb	r2, [r7, #3]
 8007198:	0151      	lsls	r1, r2, #5
 800719a:	68ba      	ldr	r2, [r7, #8]
 800719c:	440a      	add	r2, r1
 800719e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80071a6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	371c      	adds	r7, #28
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop

080071b8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b08c      	sub	sp, #48	; 0x30
 80071bc:	af02      	add	r7, sp, #8
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	4613      	mov	r3, r2
 80071c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	785b      	ldrb	r3, [r3, #1]
 80071ce:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80071d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071d4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d028      	beq.n	8007234 <USB_HC_StartXfer+0x7c>
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	791b      	ldrb	r3, [r3, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d124      	bne.n	8007234 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d10b      	bne.n	8007208 <USB_HC_StartXfer+0x50>
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	795b      	ldrb	r3, [r3, #5]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d107      	bne.n	8007208 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	785b      	ldrb	r3, [r3, #1]
 80071fc:	4619      	mov	r1, r3
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f000 fa2e 	bl	8007660 <USB_DoPing>
      return HAL_OK;
 8007204:	2300      	movs	r3, #0
 8007206:	e112      	b.n	800742e <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8007208:	79fb      	ldrb	r3, [r7, #7]
 800720a:	2b01      	cmp	r3, #1
 800720c:	d112      	bne.n	8007234 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	015a      	lsls	r2, r3, #5
 8007212:	6a3b      	ldr	r3, [r7, #32]
 8007214:	4413      	add	r3, r2
 8007216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	69fa      	ldr	r2, [r7, #28]
 800721e:	0151      	lsls	r1, r2, #5
 8007220:	6a3a      	ldr	r2, [r7, #32]
 8007222:	440a      	add	r2, r1
 8007224:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007228:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800722c:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	2200      	movs	r2, #0
 8007232:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d018      	beq.n	800726e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	8912      	ldrh	r2, [r2, #8]
 8007244:	4413      	add	r3, r2
 8007246:	3b01      	subs	r3, #1
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	8912      	ldrh	r2, [r2, #8]
 800724c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007250:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007252:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007254:	8b7b      	ldrh	r3, [r7, #26]
 8007256:	429a      	cmp	r2, r3
 8007258:	d90b      	bls.n	8007272 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800725a:	8b7b      	ldrh	r3, [r7, #26]
 800725c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800725e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	8912      	ldrh	r2, [r2, #8]
 8007264:	fb02 f203 	mul.w	r2, r2, r3
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	611a      	str	r2, [r3, #16]
 800726c:	e001      	b.n	8007272 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800726e:	2301      	movs	r3, #1
 8007270:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	78db      	ldrb	r3, [r3, #3]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d006      	beq.n	8007288 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800727a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	8912      	ldrh	r2, [r2, #8]
 8007280:	fb02 f203 	mul.w	r2, r2, r3
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007290:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007292:	04d9      	lsls	r1, r3, #19
 8007294:	4b68      	ldr	r3, [pc, #416]	; (8007438 <USB_HC_StartXfer+0x280>)
 8007296:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007298:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	7a9b      	ldrb	r3, [r3, #10]
 800729e:	075b      	lsls	r3, r3, #29
 80072a0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80072a4:	69f9      	ldr	r1, [r7, #28]
 80072a6:	0148      	lsls	r0, r1, #5
 80072a8:	6a39      	ldr	r1, [r7, #32]
 80072aa:	4401      	add	r1, r0
 80072ac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80072b0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80072b2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80072b4:	79fb      	ldrb	r3, [r7, #7]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d009      	beq.n	80072ce <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	68d9      	ldr	r1, [r3, #12]
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072ca:	460a      	mov	r2, r1
 80072cc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80072ce:	6a3b      	ldr	r3, [r7, #32]
 80072d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	2b00      	cmp	r3, #0
 80072dc:	bf0c      	ite	eq
 80072de:	2301      	moveq	r3, #1
 80072e0:	2300      	movne	r3, #0
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	69fa      	ldr	r2, [r7, #28]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	6a3a      	ldr	r2, [r7, #32]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007300:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007304:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	6a3b      	ldr	r3, [r7, #32]
 800730c:	4413      	add	r3, r2
 800730e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	7e7b      	ldrb	r3, [r7, #25]
 8007316:	075b      	lsls	r3, r3, #29
 8007318:	69f9      	ldr	r1, [r7, #28]
 800731a:	0148      	lsls	r0, r1, #5
 800731c:	6a39      	ldr	r1, [r7, #32]
 800731e:	4401      	add	r1, r0
 8007320:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007324:	4313      	orrs	r3, r2
 8007326:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	015a      	lsls	r2, r3, #5
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	4413      	add	r3, r2
 8007330:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a41      	ldr	r2, [pc, #260]	; (800743c <USB_HC_StartXfer+0x284>)
 8007338:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800733a:	4b40      	ldr	r3, [pc, #256]	; (800743c <USB_HC_StartXfer+0x284>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007342:	4a3e      	ldr	r2, [pc, #248]	; (800743c <USB_HC_StartXfer+0x284>)
 8007344:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	78db      	ldrb	r3, [r3, #3]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d006      	beq.n	800735c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800734e:	4b3b      	ldr	r3, [pc, #236]	; (800743c <USB_HC_StartXfer+0x284>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007356:	4a39      	ldr	r2, [pc, #228]	; (800743c <USB_HC_StartXfer+0x284>)
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	e005      	b.n	8007368 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800735c:	4b37      	ldr	r3, [pc, #220]	; (800743c <USB_HC_StartXfer+0x284>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007364:	4a35      	ldr	r2, [pc, #212]	; (800743c <USB_HC_StartXfer+0x284>)
 8007366:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007368:	4b34      	ldr	r3, [pc, #208]	; (800743c <USB_HC_StartXfer+0x284>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007370:	4a32      	ldr	r2, [pc, #200]	; (800743c <USB_HC_StartXfer+0x284>)
 8007372:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	4413      	add	r3, r2
 800737c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007380:	461a      	mov	r2, r3
 8007382:	4b2e      	ldr	r3, [pc, #184]	; (800743c <USB_HC_StartXfer+0x284>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8007388:	79fb      	ldrb	r3, [r7, #7]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d14e      	bne.n	800742c <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	78db      	ldrb	r3, [r3, #3]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d14a      	bne.n	800742c <USB_HC_StartXfer+0x274>
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d046      	beq.n	800742c <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	79db      	ldrb	r3, [r3, #7]
 80073a2:	2b03      	cmp	r3, #3
 80073a4:	d830      	bhi.n	8007408 <USB_HC_StartXfer+0x250>
 80073a6:	a201      	add	r2, pc, #4	; (adr r2, 80073ac <USB_HC_StartXfer+0x1f4>)
 80073a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ac:	080073bd 	.word	0x080073bd
 80073b0:	080073e1 	.word	0x080073e1
 80073b4:	080073bd 	.word	0x080073bd
 80073b8:	080073e1 	.word	0x080073e1
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	3303      	adds	r3, #3
 80073c2:	089b      	lsrs	r3, r3, #2
 80073c4:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80073c6:	8afa      	ldrh	r2, [r7, #22]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d91c      	bls.n	800740c <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	699b      	ldr	r3, [r3, #24]
 80073d6:	f043 0220 	orr.w	r2, r3, #32
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	619a      	str	r2, [r3, #24]
          }
          break;
 80073de:	e015      	b.n	800740c <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	3303      	adds	r3, #3
 80073e6:	089b      	lsrs	r3, r3, #2
 80073e8:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80073ea:	8afa      	ldrh	r2, [r7, #22]
 80073ec:	6a3b      	ldr	r3, [r7, #32]
 80073ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073f2:	691b      	ldr	r3, [r3, #16]
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d90a      	bls.n	8007410 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	619a      	str	r2, [r3, #24]
          }
          break;
 8007406:	e003      	b.n	8007410 <USB_HC_StartXfer+0x258>

        default:
          break;
 8007408:	bf00      	nop
 800740a:	e002      	b.n	8007412 <USB_HC_StartXfer+0x25a>
          break;
 800740c:	bf00      	nop
 800740e:	e000      	b.n	8007412 <USB_HC_StartXfer+0x25a>
          break;
 8007410:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	68d9      	ldr	r1, [r3, #12]
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	785a      	ldrb	r2, [r3, #1]
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	b298      	uxth	r0, r3
 8007420:	2300      	movs	r3, #0
 8007422:	9300      	str	r3, [sp, #0]
 8007424:	4603      	mov	r3, r0
 8007426:	68f8      	ldr	r0, [r7, #12]
 8007428:	f7ff fb86 	bl	8006b38 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3728      	adds	r7, #40	; 0x28
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	1ff80000 	.word	0x1ff80000
 800743c:	200013a0 	.word	0x200013a0

08007440 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007452:	695b      	ldr	r3, [r3, #20]
 8007454:	b29b      	uxth	r3, r3
}
 8007456:	4618      	mov	r0, r3
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007462:	b480      	push	{r7}
 8007464:	b087      	sub	sp, #28
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
 800746a:	460b      	mov	r3, r1
 800746c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8007472:	78fb      	ldrb	r3, [r7, #3]
 8007474:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	015a      	lsls	r2, r3, #5
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	4413      	add	r3, r2
 8007482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	0c9b      	lsrs	r3, r3, #18
 800748a:	f003 0303 	and.w	r3, r3, #3
 800748e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d002      	beq.n	800749c <USB_HC_Halt+0x3a>
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	2b02      	cmp	r3, #2
 800749a:	d16c      	bne.n	8007576 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	0151      	lsls	r1, r2, #5
 80074ae:	693a      	ldr	r2, [r7, #16]
 80074b0:	440a      	add	r2, r1
 80074b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80074ba:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d143      	bne.n	8007550 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	0151      	lsls	r1, r2, #5
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	440a      	add	r2, r1
 80074de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074e6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	015a      	lsls	r2, r3, #5
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	4413      	add	r3, r2
 80074f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	0151      	lsls	r1, r2, #5
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	440a      	add	r2, r1
 80074fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007502:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007506:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	015a      	lsls	r2, r3, #5
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	4413      	add	r3, r2
 8007510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	0151      	lsls	r1, r2, #5
 800751a:	693a      	ldr	r2, [r7, #16]
 800751c:	440a      	add	r2, r1
 800751e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007522:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007526:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	3301      	adds	r3, #1
 800752c:	617b      	str	r3, [r7, #20]
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007534:	d81d      	bhi.n	8007572 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	015a      	lsls	r2, r3, #5
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	4413      	add	r3, r2
 800753e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007548:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800754c:	d0ec      	beq.n	8007528 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800754e:	e080      	b.n	8007652 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	015a      	lsls	r2, r3, #5
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	4413      	add	r3, r2
 8007558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	0151      	lsls	r1, r2, #5
 8007562:	693a      	ldr	r2, [r7, #16]
 8007564:	440a      	add	r2, r1
 8007566:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800756a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800756e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007570:	e06f      	b.n	8007652 <USB_HC_Halt+0x1f0>
          break;
 8007572:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007574:	e06d      	b.n	8007652 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	4413      	add	r3, r2
 800757e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	0151      	lsls	r1, r2, #5
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	440a      	add	r2, r1
 800758c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007594:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d143      	bne.n	800762e <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	015a      	lsls	r2, r3, #5
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	4413      	add	r3, r2
 80075ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	0151      	lsls	r1, r2, #5
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	440a      	add	r2, r1
 80075bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075c4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	015a      	lsls	r2, r3, #5
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	4413      	add	r3, r2
 80075ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68fa      	ldr	r2, [r7, #12]
 80075d6:	0151      	lsls	r1, r2, #5
 80075d8:	693a      	ldr	r2, [r7, #16]
 80075da:	440a      	add	r2, r1
 80075dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075e4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	0151      	lsls	r1, r2, #5
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	440a      	add	r2, r1
 80075fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007600:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007604:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	3301      	adds	r3, #1
 800760a:	617b      	str	r3, [r7, #20]
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007612:	d81d      	bhi.n	8007650 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	015a      	lsls	r2, r3, #5
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	4413      	add	r3, r2
 800761c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007626:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800762a:	d0ec      	beq.n	8007606 <USB_HC_Halt+0x1a4>
 800762c:	e011      	b.n	8007652 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	015a      	lsls	r2, r3, #5
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	4413      	add	r3, r2
 8007636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	0151      	lsls	r1, r2, #5
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	440a      	add	r2, r1
 8007644:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007648:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800764c:	6013      	str	r3, [r2, #0]
 800764e:	e000      	b.n	8007652 <USB_HC_Halt+0x1f0>
          break;
 8007650:	bf00      	nop
    }
  }

  return HAL_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	371c      	adds	r7, #28
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007660:	b480      	push	{r7}
 8007662:	b087      	sub	sp, #28
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	460b      	mov	r3, r1
 800766a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007670:	78fb      	ldrb	r3, [r7, #3]
 8007672:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007674:	2301      	movs	r3, #1
 8007676:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	04da      	lsls	r2, r3, #19
 800767c:	4b15      	ldr	r3, [pc, #84]	; (80076d4 <USB_DoPing+0x74>)
 800767e:	4013      	ands	r3, r2
 8007680:	693a      	ldr	r2, [r7, #16]
 8007682:	0151      	lsls	r1, r2, #5
 8007684:	697a      	ldr	r2, [r7, #20]
 8007686:	440a      	add	r2, r1
 8007688:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800768c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007690:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	015a      	lsls	r2, r3, #5
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	4413      	add	r3, r2
 800769a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80076a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80076b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	015a      	lsls	r2, r3, #5
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	4413      	add	r3, r2
 80076ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076be:	461a      	mov	r2, r3
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	1ff80000 	.word	0x1ff80000

080076d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f7ff f9a1 	bl	8006a30 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80076ee:	2110      	movs	r1, #16
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff f9d9 	bl	8006aa8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7ff f9fc 	bl	8006af4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80076fc:	2300      	movs	r3, #0
 80076fe:	613b      	str	r3, [r7, #16]
 8007700:	e01f      	b.n	8007742 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	4413      	add	r3, r2
 800770a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007718:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007720:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007728:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	015a      	lsls	r2, r3, #5
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	4413      	add	r3, r2
 8007732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007736:	461a      	mov	r2, r3
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	3301      	adds	r3, #1
 8007740:	613b      	str	r3, [r7, #16]
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	2b0f      	cmp	r3, #15
 8007746:	d9dc      	bls.n	8007702 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007748:	2300      	movs	r3, #0
 800774a:	613b      	str	r3, [r7, #16]
 800774c:	e034      	b.n	80077b8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	015a      	lsls	r2, r3, #5
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	4413      	add	r3, r2
 8007756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007764:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800776c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007774:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	015a      	lsls	r2, r3, #5
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	4413      	add	r3, r2
 800777e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007782:	461a      	mov	r2, r3
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	3301      	adds	r3, #1
 800778c:	617b      	str	r3, [r7, #20]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007794:	d80c      	bhi.n	80077b0 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	015a      	lsls	r2, r3, #5
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4413      	add	r3, r2
 800779e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80077a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80077ac:	d0ec      	beq.n	8007788 <USB_StopHost+0xb0>
 80077ae:	e000      	b.n	80077b2 <USB_StopHost+0xda>
        break;
 80077b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	3301      	adds	r3, #1
 80077b6:	613b      	str	r3, [r7, #16]
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	2b0f      	cmp	r3, #15
 80077bc:	d9c7      	bls.n	800774e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077c4:	461a      	mov	r2, r3
 80077c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077d2:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f7ff f91a 	bl	8006a0e <USB_EnableGlobalInt>

  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3718      	adds	r7, #24
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	4613      	mov	r3, r2
 80077f0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d101      	bne.n	80077fc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80077f8:	2302      	movs	r3, #2
 80077fa:	e019      	b.n	8007830 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	79fa      	ldrb	r2, [r7, #7]
 8007800:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2200      	movs	r2, #0
 8007808:	f8c3 25c8 	str.w	r2, [r3, #1480]	; 0x5c8
  phost->ClassNumber = 0U;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	f8c3 25cc 	str.w	r2, [r3, #1484]	; 0x5cc

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f000 f80f 	bl	8007838 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d003      	beq.n	8007828 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f002 fdc7 	bl	800a3bc <USBH_LL_Init>

  return USBH_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007840:	2300      	movs	r3, #0
 8007842:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8007844:	e009      	b.n	800785a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	f502 72ba 	add.w	r2, r2, #372	; 0x174
 800784e:	2100      	movs	r1, #0
 8007850:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	3301      	adds	r3, #1
 8007858:	60fb      	str	r3, [r7, #12]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2b0e      	cmp	r3, #14
 800785e:	d9f2      	bls.n	8007846 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]
 8007864:	e008      	b.n	8007878 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	4413      	add	r3, r2
 800786c:	331c      	adds	r3, #28
 800786e:	2200      	movs	r2, #0
 8007870:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	3301      	adds	r3, #1
 8007876:	60fb      	str	r3, [r7, #12]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800787e:	d3f2      	bcc.n	8007866 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c

  phost->Control.state = CTRL_SETUP;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2240      	movs	r2, #64	; 0x40
 80078a4:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
  phost->device.speed   = USBH_SPEED_FULL;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d

  return USBH_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b085      	sub	sp, #20
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 80078d4:	2300      	movs	r3, #0
 80078d6:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d018      	beq.n	8007910 <USBH_RegisterClass+0x46>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f8d3 35cc 	ldr.w	r3, [r3, #1484]	; 0x5cc
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d110      	bne.n	800790a <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f8d3 35cc 	ldr.w	r3, [r3, #1484]	; 0x5cc
 80078ee:	1c59      	adds	r1, r3, #1
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	f8c2 15cc 	str.w	r1, [r2, #1484]	; 0x5cc
 80078f6:	687a      	ldr	r2, [r7, #4]
 80078f8:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	4413      	add	r3, r2
 8007900:	683a      	ldr	r2, [r7, #0]
 8007902:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8007904:	2300      	movs	r3, #0
 8007906:	73fb      	strb	r3, [r7, #15]
 8007908:	e004      	b.n	8007914 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800790a:	2302      	movs	r3, #2
 800790c:	73fb      	strb	r3, [r7, #15]
 800790e:	e001      	b.n	8007914 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007910:	2302      	movs	r3, #2
 8007912:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007914:	7bfb      	ldrb	r3, [r7, #15]
}
 8007916:	4618      	mov	r0, r3
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr

08007922 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007922:	b480      	push	{r7}
 8007924:	b085      	sub	sp, #20
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
 800792a:	460b      	mov	r3, r1
 800792c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8007938:	78fa      	ldrb	r2, [r7, #3]
 800793a:	429a      	cmp	r2, r3
 800793c:	d204      	bcs.n	8007948 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	78fa      	ldrb	r2, [r7, #3]
 8007942:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8007946:	e001      	b.n	800794c <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007948:	2302      	movs	r3, #2
 800794a:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3714      	adds	r7, #20
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr

0800795a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800795a:	b480      	push	{r7}
 800795c:	b087      	sub	sp, #28
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
 8007962:	4608      	mov	r0, r1
 8007964:	4611      	mov	r1, r2
 8007966:	461a      	mov	r2, r3
 8007968:	4603      	mov	r3, r0
 800796a:	70fb      	strb	r3, [r7, #3]
 800796c:	460b      	mov	r3, r1
 800796e:	70bb      	strb	r3, [r7, #2]
 8007970:	4613      	mov	r3, r2
 8007972:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8007978:	2300      	movs	r3, #0
 800797a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8007982:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007984:	e025      	b.n	80079d2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007986:	7dfb      	ldrb	r3, [r7, #23]
 8007988:	225a      	movs	r2, #90	; 0x5a
 800798a:	fb02 f303 	mul.w	r3, r2, r3
 800798e:	3308      	adds	r3, #8
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	4413      	add	r3, r2
 8007994:	3302      	adds	r3, #2
 8007996:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	795b      	ldrb	r3, [r3, #5]
 800799c:	78fa      	ldrb	r2, [r7, #3]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d002      	beq.n	80079a8 <USBH_FindInterface+0x4e>
 80079a2:	78fb      	ldrb	r3, [r7, #3]
 80079a4:	2bff      	cmp	r3, #255	; 0xff
 80079a6:	d111      	bne.n	80079cc <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 80079ac:	78ba      	ldrb	r2, [r7, #2]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d002      	beq.n	80079b8 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 80079b2:	78bb      	ldrb	r3, [r7, #2]
 80079b4:	2bff      	cmp	r3, #255	; 0xff
 80079b6:	d109      	bne.n	80079cc <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 80079bc:	787a      	ldrb	r2, [r7, #1]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d002      	beq.n	80079c8 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80079c2:	787b      	ldrb	r3, [r7, #1]
 80079c4:	2bff      	cmp	r3, #255	; 0xff
 80079c6:	d101      	bne.n	80079cc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80079c8:	7dfb      	ldrb	r3, [r7, #23]
 80079ca:	e006      	b.n	80079da <USBH_FindInterface+0x80>
    }
    if_ix++;
 80079cc:	7dfb      	ldrb	r3, [r7, #23]
 80079ce:	3301      	adds	r3, #1
 80079d0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80079d2:	7dfb      	ldrb	r3, [r7, #23]
 80079d4:	2b09      	cmp	r3, #9
 80079d6:	d9d6      	bls.n	8007986 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80079d8:	23ff      	movs	r3, #255	; 0xff
}
 80079da:	4618      	mov	r0, r3
 80079dc:	371c      	adds	r7, #28
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr

080079e6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	b082      	sub	sp, #8
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f002 fd22 	bl	800a438 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 80079f4:	2101      	movs	r1, #1
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f002 fdee 	bl	800a5d8 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
	...

08007a08 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b088      	sub	sp, #32
 8007a0c:	af04      	add	r7, sp, #16
 8007a0e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007a10:	2302      	movs	r3, #2
 8007a12:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007a14:	2300      	movs	r3, #0
 8007a16:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 faee 	bl	8007ffa <USBH_IsPortEnabled>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d10c      	bne.n	8007a3e <USBH_Process+0x36>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d007      	beq.n	8007a3e <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	781b      	ldrb	r3, [r3, #0]
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	2b03      	cmp	r3, #3
 8007a36:	d002      	beq.n	8007a3e <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2203      	movs	r2, #3
 8007a3c:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b0b      	cmp	r3, #11
 8007a46:	f200 814e 	bhi.w	8007ce6 <USBH_Process+0x2de>
 8007a4a:	a201      	add	r2, pc, #4	; (adr r2, 8007a50 <USBH_Process+0x48>)
 8007a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a50:	08007a81 	.word	0x08007a81
 8007a54:	08007aa3 	.word	0x08007aa3
 8007a58:	08007ab7 	.word	0x08007ab7
 8007a5c:	08007cc1 	.word	0x08007cc1
 8007a60:	08007ce7 	.word	0x08007ce7
 8007a64:	08007b45 	.word	0x08007b45
 8007a68:	08007c77 	.word	0x08007c77
 8007a6c:	08007b75 	.word	0x08007b75
 8007a70:	08007b95 	.word	0x08007b95
 8007a74:	08007bb5 	.word	0x08007bb5
 8007a78:	08007be3 	.word	0x08007be3
 8007a7c:	08007ca9 	.word	0x08007ca9
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	f000 812e 	beq.w	8007cea <USBH_Process+0x2e2>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8007a94:	20c8      	movs	r0, #200	; 0xc8
 8007a96:	f002 fdef 	bl	800a678 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f002 fd0f 	bl	800a4be <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8007aa0:	e123      	b.n	8007cea <USBH_Process+0x2e2>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	f040 8120 	bne.w	8007cee <USBH_Process+0x2e6>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2202      	movs	r2, #2
 8007ab2:	701a      	strb	r2, [r3, #0]
    }
    break;
 8007ab4:	e11b      	b.n	8007cee <USBH_Process+0x2e6>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8007ab6:	2064      	movs	r0, #100	; 0x64
 8007ab8:	f002 fdde 	bl	800a678 <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f002 fcd9 	bl	800a474 <USBH_LL_GetSpeed>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d

    phost->gState = HOST_ENUMERATION;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2205      	movs	r2, #5
 8007ad0:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f001 f868 	bl	8008baa <USBH_AllocPipe>
 8007ada:	4603      	mov	r3, r0
 8007adc:	461a      	mov	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8007ae2:	2180      	movs	r1, #128	; 0x80
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f001 f860 	bl	8008baa <USBH_AllocPipe>
 8007aea:	4603      	mov	r3, r0
 8007aec:	461a      	mov	r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	7919      	ldrb	r1, [r3, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f893 021c 	ldrb.w	r0, [r3, #540]	; 0x21c
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8007b06:	b292      	uxth	r2, r2
 8007b08:	9202      	str	r2, [sp, #8]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	9201      	str	r2, [sp, #4]
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	4603      	mov	r3, r0
 8007b12:	2280      	movs	r2, #128	; 0x80
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f001 f819 	bl	8008b4c <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	7959      	ldrb	r1, [r3, #5]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f893 021c 	ldrb.w	r0, [r3, #540]	; 0x21c
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8007b2e:	b292      	uxth	r2, r2
 8007b30:	9202      	str	r2, [sp, #8]
 8007b32:	2200      	movs	r2, #0
 8007b34:	9201      	str	r2, [sp, #4]
 8007b36:	9300      	str	r3, [sp, #0]
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f001 f805 	bl	8008b4c <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8007b42:	e0e5      	b.n	8007d10 <USBH_Process+0x308>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f8e9 	bl	8007d1c <USBH_HandleEnum>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f040 80d0 	bne.w	8007cf2 <USBH_Process+0x2ea>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2200      	movs	r2, #0
 8007b56:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 3233 	ldrb.w	r3, [r3, #563]	; 0x233
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d103      	bne.n	8007b6c <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2208      	movs	r2, #8
 8007b68:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8007b6a:	e0c2      	b.n	8007cf2 <USBH_Process+0x2ea>
        phost->gState  = HOST_INPUT;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2207      	movs	r2, #7
 8007b70:	701a      	strb	r2, [r3, #0]
    break;
 8007b72:	e0be      	b.n	8007cf2 <USBH_Process+0x2ea>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f000 80bb 	beq.w	8007cf6 <USBH_Process+0x2ee>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 8007b86:	2101      	movs	r1, #1
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2208      	movs	r2, #8
 8007b90:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007b92:	e0b0      	b.n	8007cf6 <USBH_Process+0x2ee>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f893 3239 	ldrb.w	r3, [r3, #569]	; 0x239
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fb59 	bl	8008256 <USBH_SetCfg>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f040 80a7 	bne.w	8007cfa <USBH_Process+0x2f2>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2209      	movs	r2, #9
 8007bb0:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8007bb2:	e0a2      	b.n	8007cfa <USBH_Process+0x2f2>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 323b 	ldrb.w	r3, [r3, #571]	; 0x23b
 8007bba:	f003 0320 	and.w	r3, r3, #32
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00b      	beq.n	8007bda <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007bc2:	2101      	movs	r1, #1
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 fb69 	bl	800829c <USBH_SetFeature>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f040 8096 	bne.w	8007cfe <USBH_Process+0x2f6>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	220a      	movs	r2, #10
 8007bd6:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8007bd8:	e091      	b.n	8007cfe <USBH_Process+0x2f6>
      phost->gState  = HOST_CHECK_CLASS;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	220a      	movs	r2, #10
 8007bde:	701a      	strb	r2, [r3, #0]
    break;
 8007be0:	e08d      	b.n	8007cfe <USBH_Process+0x2f6>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f8d3 35cc 	ldr.w	r3, [r3, #1484]	; 0x5cc
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 808a 	beq.w	8007d02 <USBH_Process+0x2fa>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f8c3 25c8 	str.w	r2, [r3, #1480]	; 0x5c8

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	73fb      	strb	r3, [r7, #15]
 8007bfa:	e019      	b.n	8007c30 <USBH_Process+0x228>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007bfc:	7bfb      	ldrb	r3, [r7, #15]
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	791a      	ldrb	r2, [r3, #4]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f893 3243 	ldrb.w	r3, [r3, #579]	; 0x243
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d109      	bne.n	8007c2a <USBH_Process+0x222>
        {
          phost->pActiveClass = phost->pClass[idx];
 8007c16:	7bfb      	ldrb	r3, [r7, #15]
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4413      	add	r3, r2
 8007c22:	685a      	ldr	r2, [r3, #4]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8c3 25c8 	str.w	r2, [r3, #1480]	; 0x5c8
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007c2a:	7bfb      	ldrb	r3, [r7, #15]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	73fb      	strb	r3, [r7, #15]
 8007c30:	7bfb      	ldrb	r3, [r7, #15]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0e2      	beq.n	8007bfc <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d016      	beq.n	8007c6e <USBH_Process+0x266>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	4798      	blx	r3
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d109      	bne.n	8007c66 <USBH_Process+0x25e>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2206      	movs	r2, #6
 8007c56:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 8007c5e:	2103      	movs	r1, #3
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8007c64:	e04d      	b.n	8007d02 <USBH_Process+0x2fa>
          phost->gState  = HOST_ABORT_STATE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	220d      	movs	r2, #13
 8007c6a:	701a      	strb	r2, [r3, #0]
    break;
 8007c6c:	e049      	b.n	8007d02 <USBH_Process+0x2fa>
        phost->gState  = HOST_ABORT_STATE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	220d      	movs	r2, #13
 8007c72:	701a      	strb	r2, [r3, #0]
    break;
 8007c74:	e045      	b.n	8007d02 <USBH_Process+0x2fa>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00f      	beq.n	8007ca0 <USBH_Process+0x298>
    {
      status = phost->pActiveClass->Requests(phost);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	4798      	blx	r3
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8007c90:	7bbb      	ldrb	r3, [r7, #14]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d136      	bne.n	8007d06 <USBH_Process+0x2fe>
      {
        phost->gState  = HOST_CLASS;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	220b      	movs	r2, #11
 8007c9c:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8007c9e:	e032      	b.n	8007d06 <USBH_Process+0x2fe>
      phost->gState  = HOST_ABORT_STATE;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	220d      	movs	r2, #13
 8007ca4:	701a      	strb	r2, [r3, #0]
    break;
 8007ca6:	e02e      	b.n	8007d06 <USBH_Process+0x2fe>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d02b      	beq.n	8007d0a <USBH_Process+0x302>
    {
      phost->pActiveClass->BgndProcess(phost);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	4798      	blx	r3
    }
    break;
 8007cbe:	e024      	b.n	8007d0a <USBH_Process+0x302>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7ff fdb9 	bl	8007838 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d01e      	beq.n	8007d0e <USBH_Process+0x306>
    {
      phost->pActiveClass->DeInit(phost);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f8c3 25c8 	str.w	r2, [r3, #1480]	; 0x5c8
    }
    break;
 8007ce4:	e013      	b.n	8007d0e <USBH_Process+0x306>

  case HOST_ABORT_STATE:
  default :
    break;
 8007ce6:	bf00      	nop
 8007ce8:	e012      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007cea:	bf00      	nop
 8007cec:	e010      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007cee:	bf00      	nop
 8007cf0:	e00e      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007cf2:	bf00      	nop
 8007cf4:	e00c      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007cf6:	bf00      	nop
 8007cf8:	e00a      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007cfa:	bf00      	nop
 8007cfc:	e008      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007cfe:	bf00      	nop
 8007d00:	e006      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007d02:	bf00      	nop
 8007d04:	e004      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007d06:	bf00      	nop
 8007d08:	e002      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007d0a:	bf00      	nop
 8007d0c:	e000      	b.n	8007d10 <USBH_Process+0x308>
    break;
 8007d0e:	bf00      	nop
  }
 return USBH_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop

08007d1c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b088      	sub	sp, #32
 8007d20:	af04      	add	r7, sp, #16
 8007d22:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007d24:	2301      	movs	r3, #1
 8007d26:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	785b      	ldrb	r3, [r3, #1]
 8007d2c:	2b07      	cmp	r3, #7
 8007d2e:	f200 80f8 	bhi.w	8007f22 <USBH_HandleEnum+0x206>
 8007d32:	a201      	add	r2, pc, #4	; (adr r2, 8007d38 <USBH_HandleEnum+0x1c>)
 8007d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d38:	08007d59 	.word	0x08007d59
 8007d3c:	08007dcb 	.word	0x08007dcb
 8007d40:	08007de3 	.word	0x08007de3
 8007d44:	08007e59 	.word	0x08007e59
 8007d48:	08007e6f 	.word	0x08007e6f
 8007d4c:	08007e8b 	.word	0x08007e8b
 8007d50:	08007ebf 	.word	0x08007ebf
 8007d54:	08007ef3 	.word	0x08007ef3
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8007d58:	2108      	movs	r1, #8
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 f9ad 	bl	80080ba <USBH_Get_DevDesc>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f040 80df 	bne.w	8007f26 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 2229 	ldrb.w	r2, [r3, #553]	; 0x229
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	7919      	ldrb	r1, [r3, #4]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 021c 	ldrb.w	r0, [r3, #540]	; 0x21c
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007d8c:	b292      	uxth	r2, r2
 8007d8e:	9202      	str	r2, [sp, #8]
 8007d90:	2200      	movs	r2, #0
 8007d92:	9201      	str	r2, [sp, #4]
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	4603      	mov	r3, r0
 8007d98:	2280      	movs	r2, #128	; 0x80
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 fed6 	bl	8008b4c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	7959      	ldrb	r1, [r3, #5]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f893 021c 	ldrb.w	r0, [r3, #540]	; 0x21c
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007db4:	b292      	uxth	r2, r2
 8007db6:	9202      	str	r2, [sp, #8]
 8007db8:	2200      	movs	r2, #0
 8007dba:	9201      	str	r2, [sp, #4]
 8007dbc:	9300      	str	r3, [sp, #0]
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fec2 	bl	8008b4c <USBH_OpenPipe>

    }
    break;
 8007dc8:	e0ad      	b.n	8007f26 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 8007dca:	2112      	movs	r1, #18
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f974 	bl	80080ba <USBH_Get_DevDesc>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f040 80a8 	bne.w	8007f2a <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2202      	movs	r2, #2
 8007dde:	705a      	strb	r2, [r3, #1]

    }
    break;
 8007de0:	e0a3      	b.n	8007f2a <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8007de2:	2101      	movs	r1, #1
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 fa12 	bl	800820e <USBH_SetAddress>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f040 809e 	bne.w	8007f2e <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 8007df2:	2002      	movs	r0, #2
 8007df4:	f002 fc40 	bl	800a678 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2203      	movs	r2, #3
 8007e04:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	7919      	ldrb	r1, [r3, #4]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 021c 	ldrb.w	r0, [r3, #540]	; 0x21c
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007e1a:	b292      	uxth	r2, r2
 8007e1c:	9202      	str	r2, [sp, #8]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	9201      	str	r2, [sp, #4]
 8007e22:	9300      	str	r3, [sp, #0]
 8007e24:	4603      	mov	r3, r0
 8007e26:	2280      	movs	r2, #128	; 0x80
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fe8f 	bl	8008b4c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	7959      	ldrb	r1, [r3, #5]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 021c 	ldrb.w	r0, [r3, #540]	; 0x21c
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007e42:	b292      	uxth	r2, r2
 8007e44:	9202      	str	r2, [sp, #8]
 8007e46:	2200      	movs	r2, #0
 8007e48:	9201      	str	r2, [sp, #4]
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2200      	movs	r2, #0
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f000 fe7b 	bl	8008b4c <USBH_OpenPipe>
    }
    break;
 8007e56:	e06a      	b.n	8007f2e <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8007e58:	2109      	movs	r1, #9
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 f954 	bl	8008108 <USBH_Get_CfgDesc>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d165      	bne.n	8007f32 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2204      	movs	r2, #4
 8007e6a:	705a      	strb	r2, [r3, #1]
    }
    break;
 8007e6c:	e061      	b.n	8007f32 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8b3 3236 	ldrh.w	r3, [r3, #566]	; 0x236
 8007e74:	4619      	mov	r1, r3
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 f946 	bl	8008108 <USBH_Get_CfgDesc>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d159      	bne.n	8007f36 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2205      	movs	r2, #5
 8007e86:	705a      	strb	r2, [r3, #1]
    }
    break;
 8007e88:	e055      	b.n	8007f36 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d010      	beq.n	8007eb6 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 1230 	ldrb.w	r1, [r3, #560]	; 0x230
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f103 021c 	add.w	r2, r3, #28
      if ( USBH_Get_StringDesc(phost,
 8007ea0:	23ff      	movs	r3, #255	; 0xff
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f954 	bl	8008150 <USBH_Get_StringDesc>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d145      	bne.n	8007f3a <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2206      	movs	r2, #6
 8007eb2:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8007eb4:	e041      	b.n	8007f3a <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2206      	movs	r2, #6
 8007eba:	705a      	strb	r2, [r3, #1]
    break;
 8007ebc:	e03d      	b.n	8007f3a <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 3231 	ldrb.w	r3, [r3, #561]	; 0x231
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d010      	beq.n	8007eea <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 1231 	ldrb.w	r1, [r3, #561]	; 0x231
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f103 021c 	add.w	r2, r3, #28
      if ( USBH_Get_StringDesc(phost,
 8007ed4:	23ff      	movs	r3, #255	; 0xff
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 f93a 	bl	8008150 <USBH_Get_StringDesc>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d12d      	bne.n	8007f3e <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2207      	movs	r2, #7
 8007ee6:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8007ee8:	e029      	b.n	8007f3e <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2207      	movs	r2, #7
 8007eee:	705a      	strb	r2, [r3, #1]
    break;
 8007ef0:	e025      	b.n	8007f3e <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 3232 	ldrb.w	r3, [r3, #562]	; 0x232
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00f      	beq.n	8007f1c <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 1232 	ldrb.w	r1, [r3, #562]	; 0x232
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f103 021c 	add.w	r2, r3, #28
      if ( USBH_Get_StringDesc(phost,
 8007f08:	23ff      	movs	r3, #255	; 0xff
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 f920 	bl	8008150 <USBH_Get_StringDesc>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d115      	bne.n	8007f42 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 8007f16:	2300      	movs	r3, #0
 8007f18:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8007f1a:	e012      	b.n	8007f42 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	73fb      	strb	r3, [r7, #15]
    break;
 8007f20:	e00f      	b.n	8007f42 <USBH_HandleEnum+0x226>

  default:
    break;
 8007f22:	bf00      	nop
 8007f24:	e00e      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f26:	bf00      	nop
 8007f28:	e00c      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f2a:	bf00      	nop
 8007f2c:	e00a      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f2e:	bf00      	nop
 8007f30:	e008      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f32:	bf00      	nop
 8007f34:	e006      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f36:	bf00      	nop
 8007f38:	e004      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f3a:	bf00      	nop
 8007f3c:	e002      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f3e:	bf00      	nop
 8007f40:	e000      	b.n	8007f44 <USBH_HandleEnum+0x228>
    break;
 8007f42:	bf00      	nop
  }
  return Status;
 8007f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3710      	adds	r7, #16
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop

08007f50 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	683a      	ldr	r2, [r7, #0]
 8007f5e:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b082      	sub	sp, #8
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8007f7c:	1c5a      	adds	r2, r3, #1
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
  USBH_HandleSof(phost);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 f804 	bl	8007f92 <USBH_HandleSof>
}
 8007f8a:	bf00      	nop
 8007f8c:	3708      	adds	r7, #8
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8007f92:	b580      	push	{r7, lr}
 8007f94:	b082      	sub	sp, #8
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	2b0b      	cmp	r3, #11
 8007fa2:	d10a      	bne.n	8007fba <USBH_HandleSof+0x28>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d005      	beq.n	8007fba <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	4798      	blx	r3
  }
}
 8007fba:	bf00      	nop
 8007fbc:	3708      	adds	r7, #8
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b083      	sub	sp, #12
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f

  return;
 8007fd2:	bf00      	nop
}
 8007fd4:	370c      	adds	r7, #12
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b083      	sub	sp, #12
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f

  return;
 8007fee:	bf00      	nop
}
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 8007ffa:	b480      	push	{r7}
 8007ffc:	b083      	sub	sp, #12
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
}
 8008008:	4618      	mov	r0, r3
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10f      	bne.n	8008046 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

    if(phost->pUser != NULL)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 8008034:	2b00      	cmp	r3, #0
 8008036:	d00e      	beq.n	8008056 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 800803e:	2104      	movs	r1, #4
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	4798      	blx	r3
 8008044:	e007      	b.n	8008056 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
 800804c:	2b01      	cmp	r3, #1
 800804e:	d102      	bne.n	8008056 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2202      	movs	r2, #2
 8008054:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f002 f9f4 	bl	800a456 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	791b      	ldrb	r3, [r3, #4]
 8008072:	4619      	mov	r1, r3
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 fdb7 	bl	8008be8 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	795b      	ldrb	r3, [r3, #5]
 800807e:	4619      	mov	r1, r3
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f000 fdb1 	bl	8008be8 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

  if(phost->pUser != NULL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 8008094:	2b00      	cmp	r3, #0
 8008096:	d005      	beq.n	80080a4 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 800809e:	2105      	movs	r1, #5
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f002 f9c7 	bl	800a438 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2203      	movs	r2, #3
 80080ae:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3708      	adds	r7, #8
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}

080080ba <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b086      	sub	sp, #24
 80080be:	af02      	add	r7, sp, #8
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	460b      	mov	r3, r1
 80080c4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f103 021c 	add.w	r2, r3, #28
  if((status = USBH_GetDescriptor(phost,
 80080cc:	78fb      	ldrb	r3, [r7, #3]
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	4613      	mov	r3, r2
 80080d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80080d8:	2100      	movs	r1, #0
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f862 	bl	80081a4 <USBH_GetDescriptor>
 80080e0:	4603      	mov	r3, r0
 80080e2:	73fb      	strb	r3, [r7, #15]
 80080e4:	7bfb      	ldrb	r3, [r7, #15]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d109      	bne.n	80080fe <USBH_Get_DevDesc+0x44>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f203 2022 	addw	r0, r3, #546	; 0x222
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	331c      	adds	r3, #28
 80080f4:	78fa      	ldrb	r2, [r7, #3]
 80080f6:	b292      	uxth	r2, r2
 80080f8:	4619      	mov	r1, r3
 80080fa:	f000 f917 	bl	800832c <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 8008108:	b580      	push	{r7, lr}
 800810a:	b086      	sub	sp, #24
 800810c:	af02      	add	r7, sp, #8
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	460b      	mov	r3, r1
 8008112:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
#else
  pData = phost->device.Data;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	331c      	adds	r3, #28
 8008118:	60fb      	str	r3, [r7, #12]
#endif
  if((status = USBH_GetDescriptor(phost,
 800811a:	887b      	ldrh	r3, [r7, #2]
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008124:	2100      	movs	r1, #0
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f83c 	bl	80081a4 <USBH_GetDescriptor>
 800812c:	4603      	mov	r3, r0
 800812e:	72fb      	strb	r3, [r7, #11]
 8008130:	7afb      	ldrb	r3, [r7, #11]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d107      	bne.n	8008146 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f503 730d 	add.w	r3, r3, #564	; 0x234
 800813c:	887a      	ldrh	r2, [r7, #2]
 800813e:	68f9      	ldr	r1, [r7, #12]
 8008140:	4618      	mov	r0, r3
 8008142:	f000 f963 	bl	800840c <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 8008146:	7afb      	ldrb	r3, [r7, #11]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3710      	adds	r7, #16
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b088      	sub	sp, #32
 8008154:	af02      	add	r7, sp, #8
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	607a      	str	r2, [r7, #4]
 800815a:	461a      	mov	r2, r3
 800815c:	460b      	mov	r3, r1
 800815e:	72fb      	strb	r3, [r7, #11]
 8008160:	4613      	mov	r3, r2
 8008162:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 8008164:	7afb      	ldrb	r3, [r7, #11]
 8008166:	b29b      	uxth	r3, r3
 8008168:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800816c:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f103 011c 	add.w	r1, r3, #28
  if((status = USBH_GetDescriptor(phost,
 8008174:	893b      	ldrh	r3, [r7, #8]
 8008176:	9300      	str	r3, [sp, #0]
 8008178:	460b      	mov	r3, r1
 800817a:	2100      	movs	r1, #0
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 f811 	bl	80081a4 <USBH_GetDescriptor>
 8008182:	4603      	mov	r3, r0
 8008184:	75fb      	strb	r3, [r7, #23]
 8008186:	7dfb      	ldrb	r3, [r7, #23]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d106      	bne.n	800819a <USBH_Get_StringDesc+0x4a>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	331c      	adds	r3, #28
 8008190:	893a      	ldrh	r2, [r7, #8]
 8008192:	6879      	ldr	r1, [r7, #4]
 8008194:	4618      	mov	r0, r3
 8008196:	f000 fa37 	bl	8008608 <USBH_ParseStringDesc>
  }
  return status;
 800819a:	7dfb      	ldrb	r3, [r7, #23]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	607b      	str	r3, [r7, #4]
 80081ae:	460b      	mov	r3, r1
 80081b0:	72fb      	strb	r3, [r7, #11]
 80081b2:	4613      	mov	r3, r2
 80081b4:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	789b      	ldrb	r3, [r3, #2]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d11c      	bne.n	80081f8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80081be:	7afb      	ldrb	r3, [r7, #11]
 80081c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80081c4:	b2da      	uxtb	r2, r3
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2206      	movs	r2, #6
 80081ce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	893a      	ldrh	r2, [r7, #8]
 80081d4:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80081d6:	893b      	ldrh	r3, [r7, #8]
 80081d8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80081dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80081e0:	d104      	bne.n	80081ec <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f240 4209 	movw	r2, #1033	; 0x409
 80081e8:	829a      	strh	r2, [r3, #20]
 80081ea:	e002      	b.n	80081f2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	8b3a      	ldrh	r2, [r7, #24]
 80081f6:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 80081f8:	8b3b      	ldrh	r3, [r7, #24]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6879      	ldr	r1, [r7, #4]
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f000 fa50 	bl	80086a4 <USBH_CtlReq>
 8008204:	4603      	mov	r3, r0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b082      	sub	sp, #8
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	460b      	mov	r3, r1
 8008218:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	789b      	ldrb	r3, [r3, #2]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d10f      	bne.n	8008242 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2205      	movs	r2, #5
 800822c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800822e:	78fb      	ldrb	r3, [r7, #3]
 8008230:	b29a      	uxth	r2, r3
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8008242:	2200      	movs	r2, #0
 8008244:	2100      	movs	r1, #0
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 fa2c 	bl	80086a4 <USBH_CtlReq>
 800824c:	4603      	mov	r3, r0
}
 800824e:	4618      	mov	r0, r3
 8008250:	3708      	adds	r7, #8
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}

08008256 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b082      	sub	sp, #8
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
 800825e:	460b      	mov	r3, r1
 8008260:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	789b      	ldrb	r3, [r3, #2]
 8008266:	2b01      	cmp	r3, #1
 8008268:	d10e      	bne.n	8008288 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2209      	movs	r2, #9
 8008274:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	887a      	ldrh	r2, [r7, #2]
 800827a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8008288:	2200      	movs	r2, #0
 800828a:	2100      	movs	r1, #0
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 fa09 	bl	80086a4 <USBH_CtlReq>
 8008292:	4603      	mov	r3, r0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	460b      	mov	r3, r1
 80082a6:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	789b      	ldrb	r3, [r3, #2]
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d10f      	bne.n	80082d0 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2203      	movs	r2, #3
 80082ba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80082bc:	78fb      	ldrb	r3, [r7, #3]
 80082be:	b29a      	uxth	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80082d0:	2200      	movs	r2, #0
 80082d2:	2100      	movs	r1, #0
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f9e5 	bl	80086a4 <USBH_CtlReq>
 80082da:	4603      	mov	r3, r0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3708      	adds	r7, #8
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	460b      	mov	r3, r1
 80082ee:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	789b      	ldrb	r3, [r3, #2]
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d10f      	bne.n	8008318 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2202      	movs	r2, #2
 80082fc:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2201      	movs	r2, #1
 8008302:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800830a:	78fb      	ldrb	r3, [r7, #3]
 800830c:	b29a      	uxth	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8008318:	2200      	movs	r2, #0
 800831a:	2100      	movs	r1, #0
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 f9c1 	bl	80086a4 <USBH_CtlReq>
 8008322:	4603      	mov	r3, r0
}
 8008324:	4618      	mov	r0, r3
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800832c:	b480      	push	{r7}
 800832e:	b085      	sub	sp, #20
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	4613      	mov	r3, r2
 8008338:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	781a      	ldrb	r2, [r3, #0]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	785a      	ldrb	r2, [r3, #1]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	3302      	adds	r3, #2
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	b29a      	uxth	r2, r3
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	3303      	adds	r3, #3
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	b29b      	uxth	r3, r3
 800835a:	021b      	lsls	r3, r3, #8
 800835c:	b29b      	uxth	r3, r3
 800835e:	4313      	orrs	r3, r2
 8008360:	b29a      	uxth	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	791a      	ldrb	r2, [r3, #4]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	795a      	ldrb	r2, [r3, #5]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	799a      	ldrb	r2, [r3, #6]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	79da      	ldrb	r2, [r3, #7]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8008386:	88fb      	ldrh	r3, [r7, #6]
 8008388:	2b08      	cmp	r3, #8
 800838a:	d939      	bls.n	8008400 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	3308      	adds	r3, #8
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	b29a      	uxth	r2, r3
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	3309      	adds	r3, #9
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	b29b      	uxth	r3, r3
 800839c:	021b      	lsls	r3, r3, #8
 800839e:	b29b      	uxth	r3, r3
 80083a0:	4313      	orrs	r3, r2
 80083a2:	b29a      	uxth	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	330a      	adds	r3, #10
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	b29a      	uxth	r2, r3
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	330b      	adds	r3, #11
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	021b      	lsls	r3, r3, #8
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	4313      	orrs	r3, r2
 80083be:	b29a      	uxth	r2, r3
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	330c      	adds	r3, #12
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	b29a      	uxth	r2, r3
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	330d      	adds	r3, #13
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	021b      	lsls	r3, r3, #8
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	4313      	orrs	r3, r2
 80083da:	b29a      	uxth	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	7b9a      	ldrb	r2, [r3, #14]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	7bda      	ldrb	r2, [r3, #15]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	7c1a      	ldrb	r2, [r3, #16]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	7c5a      	ldrb	r2, [r3, #17]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	745a      	strb	r2, [r3, #17]
  }
}
 8008400:	bf00      	nop
 8008402:	3714      	adds	r7, #20
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b08a      	sub	sp, #40	; 0x28
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	4613      	mov	r3, r2
 8008418:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800841e:	2300      	movs	r3, #0
 8008420:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8008424:	2300      	movs	r3, #0
 8008426:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	781a      	ldrb	r2, [r3, #0]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	785a      	ldrb	r2, [r3, #1]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	3302      	adds	r3, #2
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	b29a      	uxth	r2, r3
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	3303      	adds	r3, #3
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	b29b      	uxth	r3, r3
 800844e:	021b      	lsls	r3, r3, #8
 8008450:	b29b      	uxth	r3, r3
 8008452:	4313      	orrs	r3, r2
 8008454:	b29a      	uxth	r2, r3
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	791a      	ldrb	r2, [r3, #4]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	795a      	ldrb	r2, [r3, #5]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	799a      	ldrb	r2, [r3, #6]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	79da      	ldrb	r2, [r3, #7]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	7a1a      	ldrb	r2, [r3, #8]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008482:	88fb      	ldrh	r3, [r7, #6]
 8008484:	2b09      	cmp	r3, #9
 8008486:	d95f      	bls.n	8008548 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8008488:	2309      	movs	r3, #9
 800848a:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800848c:	2300      	movs	r3, #0
 800848e:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008490:	e051      	b.n	8008536 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008492:	f107 0316 	add.w	r3, r7, #22
 8008496:	4619      	mov	r1, r3
 8008498:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800849a:	f000 f8e8 	bl	800866e <USBH_GetNextDesc>
 800849e:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80084a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a2:	785b      	ldrb	r3, [r3, #1]
 80084a4:	2b04      	cmp	r3, #4
 80084a6:	d146      	bne.n	8008536 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80084a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80084ac:	225a      	movs	r2, #90	; 0x5a
 80084ae:	fb02 f303 	mul.w	r3, r2, r3
 80084b2:	3308      	adds	r3, #8
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	4413      	add	r3, r2
 80084b8:	3302      	adds	r3, #2
 80084ba:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 80084bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80084be:	69f8      	ldr	r0, [r7, #28]
 80084c0:	f000 f846 	bl	8008550 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80084c4:	2300      	movs	r3, #0
 80084c6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80084ca:	2300      	movs	r3, #0
 80084cc:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80084ce:	e022      	b.n	8008516 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 80084d0:	f107 0316 	add.w	r3, r7, #22
 80084d4:	4619      	mov	r1, r3
 80084d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80084d8:	f000 f8c9 	bl	800866e <USBH_GetNextDesc>
 80084dc:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80084de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084e0:	785b      	ldrb	r3, [r3, #1]
 80084e2:	2b05      	cmp	r3, #5
 80084e4:	d117      	bne.n	8008516 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80084e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80084ea:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80084ee:	3201      	adds	r2, #1
 80084f0:	00d2      	lsls	r2, r2, #3
 80084f2:	215a      	movs	r1, #90	; 0x5a
 80084f4:	fb01 f303 	mul.w	r3, r1, r3
 80084f8:	4413      	add	r3, r2
 80084fa:	3308      	adds	r3, #8
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	4413      	add	r3, r2
 8008500:	3304      	adds	r3, #4
 8008502:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8008504:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008506:	69b8      	ldr	r0, [r7, #24]
 8008508:	f000 f851 	bl	80085ae <USBH_ParseEPDesc>
            ep_ix++;
 800850c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008510:	3301      	adds	r3, #1
 8008512:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	791b      	ldrb	r3, [r3, #4]
 800851a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800851e:	429a      	cmp	r2, r3
 8008520:	d204      	bcs.n	800852c <USBH_ParseCfgDesc+0x120>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	885a      	ldrh	r2, [r3, #2]
 8008526:	8afb      	ldrh	r3, [r7, #22]
 8008528:	429a      	cmp	r2, r3
 800852a:	d8d1      	bhi.n	80084d0 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800852c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008530:	3301      	adds	r3, #1
 8008532:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008536:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800853a:	2b09      	cmp	r3, #9
 800853c:	d804      	bhi.n	8008548 <USBH_ParseCfgDesc+0x13c>
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	885a      	ldrh	r2, [r3, #2]
 8008542:	8afb      	ldrh	r3, [r7, #22]
 8008544:	429a      	cmp	r2, r3
 8008546:	d8a4      	bhi.n	8008492 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8008548:	bf00      	nop
 800854a:	3728      	adds	r7, #40	; 0x28
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	781a      	ldrb	r2, [r3, #0]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	785a      	ldrb	r2, [r3, #1]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	789a      	ldrb	r2, [r3, #2]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	78da      	ldrb	r2, [r3, #3]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	791a      	ldrb	r2, [r3, #4]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	795a      	ldrb	r2, [r3, #5]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	799a      	ldrb	r2, [r3, #6]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	79da      	ldrb	r2, [r3, #7]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	7a1a      	ldrb	r2, [r3, #8]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	721a      	strb	r2, [r3, #8]
}
 80085a2:	bf00      	nop
 80085a4:	370c      	adds	r7, #12
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr

080085ae <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 80085ae:	b480      	push	{r7}
 80085b0:	b083      	sub	sp, #12
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	6078      	str	r0, [r7, #4]
 80085b6:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	781a      	ldrb	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	785a      	ldrb	r2, [r3, #1]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	789a      	ldrb	r2, [r3, #2]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	78da      	ldrb	r2, [r3, #3]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	3304      	adds	r3, #4
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	b29a      	uxth	r2, r3
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	3305      	adds	r3, #5
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	021b      	lsls	r3, r3, #8
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	4313      	orrs	r3, r2
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	799a      	ldrb	r2, [r3, #6]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	719a      	strb	r2, [r3, #6]
}
 80085fc:	bf00      	nop
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	4613      	mov	r3, r2
 8008614:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	3301      	adds	r3, #1
 800861a:	781b      	ldrb	r3, [r3, #0]
 800861c:	2b03      	cmp	r3, #3
 800861e:	d120      	bne.n	8008662 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	1e9a      	subs	r2, r3, #2
 8008626:	88fb      	ldrh	r3, [r7, #6]
 8008628:	4293      	cmp	r3, r2
 800862a:	bf28      	it	cs
 800862c:	4613      	movcs	r3, r2
 800862e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	3302      	adds	r3, #2
 8008634:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008636:	2300      	movs	r3, #0
 8008638:	82fb      	strh	r3, [r7, #22]
 800863a:	e00b      	b.n	8008654 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800863c:	8afb      	ldrh	r3, [r7, #22]
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	4413      	add	r3, r2
 8008642:	781a      	ldrb	r2, [r3, #0]
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	3301      	adds	r3, #1
 800864c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800864e:	8afb      	ldrh	r3, [r7, #22]
 8008650:	3302      	adds	r3, #2
 8008652:	82fb      	strh	r3, [r7, #22]
 8008654:	8afa      	ldrh	r2, [r7, #22]
 8008656:	8abb      	ldrh	r3, [r7, #20]
 8008658:	429a      	cmp	r2, r3
 800865a:	d3ef      	bcc.n	800863c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2200      	movs	r2, #0
 8008660:	701a      	strb	r2, [r3, #0]
  }
}
 8008662:	bf00      	nop
 8008664:	371c      	adds	r7, #28
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr

0800866e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800866e:	b480      	push	{r7}
 8008670:	b085      	sub	sp, #20
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
 8008676:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	881a      	ldrh	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	b29b      	uxth	r3, r3
 8008682:	4413      	add	r3, r2
 8008684:	b29a      	uxth	r2, r3
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4413      	add	r3, r2
 8008694:	60fb      	str	r3, [r7, #12]

  return(pnext);
 8008696:	68fb      	ldr	r3, [r7, #12]
}
 8008698:	4618      	mov	r0, r3
 800869a:	3714      	adds	r7, #20
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b086      	sub	sp, #24
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	4613      	mov	r3, r2
 80086b0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80086b2:	2301      	movs	r3, #1
 80086b4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	789b      	ldrb	r3, [r3, #2]
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d002      	beq.n	80086c4 <USBH_CtlReq+0x20>
 80086be:	2b02      	cmp	r3, #2
 80086c0:	d00f      	beq.n	80086e2 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 80086c2:	e034      	b.n	800872e <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	88fa      	ldrh	r2, [r7, #6]
 80086ce:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2201      	movs	r2, #1
 80086d4:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2202      	movs	r2, #2
 80086da:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 80086dc:	2301      	movs	r3, #1
 80086de:	75fb      	strb	r3, [r7, #23]
    break;
 80086e0:	e025      	b.n	800872e <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f000 f828 	bl	8008738 <USBH_HandleControl>
 80086e8:	4603      	mov	r3, r0
 80086ea:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 80086ec:	7dfb      	ldrb	r3, [r7, #23]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d108      	bne.n	8008704 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2201      	movs	r2, #1
 80086f6:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80086fe:	2300      	movs	r3, #0
 8008700:	75fb      	strb	r3, [r7, #23]
    break;
 8008702:	e013      	b.n	800872c <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8008704:	7dfb      	ldrb	r3, [r7, #23]
 8008706:	2b03      	cmp	r3, #3
 8008708:	d108      	bne.n	800871c <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2201      	movs	r2, #1
 800870e:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2200      	movs	r2, #0
 8008714:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8008716:	2303      	movs	r3, #3
 8008718:	75fb      	strb	r3, [r7, #23]
    break;
 800871a:	e007      	b.n	800872c <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800871c:	7dfb      	ldrb	r3, [r7, #23]
 800871e:	2b02      	cmp	r3, #2
 8008720:	d104      	bne.n	800872c <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2201      	movs	r2, #1
 8008726:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8008728:	2302      	movs	r3, #2
 800872a:	75fb      	strb	r3, [r7, #23]
    break;
 800872c:	bf00      	nop
  }
  return status;
 800872e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008730:	4618      	mov	r0, r3
 8008732:	3718      	adds	r7, #24
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b086      	sub	sp, #24
 800873c:	af02      	add	r7, sp, #8
 800873e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008740:	2301      	movs	r3, #1
 8008742:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008744:	2300      	movs	r3, #0
 8008746:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	7e1b      	ldrb	r3, [r3, #24]
 800874c:	3b01      	subs	r3, #1
 800874e:	2b0a      	cmp	r3, #10
 8008750:	f200 814c 	bhi.w	80089ec <USBH_HandleControl+0x2b4>
 8008754:	a201      	add	r2, pc, #4	; (adr r2, 800875c <USBH_HandleControl+0x24>)
 8008756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800875a:	bf00      	nop
 800875c:	08008789 	.word	0x08008789
 8008760:	080087a3 	.word	0x080087a3
 8008764:	0800880d 	.word	0x0800880d
 8008768:	08008833 	.word	0x08008833
 800876c:	0800886b 	.word	0x0800886b
 8008770:	08008897 	.word	0x08008897
 8008774:	080088e9 	.word	0x080088e9
 8008778:	0800890b 	.word	0x0800890b
 800877c:	08008947 	.word	0x08008947
 8008780:	0800896f 	.word	0x0800896f
 8008784:	080089ad 	.word	0x080089ad
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f103 0110 	add.w	r1, r3, #16
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	795b      	ldrb	r3, [r3, #5]
 8008792:	461a      	mov	r2, r3
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 f939 	bl	8008a0c <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2202      	movs	r2, #2
 800879e:	761a      	strb	r2, [r3, #24]
    break;
 80087a0:	e12f      	b.n	8008a02 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	795b      	ldrb	r3, [r3, #5]
 80087a6:	4619      	mov	r1, r3
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f001 ff02 	bl	800a5b2 <USBH_LL_GetURBState>
 80087ae:	4603      	mov	r3, r0
 80087b0:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 80087b2:	7bbb      	ldrb	r3, [r7, #14]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d11e      	bne.n	80087f6 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	7c1b      	ldrb	r3, [r3, #16]
 80087bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80087c0:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	8adb      	ldrh	r3, [r3, #22]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00a      	beq.n	80087e0 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 80087ca:	7b7b      	ldrb	r3, [r7, #13]
 80087cc:	2b80      	cmp	r3, #128	; 0x80
 80087ce:	d103      	bne.n	80087d8 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2203      	movs	r2, #3
 80087d4:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80087d6:	e10b      	b.n	80089f0 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2205      	movs	r2, #5
 80087dc:	761a      	strb	r2, [r3, #24]
    break;
 80087de:	e107      	b.n	80089f0 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 80087e0:	7b7b      	ldrb	r3, [r7, #13]
 80087e2:	2b80      	cmp	r3, #128	; 0x80
 80087e4:	d103      	bne.n	80087ee <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2209      	movs	r2, #9
 80087ea:	761a      	strb	r2, [r3, #24]
    break;
 80087ec:	e100      	b.n	80089f0 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2207      	movs	r2, #7
 80087f2:	761a      	strb	r2, [r3, #24]
    break;
 80087f4:	e0fc      	b.n	80089f0 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80087f6:	7bbb      	ldrb	r3, [r7, #14]
 80087f8:	2b04      	cmp	r3, #4
 80087fa:	d003      	beq.n	8008804 <USBH_HandleControl+0xcc>
 80087fc:	7bbb      	ldrb	r3, [r7, #14]
 80087fe:	2b02      	cmp	r3, #2
 8008800:	f040 80f6 	bne.w	80089f0 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	220b      	movs	r2, #11
 8008808:	761a      	strb	r2, [r3, #24]
    break;
 800880a:	e0f1      	b.n	80089f0 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8008812:	b29a      	uxth	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6899      	ldr	r1, [r3, #8]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	899a      	ldrh	r2, [r3, #12]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	791b      	ldrb	r3, [r3, #4]
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 f930 	bl	8008a8a <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2204      	movs	r2, #4
 800882e:	761a      	strb	r2, [r3, #24]
    break;
 8008830:	e0e7      	b.n	8008a02 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	791b      	ldrb	r3, [r3, #4]
 8008836:	4619      	mov	r1, r3
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f001 feba 	bl	800a5b2 <USBH_LL_GetURBState>
 800883e:	4603      	mov	r3, r0
 8008840:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8008842:	7bbb      	ldrb	r3, [r7, #14]
 8008844:	2b01      	cmp	r3, #1
 8008846:	d102      	bne.n	800884e <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2209      	movs	r2, #9
 800884c:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800884e:	7bbb      	ldrb	r3, [r7, #14]
 8008850:	2b05      	cmp	r3, #5
 8008852:	d102      	bne.n	800885a <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8008854:	2303      	movs	r3, #3
 8008856:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8008858:	e0cc      	b.n	80089f4 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800885a:	7bbb      	ldrb	r3, [r7, #14]
 800885c:	2b04      	cmp	r3, #4
 800885e:	f040 80c9 	bne.w	80089f4 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	220b      	movs	r2, #11
 8008866:	761a      	strb	r2, [r3, #24]
    break;
 8008868:	e0c4      	b.n	80089f4 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6899      	ldr	r1, [r3, #8]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	899a      	ldrh	r2, [r3, #12]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	7958      	ldrb	r0, [r3, #5]
 8008876:	2301      	movs	r3, #1
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	4603      	mov	r3, r0
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 f8df 	bl	8008a40 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8008888:	b29a      	uxth	r2, r3
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2206      	movs	r2, #6
 8008892:	761a      	strb	r2, [r3, #24]
    break;
 8008894:	e0b5      	b.n	8008a02 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	795b      	ldrb	r3, [r3, #5]
 800889a:	4619      	mov	r1, r3
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f001 fe88 	bl	800a5b2 <USBH_LL_GetURBState>
 80088a2:	4603      	mov	r3, r0
 80088a4:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 80088a6:	7bbb      	ldrb	r3, [r7, #14]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d103      	bne.n	80088b4 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2207      	movs	r2, #7
 80088b0:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80088b2:	e0a1      	b.n	80089f8 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 80088b4:	7bbb      	ldrb	r3, [r7, #14]
 80088b6:	2b05      	cmp	r3, #5
 80088b8:	d105      	bne.n	80088c6 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	220c      	movs	r2, #12
 80088be:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 80088c0:	2303      	movs	r3, #3
 80088c2:	73fb      	strb	r3, [r7, #15]
    break;
 80088c4:	e098      	b.n	80089f8 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 80088c6:	7bbb      	ldrb	r3, [r7, #14]
 80088c8:	2b02      	cmp	r3, #2
 80088ca:	d103      	bne.n	80088d4 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2205      	movs	r2, #5
 80088d0:	761a      	strb	r2, [r3, #24]
    break;
 80088d2:	e091      	b.n	80089f8 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 80088d4:	7bbb      	ldrb	r3, [r7, #14]
 80088d6:	2b04      	cmp	r3, #4
 80088d8:	f040 808e 	bne.w	80089f8 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	220b      	movs	r2, #11
 80088e0:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 80088e2:	2302      	movs	r3, #2
 80088e4:	73fb      	strb	r3, [r7, #15]
    break;
 80088e6:	e087      	b.n	80089f8 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	791b      	ldrb	r3, [r3, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	2100      	movs	r1, #0
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 f8ca 	bl	8008a8a <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 80088fc:	b29a      	uxth	r2, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2208      	movs	r2, #8
 8008906:	761a      	strb	r2, [r3, #24]

    break;
 8008908:	e07b      	b.n	8008a02 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	791b      	ldrb	r3, [r3, #4]
 800890e:	4619      	mov	r1, r3
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f001 fe4e 	bl	800a5b2 <USBH_LL_GetURBState>
 8008916:	4603      	mov	r3, r0
 8008918:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800891a:	7bbb      	ldrb	r3, [r7, #14]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d105      	bne.n	800892c <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	220d      	movs	r2, #13
 8008924:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8008926:	2300      	movs	r3, #0
 8008928:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800892a:	e067      	b.n	80089fc <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800892c:	7bbb      	ldrb	r3, [r7, #14]
 800892e:	2b04      	cmp	r3, #4
 8008930:	d103      	bne.n	800893a <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	220b      	movs	r2, #11
 8008936:	761a      	strb	r2, [r3, #24]
    break;
 8008938:	e060      	b.n	80089fc <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800893a:	7bbb      	ldrb	r3, [r7, #14]
 800893c:	2b05      	cmp	r3, #5
 800893e:	d15d      	bne.n	80089fc <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8008940:	2303      	movs	r3, #3
 8008942:	73fb      	strb	r3, [r7, #15]
    break;
 8008944:	e05a      	b.n	80089fc <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	795a      	ldrb	r2, [r3, #5]
 800894a:	2301      	movs	r3, #1
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	4613      	mov	r3, r2
 8008950:	2200      	movs	r2, #0
 8008952:	2100      	movs	r1, #0
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 f873 	bl	8008a40 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8008960:	b29a      	uxth	r2, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	220a      	movs	r2, #10
 800896a:	761a      	strb	r2, [r3, #24]
    break;
 800896c:	e049      	b.n	8008a02 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	795b      	ldrb	r3, [r3, #5]
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f001 fe1c 	bl	800a5b2 <USBH_LL_GetURBState>
 800897a:	4603      	mov	r3, r0
 800897c:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800897e:	7bbb      	ldrb	r3, [r7, #14]
 8008980:	2b01      	cmp	r3, #1
 8008982:	d105      	bne.n	8008990 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	220d      	movs	r2, #13
 800898c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800898e:	e037      	b.n	8008a00 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8008990:	7bbb      	ldrb	r3, [r7, #14]
 8008992:	2b02      	cmp	r3, #2
 8008994:	d103      	bne.n	800899e <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2209      	movs	r2, #9
 800899a:	761a      	strb	r2, [r3, #24]
    break;
 800899c:	e030      	b.n	8008a00 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800899e:	7bbb      	ldrb	r3, [r7, #14]
 80089a0:	2b04      	cmp	r3, #4
 80089a2:	d12d      	bne.n	8008a00 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	220b      	movs	r2, #11
 80089a8:	761a      	strb	r2, [r3, #24]
    break;
 80089aa:	e029      	b.n	8008a00 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	7e5b      	ldrb	r3, [r3, #25]
 80089b0:	3301      	adds	r3, #1
 80089b2:	b2da      	uxtb	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	765a      	strb	r2, [r3, #25]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	7e5b      	ldrb	r3, [r3, #25]
 80089bc:	2b02      	cmp	r3, #2
 80089be:	d809      	bhi.n	80089d4 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f001 fd48 	bl	800a456 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2201      	movs	r2, #1
 80089ca:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2201      	movs	r2, #1
 80089d0:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 80089d2:	e016      	b.n	8008a02 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 80089da:	2106      	movs	r1, #6
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 80089e6:	2302      	movs	r3, #2
 80089e8:	73fb      	strb	r3, [r7, #15]
    break;
 80089ea:	e00a      	b.n	8008a02 <USBH_HandleControl+0x2ca>

  default:
    break;
 80089ec:	bf00      	nop
 80089ee:	e008      	b.n	8008a02 <USBH_HandleControl+0x2ca>
    break;
 80089f0:	bf00      	nop
 80089f2:	e006      	b.n	8008a02 <USBH_HandleControl+0x2ca>
    break;
 80089f4:	bf00      	nop
 80089f6:	e004      	b.n	8008a02 <USBH_HandleControl+0x2ca>
    break;
 80089f8:	bf00      	nop
 80089fa:	e002      	b.n	8008a02 <USBH_HandleControl+0x2ca>
    break;
 80089fc:	bf00      	nop
 80089fe:	e000      	b.n	8008a02 <USBH_HandleControl+0x2ca>
    break;
 8008a00:	bf00      	nop
  }
  return status;
 8008a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3710      	adds	r7, #16
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b088      	sub	sp, #32
 8008a10:	af04      	add	r7, sp, #16
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	4613      	mov	r3, r2
 8008a18:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008a1a:	79f9      	ldrb	r1, [r7, #7]
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	9303      	str	r3, [sp, #12]
 8008a20:	2308      	movs	r3, #8
 8008a22:	9302      	str	r3, [sp, #8]
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	9301      	str	r3, [sp, #4]
 8008a28:	2300      	movs	r3, #0
 8008a2a:	9300      	str	r3, [sp, #0]
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	2200      	movs	r2, #0
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f001 fd9a 	bl	800a56a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b088      	sub	sp, #32
 8008a44:	af04      	add	r7, sp, #16
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	460b      	mov	r3, r1
 8008a50:	80fb      	strh	r3, [r7, #6]
 8008a52:	4613      	mov	r3, r2
 8008a54:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008a60:	2300      	movs	r3, #0
 8008a62:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008a64:	7979      	ldrb	r1, [r7, #5]
 8008a66:	7e3b      	ldrb	r3, [r7, #24]
 8008a68:	9303      	str	r3, [sp, #12]
 8008a6a:	88fb      	ldrh	r3, [r7, #6]
 8008a6c:	9302      	str	r3, [sp, #8]
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	2301      	movs	r3, #1
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	2300      	movs	r3, #0
 8008a78:	2200      	movs	r2, #0
 8008a7a:	68f8      	ldr	r0, [r7, #12]
 8008a7c:	f001 fd75 	bl	800a56a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}

08008a8a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8008a8a:	b580      	push	{r7, lr}
 8008a8c:	b088      	sub	sp, #32
 8008a8e:	af04      	add	r7, sp, #16
 8008a90:	60f8      	str	r0, [r7, #12]
 8008a92:	60b9      	str	r1, [r7, #8]
 8008a94:	4611      	mov	r1, r2
 8008a96:	461a      	mov	r2, r3
 8008a98:	460b      	mov	r3, r1
 8008a9a:	80fb      	strh	r3, [r7, #6]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008aa0:	7979      	ldrb	r1, [r7, #5]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	9303      	str	r3, [sp, #12]
 8008aa6:	88fb      	ldrh	r3, [r7, #6]
 8008aa8:	9302      	str	r3, [sp, #8]
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	9301      	str	r3, [sp, #4]
 8008aae:	2301      	movs	r3, #1
 8008ab0:	9300      	str	r3, [sp, #0]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f001 fd57 	bl	800a56a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008abc:	2300      	movs	r3, #0

}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b088      	sub	sp, #32
 8008aca:	af04      	add	r7, sp, #16
 8008acc:	60f8      	str	r0, [r7, #12]
 8008ace:	60b9      	str	r1, [r7, #8]
 8008ad0:	4611      	mov	r1, r2
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	80fb      	strh	r3, [r7, #6]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008aea:	7979      	ldrb	r1, [r7, #5]
 8008aec:	7e3b      	ldrb	r3, [r7, #24]
 8008aee:	9303      	str	r3, [sp, #12]
 8008af0:	88fb      	ldrh	r3, [r7, #6]
 8008af2:	9302      	str	r3, [sp, #8]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	9301      	str	r3, [sp, #4]
 8008af8:	2301      	movs	r3, #1
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	2302      	movs	r3, #2
 8008afe:	2200      	movs	r2, #0
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f001 fd32 	bl	800a56a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008b06:	2300      	movs	r3, #0
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3710      	adds	r7, #16
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b088      	sub	sp, #32
 8008b14:	af04      	add	r7, sp, #16
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	4611      	mov	r1, r2
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	460b      	mov	r3, r1
 8008b20:	80fb      	strh	r3, [r7, #6]
 8008b22:	4613      	mov	r3, r2
 8008b24:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008b26:	7979      	ldrb	r1, [r7, #5]
 8008b28:	2300      	movs	r3, #0
 8008b2a:	9303      	str	r3, [sp, #12]
 8008b2c:	88fb      	ldrh	r3, [r7, #6]
 8008b2e:	9302      	str	r3, [sp, #8]
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	9301      	str	r3, [sp, #4]
 8008b34:	2301      	movs	r3, #1
 8008b36:	9300      	str	r3, [sp, #0]
 8008b38:	2302      	movs	r3, #2
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	68f8      	ldr	r0, [r7, #12]
 8008b3e:	f001 fd14 	bl	800a56a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3710      	adds	r7, #16
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b086      	sub	sp, #24
 8008b50:	af04      	add	r7, sp, #16
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	4608      	mov	r0, r1
 8008b56:	4611      	mov	r1, r2
 8008b58:	461a      	mov	r2, r3
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	70fb      	strb	r3, [r7, #3]
 8008b5e:	460b      	mov	r3, r1
 8008b60:	70bb      	strb	r3, [r7, #2]
 8008b62:	4613      	mov	r3, r2
 8008b64:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8008b66:	7878      	ldrb	r0, [r7, #1]
 8008b68:	78ba      	ldrb	r2, [r7, #2]
 8008b6a:	78f9      	ldrb	r1, [r7, #3]
 8008b6c:	8b3b      	ldrh	r3, [r7, #24]
 8008b6e:	9302      	str	r3, [sp, #8]
 8008b70:	7d3b      	ldrb	r3, [r7, #20]
 8008b72:	9301      	str	r3, [sp, #4]
 8008b74:	7c3b      	ldrb	r3, [r7, #16]
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	4603      	mov	r3, r0
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f001 fcc1 	bl	800a502 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8008b80:	2300      	movs	r3, #0

}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3708      	adds	r7, #8
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}

08008b8a <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b082      	sub	sp, #8
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
 8008b92:	460b      	mov	r3, r1
 8008b94:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8008b96:	78fb      	ldrb	r3, [r7, #3]
 8008b98:	4619      	mov	r1, r3
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f001 fcd2 	bl	800a544 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008ba0:	2300      	movs	r3, #0

}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b084      	sub	sp, #16
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f834 	bl	8008c24 <USBH_GetFreePipe>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008bc0:	89fb      	ldrh	r3, [r7, #14]
 8008bc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d008      	beq.n	8008bdc <USBH_AllocPipe+0x32>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8008bca:	78fb      	ldrb	r3, [r7, #3]
 8008bcc:	89fa      	ldrh	r2, [r7, #14]
 8008bce:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f502 72ba 	add.w	r2, r2, #372	; 0x174
 8008bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8008bdc:	89fb      	ldrh	r3, [r7, #14]
 8008bde:	b2db      	uxtb	r3, r3
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8008bf4:	78fb      	ldrb	r3, [r7, #3]
 8008bf6:	2b0a      	cmp	r3, #10
 8008bf8:	d80d      	bhi.n	8008c16 <USBH_FreePipe+0x2e>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8008bfa:	78fa      	ldrb	r2, [r7, #3]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f502 72ba 	add.w	r2, r2, #372	; 0x174
 8008c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c06:	78fa      	ldrb	r2, [r7, #3]
 8008c08:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f502 72ba 	add.w	r2, r2, #372	; 0x174
 8008c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	370c      	adds	r7, #12
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr

08008c24 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8008c30:	2300      	movs	r3, #0
 8008c32:	73fb      	strb	r3, [r7, #15]
 8008c34:	e00f      	b.n	8008c56 <USBH_GetFreePipe+0x32>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008c36:	7bfa      	ldrb	r2, [r7, #15]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f502 72ba 	add.w	r2, r2, #372	; 0x174
 8008c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d102      	bne.n	8008c50 <USBH_GetFreePipe+0x2c>
	{
	   return (uint16_t)idx;
 8008c4a:	7bfb      	ldrb	r3, [r7, #15]
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	e007      	b.n	8008c60 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008c50:	7bfb      	ldrb	r3, [r7, #15]
 8008c52:	3301      	adds	r3, #1
 8008c54:	73fb      	strb	r3, [r7, #15]
 8008c56:	7bfb      	ldrb	r3, [r7, #15]
 8008c58:	2b0a      	cmp	r3, #10
 8008c5a:	d9ec      	bls.n	8008c36 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8008c5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3714      	adds	r7, #20
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <MIDI_Application>:
 * @brief  Main routine for MIDI application, looped in main.c
 * @param  None
 * @retval none
 */
void MIDI_Application(void)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	af00      	add	r7, sp, #0
	if(Appli_state == MIDI_APPLICATION_READY)
 8008c70:	4b0b      	ldr	r3, [pc, #44]	; (8008ca0 <MIDI_Application+0x34>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d107      	bne.n	8008c88 <MIDI_Application+0x1c>
	{
		USBH_MIDI_Receive(&hUSBHost, MIDI_RX_Buffer, RX_BUFF_SIZE); // just once at the beginning, start the first reception
 8008c78:	2240      	movs	r2, #64	; 0x40
 8008c7a:	490a      	ldr	r1, [pc, #40]	; (8008ca4 <MIDI_Application+0x38>)
 8008c7c:	480a      	ldr	r0, [pc, #40]	; (8008ca8 <MIDI_Application+0x3c>)
 8008c7e:	f001 f9cb 	bl	800a018 <USBH_MIDI_Receive>
		Appli_state = MIDI_APPLICATION_RUNNING;
 8008c82:	4b07      	ldr	r3, [pc, #28]	; (8008ca0 <MIDI_Application+0x34>)
 8008c84:	2203      	movs	r2, #3
 8008c86:	701a      	strb	r2, [r3, #0]
	if(Appli_state == MIDI_APPLICATION_RUNNING)
	{
			//....pffff......grrrrr......
	}

	if(Appli_state == MIDI_APPLICATION_DISCONNECT)
 8008c88:	4b05      	ldr	r3, [pc, #20]	; (8008ca0 <MIDI_Application+0x34>)
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	2b04      	cmp	r3, #4
 8008c8e:	d105      	bne.n	8008c9c <MIDI_Application+0x30>
	{
		Appli_state = MIDI_APPLICATION_IDLE;
 8008c90:	4b03      	ldr	r3, [pc, #12]	; (8008ca0 <MIDI_Application+0x34>)
 8008c92:	2200      	movs	r2, #0
 8008c94:	701a      	strb	r2, [r3, #0]
		USBH_MIDI_Stop(&hUSBHost);
 8008c96:	4804      	ldr	r0, [pc, #16]	; (8008ca8 <MIDI_Application+0x3c>)
 8008c98:	f001 f943 	bl	8009f22 <USBH_MIDI_Stop>
	}

}
 8008c9c:	bf00      	nop
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	200013a4 	.word	0x200013a4
 8008ca4:	200014ec 	.word	0x200014ec
 8008ca8:	2000152c 	.word	0x2000152c

08008cac <ProcessReceivedMidiDatas>:


/*-----------------------------------------------------------------------------*/
void ProcessReceivedMidiDatas(void)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
	uint16_t numberOfPackets;
	uint8_t *ptr = MIDI_RX_Buffer;
 8008cb2:	4b1c      	ldr	r3, [pc, #112]	; (8008d24 <ProcessReceivedMidiDatas+0x78>)
 8008cb4:	60bb      	str	r3, [r7, #8]
	midi_package_t pack;

	numberOfPackets = USBH_MIDI_GetLastReceivedDataSize(&hUSBHost) / 4; //each USB midi package is 4 bytes long
 8008cb6:	481c      	ldr	r0, [pc, #112]	; (8008d28 <ProcessReceivedMidiDatas+0x7c>)
 8008cb8:	f001 f992 	bl	8009fe0 <USBH_MIDI_GetLastReceivedDataSize>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	089b      	lsrs	r3, r3, #2
 8008cc0:	81fb      	strh	r3, [r7, #14]
	if (numberOfPackets != 0) // seems useless...
 8008cc2:	89fb      	ldrh	r3, [r7, #14]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d029      	beq.n	8008d1c <ProcessReceivedMidiDatas+0x70>
	{
		//BSP_LED_Toggle(LED_Blue);

		while(numberOfPackets--)
 8008cc8:	e023      	b.n	8008d12 <ProcessReceivedMidiDatas+0x66>
		{
			pack.cin_cable = *ptr ; ptr++ ;
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	713b      	strb	r3, [r7, #4]
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	60bb      	str	r3, [r7, #8]
			pack.evnt0 = *ptr ; ptr++ ;
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	717b      	strb	r3, [r7, #5]
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	60bb      	str	r3, [r7, #8]
			pack.evnt1 = *ptr ; ptr++ ;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	71bb      	strb	r3, [r7, #6]
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	3301      	adds	r3, #1
 8008cec:	60bb      	str	r3, [r7, #8]
			pack.evnt2 = *ptr ; ptr++ ;
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	71fb      	strb	r3, [r7, #7]
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	60bb      	str	r3, [r7, #8]

			if(pack.cin_cable != 0)
 8008cfa:	793b      	ldrb	r3, [r7, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d005      	beq.n	8008d0c <ProcessReceivedMidiDatas+0x60>
				HAL_GPIO_WritePin(GPIOD, 0x8000, GPIO_PIN_SET);
 8008d00:	2201      	movs	r2, #1
 8008d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008d06:	4809      	ldr	r0, [pc, #36]	; (8008d2c <ProcessReceivedMidiDatas+0x80>)
 8008d08:	f7f9 feb4 	bl	8002a74 <HAL_GPIO_WritePin>
			ProcessMIDI(pack);
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f000 fa2b 	bl	8009168 <ProcessMIDI>
		while(numberOfPackets--)
 8008d12:	89fb      	ldrh	r3, [r7, #14]
 8008d14:	1e5a      	subs	r2, r3, #1
 8008d16:	81fa      	strh	r2, [r7, #14]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1d6      	bne.n	8008cca <ProcessReceivedMidiDatas+0x1e>

		}
	}
}
 8008d1c:	bf00      	nop
 8008d1e:	3710      	adds	r7, #16
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	200014ec 	.word	0x200014ec
 8008d28:	2000152c 	.word	0x2000152c
 8008d2c:	40020c00 	.word	0x40020c00

08008d30 <USBH_MIDI_ReceiveCallback>:
 * @brief  MIDI data receive callback.
 * @param  phost: Host handle
 * @retval None
 */
void USBH_MIDI_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b082      	sub	sp, #8
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
	ProcessReceivedMidiDatas();
 8008d38:	f7ff ffb8 	bl	8008cac <ProcessReceivedMidiDatas>

	USBH_MIDI_Receive(&hUSBHost, MIDI_RX_Buffer, RX_BUFF_SIZE); // start a new reception
 8008d3c:	2240      	movs	r2, #64	; 0x40
 8008d3e:	4904      	ldr	r1, [pc, #16]	; (8008d50 <USBH_MIDI_ReceiveCallback+0x20>)
 8008d40:	4804      	ldr	r0, [pc, #16]	; (8008d54 <USBH_MIDI_ReceiveCallback+0x24>)
 8008d42:	f001 f969 	bl	800a018 <USBH_MIDI_Receive>
}
 8008d46:	bf00      	nop
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	bf00      	nop
 8008d50:	200014ec 	.word	0x200014ec
 8008d54:	2000152c 	.word	0x2000152c

08008d58 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8008d5e:	f7f8 fe7b 	bl	8001a58 <HAL_Init>

	/* USER CODE BEGIN Init */
	pitchbend = 8192;
 8008d62:	4b37      	ldr	r3, [pc, #220]	; (8008e40 <main+0xe8>)
 8008d64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008d68:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 128; i++)
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	607b      	str	r3, [r7, #4]
 8008d6e:	e018      	b.n	8008da2 <main+0x4a>
	{
		mtoinc[i] = mtof[i] * 0.0000208333f;
 8008d70:	4a34      	ldr	r2, [pc, #208]	; (8008e44 <main+0xec>)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	edd3 7a00 	vldr	s15, [r3]
 8008d7c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8008e48 <main+0xf0>
 8008d80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008d84:	4a31      	ldr	r2, [pc, #196]	; (8008e4c <main+0xf4>)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	4413      	add	r3, r2
 8008d8c:	edc3 7a00 	vstr	s15, [r3]
		keyboard[i] = -1;
 8008d90:	4a2f      	ldr	r2, [pc, #188]	; (8008e50 <main+0xf8>)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008d98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < 128; i++)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	3301      	adds	r3, #1
 8008da0:	607b      	str	r3, [r7, #4]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2b7f      	cmp	r3, #127	; 0x7f
 8008da6:	dde3      	ble.n	8008d70 <main+0x18>
	}
	for (i = 0; i < 16; i++)
 8008da8:	2300      	movs	r3, #0
 8008daa:	607b      	str	r3, [r7, #4]
 8008dac:	e021      	b.n	8008df2 <main+0x9a>
	{
		voice[i].active = INACTIVE;
 8008dae:	4929      	ldr	r1, [pc, #164]	; (8008e54 <main+0xfc>)
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	4613      	mov	r3, r2
 8008db4:	005b      	lsls	r3, r3, #1
 8008db6:	4413      	add	r3, r2
 8008db8:	00db      	lsls	r3, r3, #3
 8008dba:	440b      	add	r3, r1
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	601a      	str	r2, [r3, #0]
		voice[i].phase = 0.0f;
 8008dc0:	4924      	ldr	r1, [pc, #144]	; (8008e54 <main+0xfc>)
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	005b      	lsls	r3, r3, #1
 8008dc8:	4413      	add	r3, r2
 8008dca:	00db      	lsls	r3, r3, #3
 8008dcc:	440b      	add	r3, r1
 8008dce:	3314      	adds	r3, #20
 8008dd0:	f04f 0200 	mov.w	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]
		voice[i].volume = 0.0f;
 8008dd6:	491f      	ldr	r1, [pc, #124]	; (8008e54 <main+0xfc>)
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	4613      	mov	r3, r2
 8008ddc:	005b      	lsls	r3, r3, #1
 8008dde:	4413      	add	r3, r2
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	440b      	add	r3, r1
 8008de4:	330c      	adds	r3, #12
 8008de6:	f04f 0200 	mov.w	r2, #0
 8008dea:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 16; i++)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	3301      	adds	r3, #1
 8008df0:	607b      	str	r3, [r7, #4]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2b0f      	cmp	r3, #15
 8008df6:	ddda      	ble.n	8008dae <main+0x56>
	}
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8008df8:	f000 f836 	bl	8008e68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8008dfc:	f000 f8b6 	bl	8008f6c <MX_GPIO_Init>
//  MX_SPI1_Init();
//  MX_USB_HOST_Init();
	/* USER CODE BEGIN 2 */

	/*## Init Host Library ################################################*/
	USBH_Init(&hUSBHost, USBH_UserProcess_callback, 0);
 8008e00:	2200      	movs	r2, #0
 8008e02:	4915      	ldr	r1, [pc, #84]	; (8008e58 <main+0x100>)
 8008e04:	4815      	ldr	r0, [pc, #84]	; (8008e5c <main+0x104>)
 8008e06:	f7fe fced 	bl	80077e4 <USBH_Init>

	/*## Add Supported Class ##############################################*/
	USBH_RegisterClass(&hUSBHost, USBH_MIDI_CLASS);
 8008e0a:	4915      	ldr	r1, [pc, #84]	; (8008e60 <main+0x108>)
 8008e0c:	4813      	ldr	r0, [pc, #76]	; (8008e5c <main+0x104>)
 8008e0e:	f7fe fd5c 	bl	80078ca <USBH_RegisterClass>

	/*## Start Host Process ###############################################*/
	USBH_Start(&hUSBHost);
 8008e12:	4812      	ldr	r0, [pc, #72]	; (8008e5c <main+0x104>)
 8008e14:	f7fe fde7 	bl	80079e6 <USBH_Start>

	BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 90, 48000);
 8008e18:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8008e1c:	215a      	movs	r1, #90	; 0x5a
 8008e1e:	2002      	movs	r0, #2
 8008e20:	f7f8 fbe8 	bl	80015f4 <BSP_AUDIO_OUT_Init>
	BSP_AUDIO_OUT_Play((uint16_t*) codecBuffer, 128);
 8008e24:	2180      	movs	r1, #128	; 0x80
 8008e26:	480f      	ldr	r0, [pc, #60]	; (8008e64 <main+0x10c>)
 8008e28:	f7f8 fc32 	bl	8001690 <BSP_AUDIO_OUT_Play>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		HAL_Delay(1);
 8008e2c:	2001      	movs	r0, #1
 8008e2e:	f7f8 fe85 	bl	8001b3c <HAL_Delay>
//	  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
//	  HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
		/* USER CODE END WHILE */
//    MX_USB_HOST_Process();
		/* USER CODE BEGIN 3 */
		MIDI_Application();
 8008e32:	f7ff ff1b 	bl	8008c6c <MIDI_Application>

		//USBH_Delay(1);

		/* USBH_Background Process */
		USBH_Process(&hUSBHost);
 8008e36:	4809      	ldr	r0, [pc, #36]	; (8008e5c <main+0x104>)
 8008e38:	f7fe fde6 	bl	8007a08 <USBH_Process>
		HAL_Delay(1);
 8008e3c:	e7f6      	b.n	8008e2c <main+0xd4>
 8008e3e:	bf00      	nop
 8008e40:	20001f9c 	.word	0x20001f9c
 8008e44:	20000040 	.word	0x20000040
 8008e48:	37aec32c 	.word	0x37aec32c
 8008e4c:	20001fa4 	.word	0x20001fa4
 8008e50:	20001d1c 	.word	0x20001d1c
 8008e54:	20001b48 	.word	0x20001b48
 8008e58:	08009889 	.word	0x08009889
 8008e5c:	2000152c 	.word	0x2000152c
 8008e60:	20001244 	.word	0x20001244
 8008e64:	20001f1c 	.word	0x20001f1c

08008e68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b098      	sub	sp, #96	; 0x60
 8008e6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8008e6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008e72:	2230      	movs	r2, #48	; 0x30
 8008e74:	2100      	movs	r1, #0
 8008e76:	4618      	mov	r0, r3
 8008e78:	f001 fc6e 	bl	800a758 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8008e7c:	f107 031c 	add.w	r3, r7, #28
 8008e80:	2200      	movs	r2, #0
 8008e82:	601a      	str	r2, [r3, #0]
 8008e84:	605a      	str	r2, [r3, #4]
 8008e86:	609a      	str	r2, [r3, #8]
 8008e88:	60da      	str	r2, [r3, #12]
 8008e8a:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 8008e8c:	f107 030c 	add.w	r3, r7, #12
 8008e90:	2200      	movs	r2, #0
 8008e92:	601a      	str	r2, [r3, #0]
 8008e94:	605a      	str	r2, [r3, #4]
 8008e96:	609a      	str	r2, [r3, #8]
 8008e98:	60da      	str	r2, [r3, #12]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	60bb      	str	r3, [r7, #8]
 8008e9e:	4b31      	ldr	r3, [pc, #196]	; (8008f64 <SystemClock_Config+0xfc>)
 8008ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ea2:	4a30      	ldr	r2, [pc, #192]	; (8008f64 <SystemClock_Config+0xfc>)
 8008ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8008eaa:	4b2e      	ldr	r3, [pc, #184]	; (8008f64 <SystemClock_Config+0xfc>)
 8008eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eb2:	60bb      	str	r3, [r7, #8]
 8008eb4:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	607b      	str	r3, [r7, #4]
 8008eba:	4b2b      	ldr	r3, [pc, #172]	; (8008f68 <SystemClock_Config+0x100>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a2a      	ldr	r2, [pc, #168]	; (8008f68 <SystemClock_Config+0x100>)
 8008ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008ec4:	6013      	str	r3, [r2, #0]
 8008ec6:	4b28      	ldr	r3, [pc, #160]	; (8008f68 <SystemClock_Config+0x100>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ece:	607b      	str	r3, [r7, #4]
 8008ed0:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8008ed6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008eda:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008edc:	2302      	movs	r3, #2
 8008ede:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008ee0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008ee4:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8008ee6:	2308      	movs	r3, #8
 8008ee8:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 336;
 8008eea:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8008eee:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8008ef4:	2307      	movs	r3, #7
 8008ef6:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008ef8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008efc:	4618      	mov	r0, r3
 8008efe:	f7fc ff9f 	bl	8005e40 <HAL_RCC_OscConfig>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d001      	beq.n	8008f0c <SystemClock_Config+0xa4>
	{
		Error_Handler();
 8008f08:	f000 fd10 	bl	800992c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8008f0c:	230f      	movs	r3, #15
 8008f0e:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008f10:	2302      	movs	r3, #2
 8008f12:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008f14:	2300      	movs	r3, #0
 8008f16:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008f18:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008f1c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f22:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8008f24:	f107 031c 	add.w	r3, r7, #28
 8008f28:	2105      	movs	r1, #5
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7fd f9ca 	bl	80062c4 <HAL_RCC_ClockConfig>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <SystemClock_Config+0xd2>
	{
		Error_Handler();
 8008f36:	f000 fcf9 	bl	800992c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8008f3e:	23c0      	movs	r3, #192	; 0xc0
 8008f40:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8008f42:	2302      	movs	r3, #2
 8008f44:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008f46:	f107 030c 	add.w	r3, r7, #12
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f7fd fb94 	bl	8006678 <HAL_RCCEx_PeriphCLKConfig>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d001      	beq.n	8008f5a <SystemClock_Config+0xf2>
	{
		Error_Handler();
 8008f56:	f000 fce9 	bl	800992c <Error_Handler>
	}
}
 8008f5a:	bf00      	nop
 8008f5c:	3760      	adds	r7, #96	; 0x60
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}
 8008f62:	bf00      	nop
 8008f64:	40023800 	.word	0x40023800
 8008f68:	40007000 	.word	0x40007000

08008f6c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b08c      	sub	sp, #48	; 0x30
 8008f70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8008f72:	f107 031c 	add.w	r3, r7, #28
 8008f76:	2200      	movs	r2, #0
 8008f78:	601a      	str	r2, [r3, #0]
 8008f7a:	605a      	str	r2, [r3, #4]
 8008f7c:	609a      	str	r2, [r3, #8]
 8008f7e:	60da      	str	r2, [r3, #12]
 8008f80:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8008f82:	2300      	movs	r3, #0
 8008f84:	61bb      	str	r3, [r7, #24]
 8008f86:	4b71      	ldr	r3, [pc, #452]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f8a:	4a70      	ldr	r2, [pc, #448]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008f8c:	f043 0310 	orr.w	r3, r3, #16
 8008f90:	6313      	str	r3, [r2, #48]	; 0x30
 8008f92:	4b6e      	ldr	r3, [pc, #440]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f96:	f003 0310 	and.w	r3, r3, #16
 8008f9a:	61bb      	str	r3, [r7, #24]
 8008f9c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	617b      	str	r3, [r7, #20]
 8008fa2:	4b6a      	ldr	r3, [pc, #424]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa6:	4a69      	ldr	r2, [pc, #420]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fa8:	f043 0304 	orr.w	r3, r3, #4
 8008fac:	6313      	str	r3, [r2, #48]	; 0x30
 8008fae:	4b67      	ldr	r3, [pc, #412]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fb2:	f003 0304 	and.w	r3, r3, #4
 8008fb6:	617b      	str	r3, [r7, #20]
 8008fb8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8008fba:	2300      	movs	r3, #0
 8008fbc:	613b      	str	r3, [r7, #16]
 8008fbe:	4b63      	ldr	r3, [pc, #396]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fc2:	4a62      	ldr	r2, [pc, #392]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8008fca:	4b60      	ldr	r3, [pc, #384]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fd2:	613b      	str	r3, [r7, #16]
 8008fd4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	60fb      	str	r3, [r7, #12]
 8008fda:	4b5c      	ldr	r3, [pc, #368]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fde:	4a5b      	ldr	r2, [pc, #364]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fe0:	f043 0301 	orr.w	r3, r3, #1
 8008fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8008fe6:	4b59      	ldr	r3, [pc, #356]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fea:	f003 0301 	and.w	r3, r3, #1
 8008fee:	60fb      	str	r3, [r7, #12]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60bb      	str	r3, [r7, #8]
 8008ff6:	4b55      	ldr	r3, [pc, #340]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ffa:	4a54      	ldr	r2, [pc, #336]	; (800914c <MX_GPIO_Init+0x1e0>)
 8008ffc:	f043 0302 	orr.w	r3, r3, #2
 8009000:	6313      	str	r3, [r2, #48]	; 0x30
 8009002:	4b52      	ldr	r3, [pc, #328]	; (800914c <MX_GPIO_Init+0x1e0>)
 8009004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009006:	f003 0302 	and.w	r3, r3, #2
 800900a:	60bb      	str	r3, [r7, #8]
 800900c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800900e:	2300      	movs	r3, #0
 8009010:	607b      	str	r3, [r7, #4]
 8009012:	4b4e      	ldr	r3, [pc, #312]	; (800914c <MX_GPIO_Init+0x1e0>)
 8009014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009016:	4a4d      	ldr	r2, [pc, #308]	; (800914c <MX_GPIO_Init+0x1e0>)
 8009018:	f043 0308 	orr.w	r3, r3, #8
 800901c:	6313      	str	r3, [r2, #48]	; 0x30
 800901e:	4b4b      	ldr	r3, [pc, #300]	; (800914c <MX_GPIO_Init+0x1e0>)
 8009020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009022:	f003 0308 	and.w	r3, r3, #8
 8009026:	607b      	str	r3, [r7, #4]
 8009028:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800902a:	2200      	movs	r2, #0
 800902c:	2108      	movs	r1, #8
 800902e:	4848      	ldr	r0, [pc, #288]	; (8009150 <MX_GPIO_Init+0x1e4>)
 8009030:	f7f9 fd20 	bl	8002a74 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8009034:	2201      	movs	r2, #1
 8009036:	2101      	movs	r1, #1
 8009038:	4846      	ldr	r0, [pc, #280]	; (8009154 <MX_GPIO_Init+0x1e8>)
 800903a:	f7f9 fd1b 	bl	8002a74 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 800903e:	2200      	movs	r2, #0
 8009040:	f24f 0110 	movw	r1, #61456	; 0xf010
 8009044:	4844      	ldr	r0, [pc, #272]	; (8009158 <MX_GPIO_Init+0x1ec>)
 8009046:	f7f9 fd15 	bl	8002a74 <HAL_GPIO_WritePin>
			LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800904a:	2308      	movs	r3, #8
 800904c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800904e:	2301      	movs	r3, #1
 8009050:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009052:	2300      	movs	r3, #0
 8009054:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009056:	2300      	movs	r3, #0
 8009058:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800905a:	f107 031c 	add.w	r3, r7, #28
 800905e:	4619      	mov	r1, r3
 8009060:	483b      	ldr	r0, [pc, #236]	; (8009150 <MX_GPIO_Init+0x1e4>)
 8009062:	f7f9 fa73 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8009066:	2301      	movs	r3, #1
 8009068:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800906a:	2301      	movs	r3, #1
 800906c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800906e:	2300      	movs	r3, #0
 8009070:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009072:	2300      	movs	r3, #0
 8009074:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8009076:	f107 031c 	add.w	r3, r7, #28
 800907a:	4619      	mov	r1, r3
 800907c:	4835      	ldr	r0, [pc, #212]	; (8009154 <MX_GPIO_Init+0x1e8>)
 800907e:	f7f9 fa65 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8009082:	2308      	movs	r3, #8
 8009084:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009086:	2302      	movs	r3, #2
 8009088:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800908a:	2300      	movs	r3, #0
 800908c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800908e:	2300      	movs	r3, #0
 8009090:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8009092:	2305      	movs	r3, #5
 8009094:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8009096:	f107 031c 	add.w	r3, r7, #28
 800909a:	4619      	mov	r1, r3
 800909c:	482d      	ldr	r0, [pc, #180]	; (8009154 <MX_GPIO_Init+0x1e8>)
 800909e:	f7f9 fa55 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80090a2:	2301      	movs	r3, #1
 80090a4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80090a6:	4b2d      	ldr	r3, [pc, #180]	; (800915c <MX_GPIO_Init+0x1f0>)
 80090a8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80090ae:	f107 031c 	add.w	r3, r7, #28
 80090b2:	4619      	mov	r1, r3
 80090b4:	482a      	ldr	r0, [pc, #168]	; (8009160 <MX_GPIO_Init+0x1f4>)
 80090b6:	f7f9 fa49 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 80090ba:	2304      	movs	r3, #4
 80090bc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090be:	2300      	movs	r3, #0
 80090c0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090c2:	2300      	movs	r3, #0
 80090c4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80090c6:	f107 031c 	add.w	r3, r7, #28
 80090ca:	4619      	mov	r1, r3
 80090cc:	4825      	ldr	r0, [pc, #148]	; (8009164 <MX_GPIO_Init+0x1f8>)
 80090ce:	f7f9 fa3d 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : CLK_IN_Pin */
	GPIO_InitStruct.Pin = CLK_IN_Pin;
 80090d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090d6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090d8:	2302      	movs	r3, #2
 80090da:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090dc:	2300      	movs	r3, #0
 80090de:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80090e0:	2300      	movs	r3, #0
 80090e2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80090e4:	2305      	movs	r3, #5
 80090e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80090e8:	f107 031c 	add.w	r3, r7, #28
 80090ec:	4619      	mov	r1, r3
 80090ee:	481d      	ldr	r0, [pc, #116]	; (8009164 <MX_GPIO_Init+0x1f8>)
 80090f0:	f7f9 fa2c 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 80090f4:	f24f 0310 	movw	r3, #61456	; 0xf010
 80090f8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80090fa:	2301      	movs	r3, #1
 80090fc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090fe:	2300      	movs	r3, #0
 8009100:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009102:	2300      	movs	r3, #0
 8009104:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009106:	f107 031c 	add.w	r3, r7, #28
 800910a:	4619      	mov	r1, r3
 800910c:	4812      	ldr	r0, [pc, #72]	; (8009158 <MX_GPIO_Init+0x1ec>)
 800910e:	f7f9 fa1d 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8009112:	2320      	movs	r3, #32
 8009114:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009116:	2300      	movs	r3, #0
 8009118:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800911a:	2300      	movs	r3, #0
 800911c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800911e:	f107 031c 	add.w	r3, r7, #28
 8009122:	4619      	mov	r1, r3
 8009124:	480c      	ldr	r0, [pc, #48]	; (8009158 <MX_GPIO_Init+0x1ec>)
 8009126:	f7f9 fa11 	bl	800254c <HAL_GPIO_Init>

	/*Configure GPIO pin : MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800912a:	2302      	movs	r3, #2
 800912c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800912e:	4b0b      	ldr	r3, [pc, #44]	; (800915c <MX_GPIO_Init+0x1f0>)
 8009130:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009132:	2300      	movs	r3, #0
 8009134:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8009136:	f107 031c 	add.w	r3, r7, #28
 800913a:	4619      	mov	r1, r3
 800913c:	4804      	ldr	r0, [pc, #16]	; (8009150 <MX_GPIO_Init+0x1e4>)
 800913e:	f7f9 fa05 	bl	800254c <HAL_GPIO_Init>

}
 8009142:	bf00      	nop
 8009144:	3730      	adds	r7, #48	; 0x30
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	40023800 	.word	0x40023800
 8009150:	40021000 	.word	0x40021000
 8009154:	40020800 	.word	0x40020800
 8009158:	40020c00 	.word	0x40020c00
 800915c:	10120000 	.word	0x10120000
 8009160:	40020000 	.word	0x40020000
 8009164:	40020400 	.word	0x40020400

08009168 <ProcessMIDI>:

/* USER CODE BEGIN 4 */
void ProcessMIDI(midi_package_t pack)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
	uint8_t status;

	// Status messages that start with F, for all MIDI channels
	// None of these are implemented - though we will flash an LED
	// for the MIDI clock
	status = pack.evnt0 & 0xF0;
 8009170:	797b      	ldrb	r3, [r7, #5]
 8009172:	f023 030f 	bic.w	r3, r3, #15
 8009176:	72fb      	strb	r3, [r7, #11]
	if (status == 0xF0)
 8009178:	7afb      	ldrb	r3, [r7, #11]
 800917a:	2bf0      	cmp	r3, #240	; 0xf0
 800917c:	d133      	bne.n	80091e6 <ProcessMIDI+0x7e>
	{
		switch (pack.evnt0)
 800917e:	797b      	ldrb	r3, [r7, #5]
 8009180:	3bf0      	subs	r3, #240	; 0xf0
 8009182:	2b0f      	cmp	r3, #15
 8009184:	d836      	bhi.n	80091f4 <ProcessMIDI+0x8c>
 8009186:	a201      	add	r2, pc, #4	; (adr r2, 800918c <ProcessMIDI+0x24>)
 8009188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800918c:	080091cd 	.word	0x080091cd
 8009190:	080091cd 	.word	0x080091cd
 8009194:	080091cd 	.word	0x080091cd
 8009198:	080091cd 	.word	0x080091cd
 800919c:	080091cd 	.word	0x080091cd
 80091a0:	080091cd 	.word	0x080091cd
 80091a4:	080091cd 	.word	0x080091cd
 80091a8:	080091cd 	.word	0x080091cd
 80091ac:	080091db 	.word	0x080091db
 80091b0:	080091f5 	.word	0x080091f5
 80091b4:	080091f5 	.word	0x080091f5
 80091b8:	080091f5 	.word	0x080091f5
 80091bc:	080091f5 	.word	0x080091f5
 80091c0:	080091f5 	.word	0x080091f5
 80091c4:	080091f5 	.word	0x080091f5
 80091c8:	080091f5 	.word	0x080091f5
		case 0xF3:	// Song Select
		case 0xF4:	// Undefined
		case 0xF5:	// Undefined
		case 0xF6:	// Tune Request
		case 0xF7:	// End of System Exclusive
			status = runningStatus = 0x00;
 80091cc:	4b7e      	ldr	r3, [pc, #504]	; (80093c8 <ProcessMIDI+0x260>)
 80091ce:	2200      	movs	r2, #0
 80091d0:	701a      	strb	r2, [r3, #0]
 80091d2:	4b7d      	ldr	r3, [pc, #500]	; (80093c8 <ProcessMIDI+0x260>)
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	72fb      	strb	r3, [r7, #11]
			break;
 80091d8:	e00c      	b.n	80091f4 <ProcessMIDI+0x8c>
		case 0xF8:	// Timing Clock (24 times a quarter note)
			HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin); // RED LED
 80091da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80091de:	487b      	ldr	r0, [pc, #492]	; (80093cc <ProcessMIDI+0x264>)
 80091e0:	f7f9 fc61 	bl	8002aa6 <HAL_GPIO_TogglePin>
			break;
 80091e4:	e006      	b.n	80091f4 <ProcessMIDI+0x8c>
// code commented out.

//	else if((pack.evnt0 & 0x80) == 0x00)
//		status = runningStatus;
	else
		runningStatus = status = pack.evnt0 & 0xF0;
 80091e6:	797b      	ldrb	r3, [r7, #5]
 80091e8:	f023 030f 	bic.w	r3, r3, #15
 80091ec:	72fb      	strb	r3, [r7, #11]
 80091ee:	4a76      	ldr	r2, [pc, #472]	; (80093c8 <ProcessMIDI+0x260>)
 80091f0:	7afb      	ldrb	r3, [r7, #11]
 80091f2:	7013      	strb	r3, [r2, #0]

	switch (status)
 80091f4:	7afb      	ldrb	r3, [r7, #11]
 80091f6:	2bb0      	cmp	r3, #176	; 0xb0
 80091f8:	f000 80d0 	beq.w	800939c <ProcessMIDI+0x234>
 80091fc:	2bb0      	cmp	r3, #176	; 0xb0
 80091fe:	dc07      	bgt.n	8009210 <ProcessMIDI+0xa8>
 8009200:	2b90      	cmp	r3, #144	; 0x90
 8009202:	d03a      	beq.n	800927a <ProcessMIDI+0x112>
 8009204:	2ba0      	cmp	r3, #160	; 0xa0
 8009206:	f000 80d7 	beq.w	80093b8 <ProcessMIDI+0x250>
 800920a:	2b80      	cmp	r3, #128	; 0x80
 800920c:	d008      	beq.n	8009220 <ProcessMIDI+0xb8>
		break;
	case 0xE0:	// Pitch Bend
		pitchbend = pack.evnt2 * 128 + pack.evnt1;
		break;
	}
}
 800920e:	e0d6      	b.n	80093be <ProcessMIDI+0x256>
	switch (status)
 8009210:	2bd0      	cmp	r3, #208	; 0xd0
 8009212:	f000 80d3 	beq.w	80093bc <ProcessMIDI+0x254>
 8009216:	2be0      	cmp	r3, #224	; 0xe0
 8009218:	f000 80c7 	beq.w	80093aa <ProcessMIDI+0x242>
 800921c:	2bc0      	cmp	r3, #192	; 0xc0
		break;
 800921e:	e0ce      	b.n	80093be <ProcessMIDI+0x256>
		for (i = 0; i < 16; i++)
 8009220:	2300      	movs	r3, #0
 8009222:	60fb      	str	r3, [r7, #12]
 8009224:	e025      	b.n	8009272 <ProcessMIDI+0x10a>
			if (voice[i].note == pack.evnt1)
 8009226:	496a      	ldr	r1, [pc, #424]	; (80093d0 <ProcessMIDI+0x268>)
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	4613      	mov	r3, r2
 800922c:	005b      	lsls	r3, r3, #1
 800922e:	4413      	add	r3, r2
 8009230:	00db      	lsls	r3, r3, #3
 8009232:	440b      	add	r3, r1
 8009234:	3304      	adds	r3, #4
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	79ba      	ldrb	r2, [r7, #6]
 800923a:	4293      	cmp	r3, r2
 800923c:	d116      	bne.n	800926c <ProcessMIDI+0x104>
				voice[i].active = RELEASE;
 800923e:	4964      	ldr	r1, [pc, #400]	; (80093d0 <ProcessMIDI+0x268>)
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	4613      	mov	r3, r2
 8009244:	005b      	lsls	r3, r3, #1
 8009246:	4413      	add	r3, r2
 8009248:	00db      	lsls	r3, r3, #3
 800924a:	440b      	add	r3, r1
 800924c:	2204      	movs	r2, #4
 800924e:	601a      	str	r2, [r3, #0]
				keyboard[voice[i].note] = -1;
 8009250:	495f      	ldr	r1, [pc, #380]	; (80093d0 <ProcessMIDI+0x268>)
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4613      	mov	r3, r2
 8009256:	005b      	lsls	r3, r3, #1
 8009258:	4413      	add	r3, r2
 800925a:	00db      	lsls	r3, r3, #3
 800925c:	440b      	add	r3, r1
 800925e:	3304      	adds	r3, #4
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a5c      	ldr	r2, [pc, #368]	; (80093d4 <ProcessMIDI+0x26c>)
 8009264:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009268:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < 16; i++)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	3301      	adds	r3, #1
 8009270:	60fb      	str	r3, [r7, #12]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2b0f      	cmp	r3, #15
 8009276:	ddd6      	ble.n	8009226 <ProcessMIDI+0xbe>
		break;
 8009278:	e0a1      	b.n	80093be <ProcessMIDI+0x256>
		if (pack.evnt2 == 0) // velocity 0 means note off
 800927a:	79fb      	ldrb	r3, [r7, #7]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d136      	bne.n	80092ee <ProcessMIDI+0x186>
			for (i = 0; i < 16; i++)
 8009280:	2300      	movs	r3, #0
 8009282:	60fb      	str	r3, [r7, #12]
 8009284:	e02f      	b.n	80092e6 <ProcessMIDI+0x17e>
				if ((voice[i].note == pack.evnt1)
 8009286:	4952      	ldr	r1, [pc, #328]	; (80093d0 <ProcessMIDI+0x268>)
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	4613      	mov	r3, r2
 800928c:	005b      	lsls	r3, r3, #1
 800928e:	4413      	add	r3, r2
 8009290:	00db      	lsls	r3, r3, #3
 8009292:	440b      	add	r3, r1
 8009294:	3304      	adds	r3, #4
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	79ba      	ldrb	r2, [r7, #6]
 800929a:	4293      	cmp	r3, r2
 800929c:	d120      	bne.n	80092e0 <ProcessMIDI+0x178>
						&& (voice[i].active != INACTIVE))
 800929e:	494c      	ldr	r1, [pc, #304]	; (80093d0 <ProcessMIDI+0x268>)
 80092a0:	68fa      	ldr	r2, [r7, #12]
 80092a2:	4613      	mov	r3, r2
 80092a4:	005b      	lsls	r3, r3, #1
 80092a6:	4413      	add	r3, r2
 80092a8:	00db      	lsls	r3, r3, #3
 80092aa:	440b      	add	r3, r1
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d016      	beq.n	80092e0 <ProcessMIDI+0x178>
					voice[i].active = RELEASE;
 80092b2:	4947      	ldr	r1, [pc, #284]	; (80093d0 <ProcessMIDI+0x268>)
 80092b4:	68fa      	ldr	r2, [r7, #12]
 80092b6:	4613      	mov	r3, r2
 80092b8:	005b      	lsls	r3, r3, #1
 80092ba:	4413      	add	r3, r2
 80092bc:	00db      	lsls	r3, r3, #3
 80092be:	440b      	add	r3, r1
 80092c0:	2204      	movs	r2, #4
 80092c2:	601a      	str	r2, [r3, #0]
					keyboard[voice[i].note] = -1;
 80092c4:	4942      	ldr	r1, [pc, #264]	; (80093d0 <ProcessMIDI+0x268>)
 80092c6:	68fa      	ldr	r2, [r7, #12]
 80092c8:	4613      	mov	r3, r2
 80092ca:	005b      	lsls	r3, r3, #1
 80092cc:	4413      	add	r3, r2
 80092ce:	00db      	lsls	r3, r3, #3
 80092d0:	440b      	add	r3, r1
 80092d2:	3304      	adds	r3, #4
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a3f      	ldr	r2, [pc, #252]	; (80093d4 <ProcessMIDI+0x26c>)
 80092d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80092dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (i = 0; i < 16; i++)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	3301      	adds	r3, #1
 80092e4:	60fb      	str	r3, [r7, #12]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2b0f      	cmp	r3, #15
 80092ea:	ddcc      	ble.n	8009286 <ProcessMIDI+0x11e>
		break;
 80092ec:	e067      	b.n	80093be <ProcessMIDI+0x256>
			if (keyboard[pack.evnt1] != -1)
 80092ee:	79bb      	ldrb	r3, [r7, #6]
 80092f0:	461a      	mov	r2, r3
 80092f2:	4b38      	ldr	r3, [pc, #224]	; (80093d4 <ProcessMIDI+0x26c>)
 80092f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092fc:	d013      	beq.n	8009326 <ProcessMIDI+0x1be>
				voice[keyboard[pack.evnt1]].active = RELEASE;
 80092fe:	79bb      	ldrb	r3, [r7, #6]
 8009300:	461a      	mov	r2, r3
 8009302:	4b34      	ldr	r3, [pc, #208]	; (80093d4 <ProcessMIDI+0x26c>)
 8009304:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009308:	4931      	ldr	r1, [pc, #196]	; (80093d0 <ProcessMIDI+0x268>)
 800930a:	4613      	mov	r3, r2
 800930c:	005b      	lsls	r3, r3, #1
 800930e:	4413      	add	r3, r2
 8009310:	00db      	lsls	r3, r3, #3
 8009312:	440b      	add	r3, r1
 8009314:	2204      	movs	r2, #4
 8009316:	601a      	str	r2, [r3, #0]
				keyboard[pack.evnt1] = -1;
 8009318:	79bb      	ldrb	r3, [r7, #6]
 800931a:	4619      	mov	r1, r3
 800931c:	4b2d      	ldr	r3, [pc, #180]	; (80093d4 <ProcessMIDI+0x26c>)
 800931e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009322:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
			for (i = 0; i < 16; i++)
 8009326:	2300      	movs	r3, #0
 8009328:	60fb      	str	r3, [r7, #12]
 800932a:	e033      	b.n	8009394 <ProcessMIDI+0x22c>
				if (voice[i].active == INACTIVE)
 800932c:	4928      	ldr	r1, [pc, #160]	; (80093d0 <ProcessMIDI+0x268>)
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	4613      	mov	r3, r2
 8009332:	005b      	lsls	r3, r3, #1
 8009334:	4413      	add	r3, r2
 8009336:	00db      	lsls	r3, r3, #3
 8009338:	440b      	add	r3, r1
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d126      	bne.n	800938e <ProcessMIDI+0x226>
					voice[i].active = ATTACK;
 8009340:	4923      	ldr	r1, [pc, #140]	; (80093d0 <ProcessMIDI+0x268>)
 8009342:	68fa      	ldr	r2, [r7, #12]
 8009344:	4613      	mov	r3, r2
 8009346:	005b      	lsls	r3, r3, #1
 8009348:	4413      	add	r3, r2
 800934a:	00db      	lsls	r3, r3, #3
 800934c:	440b      	add	r3, r1
 800934e:	2201      	movs	r2, #1
 8009350:	601a      	str	r2, [r3, #0]
					voice[i].note = pack.evnt1;
 8009352:	79bb      	ldrb	r3, [r7, #6]
 8009354:	4618      	mov	r0, r3
 8009356:	491e      	ldr	r1, [pc, #120]	; (80093d0 <ProcessMIDI+0x268>)
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	4613      	mov	r3, r2
 800935c:	005b      	lsls	r3, r3, #1
 800935e:	4413      	add	r3, r2
 8009360:	00db      	lsls	r3, r3, #3
 8009362:	440b      	add	r3, r1
 8009364:	3304      	adds	r3, #4
 8009366:	6018      	str	r0, [r3, #0]
					voice[i].velocity = pack.evnt2;
 8009368:	79fb      	ldrb	r3, [r7, #7]
 800936a:	4618      	mov	r0, r3
 800936c:	4918      	ldr	r1, [pc, #96]	; (80093d0 <ProcessMIDI+0x268>)
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	4613      	mov	r3, r2
 8009372:	005b      	lsls	r3, r3, #1
 8009374:	4413      	add	r3, r2
 8009376:	00db      	lsls	r3, r3, #3
 8009378:	440b      	add	r3, r1
 800937a:	3308      	adds	r3, #8
 800937c:	6018      	str	r0, [r3, #0]
					keyboard[pack.evnt1] = i;
 800937e:	79bb      	ldrb	r3, [r7, #6]
 8009380:	4619      	mov	r1, r3
 8009382:	4a14      	ldr	r2, [pc, #80]	; (80093d4 <ProcessMIDI+0x26c>)
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
					break;
 800938a:	bf00      	nop
		break;
 800938c:	e017      	b.n	80093be <ProcessMIDI+0x256>
			for (i = 0; i < 16; i++)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	3301      	adds	r3, #1
 8009392:	60fb      	str	r3, [r7, #12]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2b0f      	cmp	r3, #15
 8009398:	ddc8      	ble.n	800932c <ProcessMIDI+0x1c4>
		break;
 800939a:	e010      	b.n	80093be <ProcessMIDI+0x256>
		switch (pack.evnt1)
 800939c:	79bb      	ldrb	r3, [r7, #6]
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d001      	beq.n	80093a6 <ProcessMIDI+0x23e>
 80093a2:	2b07      	cmp	r3, #7
			break;	// master volume
 80093a4:	e000      	b.n	80093a8 <ProcessMIDI+0x240>
			break;	// tempo
 80093a6:	bf00      	nop
		break;
 80093a8:	e009      	b.n	80093be <ProcessMIDI+0x256>
		pitchbend = pack.evnt2 * 128 + pack.evnt1;
 80093aa:	79fb      	ldrb	r3, [r7, #7]
 80093ac:	01db      	lsls	r3, r3, #7
 80093ae:	79ba      	ldrb	r2, [r7, #6]
 80093b0:	4413      	add	r3, r2
 80093b2:	4a09      	ldr	r2, [pc, #36]	; (80093d8 <ProcessMIDI+0x270>)
 80093b4:	6013      	str	r3, [r2, #0]
		break;
 80093b6:	e002      	b.n	80093be <ProcessMIDI+0x256>
		break;
 80093b8:	bf00      	nop
 80093ba:	e000      	b.n	80093be <ProcessMIDI+0x256>
		break;
 80093bc:	bf00      	nop
}
 80093be:	bf00      	nop
 80093c0:	3710      	adds	r7, #16
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20001fa0 	.word	0x20001fa0
 80093cc:	40020c00 	.word	0x40020c00
 80093d0:	20001b48 	.word	0x20001b48
 80093d4:	20001d1c 	.word	0x20001d1c
 80093d8:	20001f9c 	.word	0x20001f9c

080093dc <audioBlock>:

void audioBlock(float *input, float *output, int32_t samples)
{
 80093dc:	b5b0      	push	{r4, r5, r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	607a      	str	r2, [r7, #4]
	int i, v;

	for (i = 0; i < samples; i += 2)
 80093e8:	2300      	movs	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]
 80093ec:	e012      	b.n	8009414 <audioBlock+0x38>
		output[i << 1] = output[(i << 1) + 1] = 0.0f;
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	005b      	lsls	r3, r3, #1
 80093f2:	3301      	adds	r3, #1
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	4413      	add	r3, r2
 80093fa:	f04f 0200 	mov.w	r2, #0
 80093fe:	601a      	str	r2, [r3, #0]
 8009400:	697a      	ldr	r2, [r7, #20]
 8009402:	0052      	lsls	r2, r2, #1
 8009404:	0092      	lsls	r2, r2, #2
 8009406:	68b9      	ldr	r1, [r7, #8]
 8009408:	440a      	add	r2, r1
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	6013      	str	r3, [r2, #0]
	for (i = 0; i < samples; i += 2)
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	3302      	adds	r3, #2
 8009412:	617b      	str	r3, [r7, #20]
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	429a      	cmp	r2, r3
 800941a:	dbe8      	blt.n	80093ee <audioBlock+0x12>
	for (v = 0; v < 16; v++)
 800941c:	2300      	movs	r3, #0
 800941e:	613b      	str	r3, [r7, #16]
 8009420:	e16f      	b.n	8009702 <audioBlock+0x326>
	{
		if (voice[v].active != INACTIVE)
 8009422:	49bc      	ldr	r1, [pc, #752]	; (8009714 <audioBlock+0x338>)
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	4613      	mov	r3, r2
 8009428:	005b      	lsls	r3, r3, #1
 800942a:	4413      	add	r3, r2
 800942c:	00db      	lsls	r3, r3, #3
 800942e:	440b      	add	r3, r1
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	f000 8162 	beq.w	80096fc <audioBlock+0x320>
		{
			voice[v].frequency = mtoinc[voice[v].note]
 8009438:	49b6      	ldr	r1, [pc, #728]	; (8009714 <audioBlock+0x338>)
 800943a:	693a      	ldr	r2, [r7, #16]
 800943c:	4613      	mov	r3, r2
 800943e:	005b      	lsls	r3, r3, #1
 8009440:	4413      	add	r3, r2
 8009442:	00db      	lsls	r3, r3, #3
 8009444:	440b      	add	r3, r1
 8009446:	3304      	adds	r3, #4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4ab3      	ldr	r2, [pc, #716]	; (8009718 <audioBlock+0x33c>)
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	4413      	add	r3, r2
 8009450:	ed93 7a00 	vldr	s14, [r3]
					* pitchbend1024[pitchbend >> 4];
 8009454:	4bb1      	ldr	r3, [pc, #708]	; (800971c <audioBlock+0x340>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	111b      	asrs	r3, r3, #4
 800945a:	4ab1      	ldr	r2, [pc, #708]	; (8009720 <audioBlock+0x344>)
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	4413      	add	r3, r2
 8009460:	edd3 7a00 	vldr	s15, [r3]
 8009464:	ee67 7a27 	vmul.f32	s15, s14, s15
			voice[v].frequency = mtoinc[voice[v].note]
 8009468:	49aa      	ldr	r1, [pc, #680]	; (8009714 <audioBlock+0x338>)
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	4613      	mov	r3, r2
 800946e:	005b      	lsls	r3, r3, #1
 8009470:	4413      	add	r3, r2
 8009472:	00db      	lsls	r3, r3, #3
 8009474:	440b      	add	r3, r1
 8009476:	3310      	adds	r3, #16
 8009478:	edc3 7a00 	vstr	s15, [r3]
			for (i = 0; i < samples; i += 2)
 800947c:	2300      	movs	r3, #0
 800947e:	617b      	str	r3, [r7, #20]
 8009480:	e137      	b.n	80096f2 <audioBlock+0x316>
			{
				voice[v].phase += voice[v].frequency;
 8009482:	49a4      	ldr	r1, [pc, #656]	; (8009714 <audioBlock+0x338>)
 8009484:	693a      	ldr	r2, [r7, #16]
 8009486:	4613      	mov	r3, r2
 8009488:	005b      	lsls	r3, r3, #1
 800948a:	4413      	add	r3, r2
 800948c:	00db      	lsls	r3, r3, #3
 800948e:	440b      	add	r3, r1
 8009490:	3314      	adds	r3, #20
 8009492:	ed93 7a00 	vldr	s14, [r3]
 8009496:	499f      	ldr	r1, [pc, #636]	; (8009714 <audioBlock+0x338>)
 8009498:	693a      	ldr	r2, [r7, #16]
 800949a:	4613      	mov	r3, r2
 800949c:	005b      	lsls	r3, r3, #1
 800949e:	4413      	add	r3, r2
 80094a0:	00db      	lsls	r3, r3, #3
 80094a2:	440b      	add	r3, r1
 80094a4:	3310      	adds	r3, #16
 80094a6:	edd3 7a00 	vldr	s15, [r3]
 80094aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094ae:	4999      	ldr	r1, [pc, #612]	; (8009714 <audioBlock+0x338>)
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	4613      	mov	r3, r2
 80094b4:	005b      	lsls	r3, r3, #1
 80094b6:	4413      	add	r3, r2
 80094b8:	00db      	lsls	r3, r3, #3
 80094ba:	440b      	add	r3, r1
 80094bc:	3314      	adds	r3, #20
 80094be:	edc3 7a00 	vstr	s15, [r3]
				if (voice[v].phase > 1.0f)
 80094c2:	4994      	ldr	r1, [pc, #592]	; (8009714 <audioBlock+0x338>)
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	4613      	mov	r3, r2
 80094c8:	005b      	lsls	r3, r3, #1
 80094ca:	4413      	add	r3, r2
 80094cc:	00db      	lsls	r3, r3, #3
 80094ce:	440b      	add	r3, r1
 80094d0:	3314      	adds	r3, #20
 80094d2:	edd3 7a00 	vldr	s15, [r3]
 80094d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094e2:	dd17      	ble.n	8009514 <audioBlock+0x138>
					voice[v].phase = voice[v].phase - 1.0f;
 80094e4:	498b      	ldr	r1, [pc, #556]	; (8009714 <audioBlock+0x338>)
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	4613      	mov	r3, r2
 80094ea:	005b      	lsls	r3, r3, #1
 80094ec:	4413      	add	r3, r2
 80094ee:	00db      	lsls	r3, r3, #3
 80094f0:	440b      	add	r3, r1
 80094f2:	3314      	adds	r3, #20
 80094f4:	edd3 7a00 	vldr	s15, [r3]
 80094f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009500:	4984      	ldr	r1, [pc, #528]	; (8009714 <audioBlock+0x338>)
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	4613      	mov	r3, r2
 8009506:	005b      	lsls	r3, r3, #1
 8009508:	4413      	add	r3, r2
 800950a:	00db      	lsls	r3, r3, #3
 800950c:	440b      	add	r3, r1
 800950e:	3314      	adds	r3, #20
 8009510:	edc3 7a00 	vstr	s15, [r3]
				output[i << 1] += ((voice[v].phase * 2.0f) - 1.0f)
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	005b      	lsls	r3, r3, #1
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	68ba      	ldr	r2, [r7, #8]
 800951c:	4413      	add	r3, r2
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4618      	mov	r0, r3
 8009522:	f7f6 ffb5 	bl	8000490 <__aeabi_f2d>
 8009526:	4604      	mov	r4, r0
 8009528:	460d      	mov	r5, r1
 800952a:	497a      	ldr	r1, [pc, #488]	; (8009714 <audioBlock+0x338>)
 800952c:	693a      	ldr	r2, [r7, #16]
 800952e:	4613      	mov	r3, r2
 8009530:	005b      	lsls	r3, r3, #1
 8009532:	4413      	add	r3, r2
 8009534:	00db      	lsls	r3, r3, #3
 8009536:	440b      	add	r3, r1
 8009538:	3314      	adds	r3, #20
 800953a:	edd3 7a00 	vldr	s15, [r3]
 800953e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009542:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009546:	ee37 7ac7 	vsub.f32	s14, s15, s14
						* voice[v].volume * voice[v].velocity * 0.0009765625;
 800954a:	4972      	ldr	r1, [pc, #456]	; (8009714 <audioBlock+0x338>)
 800954c:	693a      	ldr	r2, [r7, #16]
 800954e:	4613      	mov	r3, r2
 8009550:	005b      	lsls	r3, r3, #1
 8009552:	4413      	add	r3, r2
 8009554:	00db      	lsls	r3, r3, #3
 8009556:	440b      	add	r3, r1
 8009558:	330c      	adds	r3, #12
 800955a:	edd3 7a00 	vldr	s15, [r3]
 800955e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009562:	496c      	ldr	r1, [pc, #432]	; (8009714 <audioBlock+0x338>)
 8009564:	693a      	ldr	r2, [r7, #16]
 8009566:	4613      	mov	r3, r2
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	4413      	add	r3, r2
 800956c:	00db      	lsls	r3, r3, #3
 800956e:	440b      	add	r3, r1
 8009570:	3308      	adds	r3, #8
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	ee07 3a90 	vmov	s15, r3
 8009578:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800957c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009580:	ee17 0a90 	vmov	r0, s15
 8009584:	f7f6 ff84 	bl	8000490 <__aeabi_f2d>
 8009588:	f04f 0200 	mov.w	r2, #0
 800958c:	4b65      	ldr	r3, [pc, #404]	; (8009724 <audioBlock+0x348>)
 800958e:	f7f6 ffd7 	bl	8000540 <__aeabi_dmul>
 8009592:	4602      	mov	r2, r0
 8009594:	460b      	mov	r3, r1
				output[i << 1] += ((voice[v].phase * 2.0f) - 1.0f)
 8009596:	4620      	mov	r0, r4
 8009598:	4629      	mov	r1, r5
 800959a:	f7f6 fe1b 	bl	80001d4 <__adddf3>
 800959e:	4603      	mov	r3, r0
 80095a0:	460c      	mov	r4, r1
 80095a2:	4618      	mov	r0, r3
 80095a4:	4621      	mov	r1, r4
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	005b      	lsls	r3, r3, #1
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	68ba      	ldr	r2, [r7, #8]
 80095ae:	18d4      	adds	r4, r2, r3
 80095b0:	f7f7 f9d8 	bl	8000964 <__aeabi_d2f>
 80095b4:	4603      	mov	r3, r0
 80095b6:	6023      	str	r3, [r4, #0]
				output[(i << 1) + 1] = output[i << 1];
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	005b      	lsls	r3, r3, #1
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	441a      	add	r2, r3
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	005b      	lsls	r3, r3, #1
 80095c6:	3301      	adds	r3, #1
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	68b9      	ldr	r1, [r7, #8]
 80095cc:	440b      	add	r3, r1
 80095ce:	6812      	ldr	r2, [r2, #0]
 80095d0:	601a      	str	r2, [r3, #0]
				if (voice[v].active == ATTACK)
 80095d2:	4950      	ldr	r1, [pc, #320]	; (8009714 <audioBlock+0x338>)
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	4613      	mov	r3, r2
 80095d8:	005b      	lsls	r3, r3, #1
 80095da:	4413      	add	r3, r2
 80095dc:	00db      	lsls	r3, r3, #3
 80095de:	440b      	add	r3, r1
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d132      	bne.n	800964c <audioBlock+0x270>
				{
					voice[v].volume += 0.02f;
 80095e6:	494b      	ldr	r1, [pc, #300]	; (8009714 <audioBlock+0x338>)
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	4613      	mov	r3, r2
 80095ec:	005b      	lsls	r3, r3, #1
 80095ee:	4413      	add	r3, r2
 80095f0:	00db      	lsls	r3, r3, #3
 80095f2:	440b      	add	r3, r1
 80095f4:	330c      	adds	r3, #12
 80095f6:	edd3 7a00 	vldr	s15, [r3]
 80095fa:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8009728 <audioBlock+0x34c>
 80095fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009602:	4944      	ldr	r1, [pc, #272]	; (8009714 <audioBlock+0x338>)
 8009604:	693a      	ldr	r2, [r7, #16]
 8009606:	4613      	mov	r3, r2
 8009608:	005b      	lsls	r3, r3, #1
 800960a:	4413      	add	r3, r2
 800960c:	00db      	lsls	r3, r3, #3
 800960e:	440b      	add	r3, r1
 8009610:	330c      	adds	r3, #12
 8009612:	edc3 7a00 	vstr	s15, [r3]
					if (voice[v].volume >= 1.0f)
 8009616:	493f      	ldr	r1, [pc, #252]	; (8009714 <audioBlock+0x338>)
 8009618:	693a      	ldr	r2, [r7, #16]
 800961a:	4613      	mov	r3, r2
 800961c:	005b      	lsls	r3, r3, #1
 800961e:	4413      	add	r3, r2
 8009620:	00db      	lsls	r3, r3, #3
 8009622:	440b      	add	r3, r1
 8009624:	330c      	adds	r3, #12
 8009626:	edd3 7a00 	vldr	s15, [r3]
 800962a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800962e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009636:	db59      	blt.n	80096ec <audioBlock+0x310>
						voice[v].active = SUSTAIN;
 8009638:	4936      	ldr	r1, [pc, #216]	; (8009714 <audioBlock+0x338>)
 800963a:	693a      	ldr	r2, [r7, #16]
 800963c:	4613      	mov	r3, r2
 800963e:	005b      	lsls	r3, r3, #1
 8009640:	4413      	add	r3, r2
 8009642:	00db      	lsls	r3, r3, #3
 8009644:	440b      	add	r3, r1
 8009646:	2203      	movs	r2, #3
 8009648:	601a      	str	r2, [r3, #0]
 800964a:	e04f      	b.n	80096ec <audioBlock+0x310>
				} else if (voice[v].active == SUSTAIN)
 800964c:	4931      	ldr	r1, [pc, #196]	; (8009714 <audioBlock+0x338>)
 800964e:	693a      	ldr	r2, [r7, #16]
 8009650:	4613      	mov	r3, r2
 8009652:	005b      	lsls	r3, r3, #1
 8009654:	4413      	add	r3, r2
 8009656:	00db      	lsls	r3, r3, #3
 8009658:	440b      	add	r3, r1
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b03      	cmp	r3, #3
 800965e:	d10b      	bne.n	8009678 <audioBlock+0x29c>
					voice[v].volume = 1.0f;
 8009660:	492c      	ldr	r1, [pc, #176]	; (8009714 <audioBlock+0x338>)
 8009662:	693a      	ldr	r2, [r7, #16]
 8009664:	4613      	mov	r3, r2
 8009666:	005b      	lsls	r3, r3, #1
 8009668:	4413      	add	r3, r2
 800966a:	00db      	lsls	r3, r3, #3
 800966c:	440b      	add	r3, r1
 800966e:	330c      	adds	r3, #12
 8009670:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8009674:	601a      	str	r2, [r3, #0]
 8009676:	e039      	b.n	80096ec <audioBlock+0x310>
				else if (voice[v].active == RELEASE)
 8009678:	4926      	ldr	r1, [pc, #152]	; (8009714 <audioBlock+0x338>)
 800967a:	693a      	ldr	r2, [r7, #16]
 800967c:	4613      	mov	r3, r2
 800967e:	005b      	lsls	r3, r3, #1
 8009680:	4413      	add	r3, r2
 8009682:	00db      	lsls	r3, r3, #3
 8009684:	440b      	add	r3, r1
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b04      	cmp	r3, #4
 800968a:	d12f      	bne.n	80096ec <audioBlock+0x310>
				{
					voice[v].volume -= 0.0002f;
 800968c:	4921      	ldr	r1, [pc, #132]	; (8009714 <audioBlock+0x338>)
 800968e:	693a      	ldr	r2, [r7, #16]
 8009690:	4613      	mov	r3, r2
 8009692:	005b      	lsls	r3, r3, #1
 8009694:	4413      	add	r3, r2
 8009696:	00db      	lsls	r3, r3, #3
 8009698:	440b      	add	r3, r1
 800969a:	330c      	adds	r3, #12
 800969c:	edd3 7a00 	vldr	s15, [r3]
 80096a0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800972c <audioBlock+0x350>
 80096a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80096a8:	491a      	ldr	r1, [pc, #104]	; (8009714 <audioBlock+0x338>)
 80096aa:	693a      	ldr	r2, [r7, #16]
 80096ac:	4613      	mov	r3, r2
 80096ae:	005b      	lsls	r3, r3, #1
 80096b0:	4413      	add	r3, r2
 80096b2:	00db      	lsls	r3, r3, #3
 80096b4:	440b      	add	r3, r1
 80096b6:	330c      	adds	r3, #12
 80096b8:	edc3 7a00 	vstr	s15, [r3]
					if (voice[v].volume <= 0.0f)
 80096bc:	4915      	ldr	r1, [pc, #84]	; (8009714 <audioBlock+0x338>)
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	4613      	mov	r3, r2
 80096c2:	005b      	lsls	r3, r3, #1
 80096c4:	4413      	add	r3, r2
 80096c6:	00db      	lsls	r3, r3, #3
 80096c8:	440b      	add	r3, r1
 80096ca:	330c      	adds	r3, #12
 80096cc:	edd3 7a00 	vldr	s15, [r3]
 80096d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80096d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d8:	d808      	bhi.n	80096ec <audioBlock+0x310>
						voice[v].active = INACTIVE;
 80096da:	490e      	ldr	r1, [pc, #56]	; (8009714 <audioBlock+0x338>)
 80096dc:	693a      	ldr	r2, [r7, #16]
 80096de:	4613      	mov	r3, r2
 80096e0:	005b      	lsls	r3, r3, #1
 80096e2:	4413      	add	r3, r2
 80096e4:	00db      	lsls	r3, r3, #3
 80096e6:	440b      	add	r3, r1
 80096e8:	2200      	movs	r2, #0
 80096ea:	601a      	str	r2, [r3, #0]
			for (i = 0; i < samples; i += 2)
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	3302      	adds	r3, #2
 80096f0:	617b      	str	r3, [r7, #20]
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	429a      	cmp	r2, r3
 80096f8:	f6ff aec3 	blt.w	8009482 <audioBlock+0xa6>
	for (v = 0; v < 16; v++)
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	3301      	adds	r3, #1
 8009700:	613b      	str	r3, [r7, #16]
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	2b0f      	cmp	r3, #15
 8009706:	f77f ae8c 	ble.w	8009422 <audioBlock+0x46>
				}
			}
		}
	}
}
 800970a:	bf00      	nop
 800970c:	3718      	adds	r7, #24
 800970e:	46bd      	mov	sp, r7
 8009710:	bdb0      	pop	{r4, r5, r7, pc}
 8009712:	bf00      	nop
 8009714:	20001b48 	.word	0x20001b48
 8009718:	20001fa4 	.word	0x20001fa4
 800971c:	20001f9c 	.word	0x20001f9c
 8009720:	20000240 	.word	0x20000240
 8009724:	3f500000 	.word	0x3f500000
 8009728:	3ca3d70a 	.word	0x3ca3d70a
 800972c:	3951b717 	.word	0x3951b717

08009730 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b082      	sub	sp, #8
 8009734:	af00      	add	r7, sp, #0
	int i;
	audioBlock(inBuffer, outBuffer, 16);
 8009736:	2210      	movs	r2, #16
 8009738:	491c      	ldr	r1, [pc, #112]	; (80097ac <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x7c>)
 800973a:	481d      	ldr	r0, [pc, #116]	; (80097b0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x80>)
 800973c:	f7ff fe4e 	bl	80093dc <audioBlock>
	for (i = 0; i < 32; i += 2)
 8009740:	2300      	movs	r3, #0
 8009742:	607b      	str	r3, [r7, #4]
 8009744:	e02a      	b.n	800979c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x6c>
	{
		codecBuffer[i + 0] = (int16_t) ((outBuffer[i]) * 32767.0f);
 8009746:	4a19      	ldr	r2, [pc, #100]	; (80097ac <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x7c>)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	4413      	add	r3, r2
 800974e:	edd3 7a00 	vldr	s15, [r3]
 8009752:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80097b4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x84>
 8009756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800975a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800975e:	ee17 3a90 	vmov	r3, s15
 8009762:	b219      	sxth	r1, r3
 8009764:	4a14      	ldr	r2, [pc, #80]	; (80097b8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x88>)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		codecBuffer[i + 1] = (int16_t) ((outBuffer[i + 1]) * 32767.0f);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	3301      	adds	r3, #1
 8009770:	4a0e      	ldr	r2, [pc, #56]	; (80097ac <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x7c>)
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	4413      	add	r3, r2
 8009776:	edd3 7a00 	vldr	s15, [r3]
 800977a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80097b4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x84>
 800977e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	3301      	adds	r3, #1
 8009786:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800978a:	ee17 2a90 	vmov	r2, s15
 800978e:	b211      	sxth	r1, r2
 8009790:	4a09      	ldr	r2, [pc, #36]	; (80097b8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x88>)
 8009792:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i = 0; i < 32; i += 2)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	3302      	adds	r3, #2
 800979a:	607b      	str	r3, [r7, #4]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2b1f      	cmp	r3, #31
 80097a0:	ddd1      	ble.n	8009746 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x16>
	}
}
 80097a2:	bf00      	nop
 80097a4:	3708      	adds	r7, #8
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	200021a4 	.word	0x200021a4
 80097b0:	200031fc 	.word	0x200031fc
 80097b4:	46fffe00 	.word	0x46fffe00
 80097b8:	20001f1c 	.word	0x20001f1c

080097bc <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
	int i;
	BSP_AUDIO_OUT_ChangeBuffer((uint16_t*) codecBuffer, 64);
 80097c2:	2140      	movs	r1, #64	; 0x40
 80097c4:	481e      	ldr	r0, [pc, #120]	; (8009840 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x84>)
 80097c6:	f7f7 ff8d 	bl	80016e4 <BSP_AUDIO_OUT_ChangeBuffer>
	audioBlock(inBuffer, outBuffer, 16);
 80097ca:	2210      	movs	r2, #16
 80097cc:	491d      	ldr	r1, [pc, #116]	; (8009844 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x88>)
 80097ce:	481e      	ldr	r0, [pc, #120]	; (8009848 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 80097d0:	f7ff fe04 	bl	80093dc <audioBlock>
	for (i = 0; i < 32; i += 2)
 80097d4:	2300      	movs	r3, #0
 80097d6:	607b      	str	r3, [r7, #4]
 80097d8:	e02b      	b.n	8009832 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x76>
	{
		codecBuffer[i + 32] = (int16_t) ((outBuffer[i]) * 32767.0f);
 80097da:	4a1a      	ldr	r2, [pc, #104]	; (8009844 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x88>)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4413      	add	r3, r2
 80097e2:	edd3 7a00 	vldr	s15, [r3]
 80097e6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800984c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x90>
 80097ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	3320      	adds	r3, #32
 80097f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097f6:	ee17 2a90 	vmov	r2, s15
 80097fa:	b211      	sxth	r1, r2
 80097fc:	4a10      	ldr	r2, [pc, #64]	; (8009840 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x84>)
 80097fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		codecBuffer[i + 33] = (int16_t) ((outBuffer[i + 1]) * 32767.0f);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	3301      	adds	r3, #1
 8009806:	4a0f      	ldr	r2, [pc, #60]	; (8009844 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	4413      	add	r3, r2
 800980c:	edd3 7a00 	vldr	s15, [r3]
 8009810:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800984c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x90>
 8009814:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	3321      	adds	r3, #33	; 0x21
 800981c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009820:	ee17 2a90 	vmov	r2, s15
 8009824:	b211      	sxth	r1, r2
 8009826:	4a06      	ldr	r2, [pc, #24]	; (8009840 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8009828:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i = 0; i < 32; i += 2)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	3302      	adds	r3, #2
 8009830:	607b      	str	r3, [r7, #4]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2b1f      	cmp	r3, #31
 8009836:	ddd0      	ble.n	80097da <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1e>
	}
}
 8009838:	bf00      	nop
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	20001f1c 	.word	0x20001f1c
 8009844:	200021a4 	.word	0x200021a4
 8009848:	200031fc 	.word	0x200031fc
 800984c:	46fffe00 	.word	0x46fffe00

08009850 <BSP_AUDIO_OUT_Error_CallBack>:

void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8009850:	b480      	push	{r7}
 8009852:	af00      	add	r7, sp, #0
	/* Stop the program with an infinite loop */
	while (1)
 8009854:	e7fe      	b.n	8009854 <BSP_AUDIO_OUT_Error_CallBack+0x4>
	...

08009858 <DMA1_Stream7_IRQHandler>:
 * @brief  This function handles main I2S interrupt.
 * @param  None
 * @retval 0 if correct communication, else wrong communication
 */
void I2S3_IRQHandler(void)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hAudioOutI2s.hdmatx);
 800985c:	4b03      	ldr	r3, [pc, #12]	; (800986c <DMA1_Stream7_IRQHandler+0x14>)
 800985e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009860:	4618      	mov	r0, r3
 8009862:	f7f8 fc0b 	bl	800207c <HAL_DMA_IRQHandler>
}
 8009866:	bf00      	nop
 8009868:	bd80      	pop	{r7, pc}
 800986a:	bf00      	nop
 800986c:	20001458 	.word	0x20001458

08009870 <DMA1_Stream3_IRQHandler>:
 * @brief  This function handles DMA Stream interrupt request.
 * @param  None
 * @retval None
 */
void I2S2_IRQHandler(void)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hAudioInI2s.hdmarx);
 8009874:	4b03      	ldr	r3, [pc, #12]	; (8009884 <DMA1_Stream3_IRQHandler+0x14>)
 8009876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009878:	4618      	mov	r0, r3
 800987a:	f7f8 fbff 	bl	800207c <HAL_DMA_IRQHandler>
}
 800987e:	bf00      	nop
 8009880:	bd80      	pop	{r7, pc}
 8009882:	bf00      	nop
 8009884:	200014a0 	.word	0x200014a0

08009888 <USBH_UserProcess_callback>:
 * @param  phost: Host Handle
 * @param  id: Host Library user message ID
 * @retval none
 */
static void USBH_UserProcess_callback(USBH_HandleTypeDef *pHost, uint8_t vId)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	460b      	mov	r3, r1
 8009892:	70fb      	strb	r3, [r7, #3]
	switch (vId)
 8009894:	78fb      	ldrb	r3, [r7, #3]
 8009896:	3b01      	subs	r3, #1
 8009898:	2b04      	cmp	r3, #4
 800989a:	d83d      	bhi.n	8009918 <USBH_UserProcess_callback+0x90>
 800989c:	a201      	add	r2, pc, #4	; (adr r2, 80098a4 <USBH_UserProcess_callback+0x1c>)
 800989e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a2:	bf00      	nop
 80098a4:	08009919 	.word	0x08009919
 80098a8:	080098d9 	.word	0x080098d9
 80098ac:	08009919 	.word	0x08009919
 80098b0:	08009905 	.word	0x08009905
 80098b4:	080098b9 	.word	0x080098b9
	{
	case HOST_USER_SELECT_CONFIGURATION:
		break;

	case HOST_USER_DISCONNECTION:
		Appli_state = MIDI_APPLICATION_DISCONNECT;
 80098b8:	4b1a      	ldr	r3, [pc, #104]	; (8009924 <USBH_UserProcess_callback+0x9c>)
 80098ba:	2204      	movs	r2, #4
 80098bc:	701a      	strb	r2, [r3, #0]
		// 4 - green, 3 - orange, 5 - red, 6 - blue
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80098be:	2200      	movs	r2, #0
 80098c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80098c4:	4818      	ldr	r0, [pc, #96]	; (8009928 <USBH_UserProcess_callback+0xa0>)
 80098c6:	f7f9 f8d5 	bl	8002a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 80098ca:	2200      	movs	r2, #0
 80098cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80098d0:	4815      	ldr	r0, [pc, #84]	; (8009928 <USBH_UserProcess_callback+0xa0>)
 80098d2:	f7f9 f8cf 	bl	8002a74 <HAL_GPIO_WritePin>
		break;
 80098d6:	e020      	b.n	800991a <USBH_UserProcess_callback+0x92>

	case HOST_USER_CLASS_ACTIVE:
		Appli_state = MIDI_APPLICATION_READY;
 80098d8:	4b12      	ldr	r3, [pc, #72]	; (8009924 <USBH_UserProcess_callback+0x9c>)
 80098da:	2202      	movs	r2, #2
 80098dc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80098de:	2201      	movs	r2, #1
 80098e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80098e4:	4810      	ldr	r0, [pc, #64]	; (8009928 <USBH_UserProcess_callback+0xa0>)
 80098e6:	f7f9 f8c5 	bl	8002a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 80098ea:	2200      	movs	r2, #0
 80098ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80098f0:	480d      	ldr	r0, [pc, #52]	; (8009928 <USBH_UserProcess_callback+0xa0>)
 80098f2:	f7f9 f8bf 	bl	8002a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 80098f6:	2200      	movs	r2, #0
 80098f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80098fc:	480a      	ldr	r0, [pc, #40]	; (8009928 <USBH_UserProcess_callback+0xa0>)
 80098fe:	f7f9 f8b9 	bl	8002a74 <HAL_GPIO_WritePin>
		break;
 8009902:	e00a      	b.n	800991a <USBH_UserProcess_callback+0x92>

	case HOST_USER_CONNECTION:
		Appli_state = MIDI_APPLICATION_START;
 8009904:	4b07      	ldr	r3, [pc, #28]	; (8009924 <USBH_UserProcess_callback+0x9c>)
 8009906:	2201      	movs	r2, #1
 8009908:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0x8000, GPIO_PIN_SET);
 800990a:	2201      	movs	r2, #1
 800990c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009910:	4805      	ldr	r0, [pc, #20]	; (8009928 <USBH_UserProcess_callback+0xa0>)
 8009912:	f7f9 f8af 	bl	8002a74 <HAL_GPIO_WritePin>
		break;
 8009916:	e000      	b.n	800991a <USBH_UserProcess_callback+0x92>

	default:
		break;
 8009918:	bf00      	nop

	}
}
 800991a:	bf00      	nop
 800991c:	3708      	adds	r7, #8
 800991e:	46bd      	mov	sp, r7
 8009920:	bd80      	pop	{r7, pc}
 8009922:	bf00      	nop
 8009924:	200013a4 	.word	0x200013a4
 8009928:	40020c00 	.word	0x40020c00

0800992c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800992c:	b480      	push	{r7}
 800992e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8009930:	bf00      	nop
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr
	...

0800993c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009942:	2300      	movs	r3, #0
 8009944:	607b      	str	r3, [r7, #4]
 8009946:	4b10      	ldr	r3, [pc, #64]	; (8009988 <HAL_MspInit+0x4c>)
 8009948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800994a:	4a0f      	ldr	r2, [pc, #60]	; (8009988 <HAL_MspInit+0x4c>)
 800994c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009950:	6453      	str	r3, [r2, #68]	; 0x44
 8009952:	4b0d      	ldr	r3, [pc, #52]	; (8009988 <HAL_MspInit+0x4c>)
 8009954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800995a:	607b      	str	r3, [r7, #4]
 800995c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800995e:	2300      	movs	r3, #0
 8009960:	603b      	str	r3, [r7, #0]
 8009962:	4b09      	ldr	r3, [pc, #36]	; (8009988 <HAL_MspInit+0x4c>)
 8009964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009966:	4a08      	ldr	r2, [pc, #32]	; (8009988 <HAL_MspInit+0x4c>)
 8009968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800996c:	6413      	str	r3, [r2, #64]	; 0x40
 800996e:	4b06      	ldr	r3, [pc, #24]	; (8009988 <HAL_MspInit+0x4c>)
 8009970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009976:	603b      	str	r3, [r7, #0]
 8009978:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800997a:	2007      	movs	r0, #7
 800997c:	f7f8 f9d0 	bl	8001d20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009980:	bf00      	nop
 8009982:	3708      	adds	r7, #8
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}
 8009988:	40023800 	.word	0x40023800

0800998c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b08a      	sub	sp, #40	; 0x28
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009994:	f107 0314 	add.w	r3, r7, #20
 8009998:	2200      	movs	r2, #0
 800999a:	601a      	str	r2, [r3, #0]
 800999c:	605a      	str	r2, [r3, #4]
 800999e:	609a      	str	r2, [r3, #8]
 80099a0:	60da      	str	r2, [r3, #12]
 80099a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a19      	ldr	r2, [pc, #100]	; (8009a10 <HAL_I2C_MspInit+0x84>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d12c      	bne.n	8009a08 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80099ae:	2300      	movs	r3, #0
 80099b0:	613b      	str	r3, [r7, #16]
 80099b2:	4b18      	ldr	r3, [pc, #96]	; (8009a14 <HAL_I2C_MspInit+0x88>)
 80099b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099b6:	4a17      	ldr	r2, [pc, #92]	; (8009a14 <HAL_I2C_MspInit+0x88>)
 80099b8:	f043 0302 	orr.w	r3, r3, #2
 80099bc:	6313      	str	r3, [r2, #48]	; 0x30
 80099be:	4b15      	ldr	r3, [pc, #84]	; (8009a14 <HAL_I2C_MspInit+0x88>)
 80099c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099c2:	f003 0302 	and.w	r3, r3, #2
 80099c6:	613b      	str	r3, [r7, #16]
 80099c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80099ca:	f44f 7310 	mov.w	r3, #576	; 0x240
 80099ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80099d0:	2312      	movs	r3, #18
 80099d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80099d4:	2301      	movs	r3, #1
 80099d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099d8:	2300      	movs	r3, #0
 80099da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80099dc:	2304      	movs	r3, #4
 80099de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80099e0:	f107 0314 	add.w	r3, r7, #20
 80099e4:	4619      	mov	r1, r3
 80099e6:	480c      	ldr	r0, [pc, #48]	; (8009a18 <HAL_I2C_MspInit+0x8c>)
 80099e8:	f7f8 fdb0 	bl	800254c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80099ec:	2300      	movs	r3, #0
 80099ee:	60fb      	str	r3, [r7, #12]
 80099f0:	4b08      	ldr	r3, [pc, #32]	; (8009a14 <HAL_I2C_MspInit+0x88>)
 80099f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099f4:	4a07      	ldr	r2, [pc, #28]	; (8009a14 <HAL_I2C_MspInit+0x88>)
 80099f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80099fa:	6413      	str	r3, [r2, #64]	; 0x40
 80099fc:	4b05      	ldr	r3, [pc, #20]	; (8009a14 <HAL_I2C_MspInit+0x88>)
 80099fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009a04:	60fb      	str	r3, [r7, #12]
 8009a06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8009a08:	bf00      	nop
 8009a0a:	3728      	adds	r7, #40	; 0x28
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	40005400 	.word	0x40005400
 8009a14:	40023800 	.word	0x40023800
 8009a18:	40020400 	.word	0x40020400

08009a1c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a08      	ldr	r2, [pc, #32]	; (8009a4c <HAL_I2C_MspDeInit+0x30>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d10a      	bne.n	8009a44 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8009a2e:	4b08      	ldr	r3, [pc, #32]	; (8009a50 <HAL_I2C_MspDeInit+0x34>)
 8009a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a32:	4a07      	ldr	r2, [pc, #28]	; (8009a50 <HAL_I2C_MspDeInit+0x34>)
 8009a34:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a38:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 8009a3a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009a3e:	4805      	ldr	r0, [pc, #20]	; (8009a54 <HAL_I2C_MspDeInit+0x38>)
 8009a40:	f7f8 ff1e 	bl	8002880 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8009a44:	bf00      	nop
 8009a46:	3708      	adds	r7, #8
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}
 8009a4c:	40005400 	.word	0x40005400
 8009a50:	40023800 	.word	0x40023800
 8009a54:	40020400 	.word	0x40020400

08009a58 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08a      	sub	sp, #40	; 0x28
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a60:	f107 0314 	add.w	r3, r7, #20
 8009a64:	2200      	movs	r2, #0
 8009a66:	601a      	str	r2, [r3, #0]
 8009a68:	605a      	str	r2, [r3, #4]
 8009a6a:	609a      	str	r2, [r3, #8]
 8009a6c:	60da      	str	r2, [r3, #12]
 8009a6e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a28      	ldr	r2, [pc, #160]	; (8009b18 <HAL_I2S_MspInit+0xc0>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d14a      	bne.n	8009b10 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	613b      	str	r3, [r7, #16]
 8009a7e:	4b27      	ldr	r3, [pc, #156]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a82:	4a26      	ldr	r2, [pc, #152]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009a84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a88:	6413      	str	r3, [r2, #64]	; 0x40
 8009a8a:	4b24      	ldr	r3, [pc, #144]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a92:	613b      	str	r3, [r7, #16]
 8009a94:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a96:	2300      	movs	r3, #0
 8009a98:	60fb      	str	r3, [r7, #12]
 8009a9a:	4b20      	ldr	r3, [pc, #128]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a9e:	4a1f      	ldr	r2, [pc, #124]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009aa0:	f043 0301 	orr.w	r3, r3, #1
 8009aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8009aa6:	4b1d      	ldr	r3, [pc, #116]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aaa:	f003 0301 	and.w	r3, r3, #1
 8009aae:	60fb      	str	r3, [r7, #12]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	60bb      	str	r3, [r7, #8]
 8009ab6:	4b19      	ldr	r3, [pc, #100]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aba:	4a18      	ldr	r2, [pc, #96]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009abc:	f043 0304 	orr.w	r3, r3, #4
 8009ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8009ac2:	4b16      	ldr	r3, [pc, #88]	; (8009b1c <HAL_I2S_MspInit+0xc4>)
 8009ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac6:	f003 0304 	and.w	r3, r3, #4
 8009aca:	60bb      	str	r3, [r7, #8]
 8009acc:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8009ace:	2310      	movs	r3, #16
 8009ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ad2:	2302      	movs	r3, #2
 8009ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ada:	2300      	movs	r3, #0
 8009adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8009ade:	2306      	movs	r3, #6
 8009ae0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8009ae2:	f107 0314 	add.w	r3, r7, #20
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	480d      	ldr	r0, [pc, #52]	; (8009b20 <HAL_I2S_MspInit+0xc8>)
 8009aea:	f7f8 fd2f 	bl	800254c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8009aee:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8009af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009af4:	2302      	movs	r3, #2
 8009af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009af8:	2300      	movs	r3, #0
 8009afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009afc:	2300      	movs	r3, #0
 8009afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8009b00:	2306      	movs	r3, #6
 8009b02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b04:	f107 0314 	add.w	r3, r7, #20
 8009b08:	4619      	mov	r1, r3
 8009b0a:	4806      	ldr	r0, [pc, #24]	; (8009b24 <HAL_I2S_MspInit+0xcc>)
 8009b0c:	f7f8 fd1e 	bl	800254c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8009b10:	bf00      	nop
 8009b12:	3728      	adds	r7, #40	; 0x28
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	40003c00 	.word	0x40003c00
 8009b1c:	40023800 	.word	0x40023800
 8009b20:	40020000 	.word	0x40020000
 8009b24:	40020800 	.word	0x40020800

08009b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009b2c:	bf00      	nop
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009b36:	b480      	push	{r7}
 8009b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009b3a:	e7fe      	b.n	8009b3a <HardFault_Handler+0x4>

08009b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009b40:	e7fe      	b.n	8009b40 <MemManage_Handler+0x4>

08009b42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009b42:	b480      	push	{r7}
 8009b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009b46:	e7fe      	b.n	8009b46 <BusFault_Handler+0x4>

08009b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009b4c:	e7fe      	b.n	8009b4c <UsageFault_Handler+0x4>

08009b4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009b4e:	b480      	push	{r7}
 8009b50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009b52:	bf00      	nop
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009b60:	bf00      	nop
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009b6e:	bf00      	nop
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009b7c:	f7f7 ffbe 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009b80:	bf00      	nop
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
	HAL_HCD_IRQHandler(&hHCD);
 8009b88:	4802      	ldr	r0, [pc, #8]	; (8009b94 <OTG_FS_IRQHandler+0x10>)
 8009b8a:	f7f9 fa2d 	bl	8002fe8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8009b8e:	bf00      	nop
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	20004244 	.word	0x20004244

08009b98 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b084      	sub	sp, #16
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8009ba0:	4b11      	ldr	r3, [pc, #68]	; (8009be8 <_sbrk+0x50>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d102      	bne.n	8009bae <_sbrk+0x16>
		heap_end = &end;
 8009ba8:	4b0f      	ldr	r3, [pc, #60]	; (8009be8 <_sbrk+0x50>)
 8009baa:	4a10      	ldr	r2, [pc, #64]	; (8009bec <_sbrk+0x54>)
 8009bac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8009bae:	4b0e      	ldr	r3, [pc, #56]	; (8009be8 <_sbrk+0x50>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8009bb4:	4b0c      	ldr	r3, [pc, #48]	; (8009be8 <_sbrk+0x50>)
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4413      	add	r3, r2
 8009bbc:	466a      	mov	r2, sp
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d907      	bls.n	8009bd2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8009bc2:	f000 fd8f 	bl	800a6e4 <__errno>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	230c      	movs	r3, #12
 8009bca:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8009bcc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009bd0:	e006      	b.n	8009be0 <_sbrk+0x48>
	}

	heap_end += incr;
 8009bd2:	4b05      	ldr	r3, [pc, #20]	; (8009be8 <_sbrk+0x50>)
 8009bd4:	681a      	ldr	r2, [r3, #0]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	4413      	add	r3, r2
 8009bda:	4a03      	ldr	r2, [pc, #12]	; (8009be8 <_sbrk+0x50>)
 8009bdc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8009bde:	68fb      	ldr	r3, [r7, #12]
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3710      	adds	r7, #16
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	200013a8 	.word	0x200013a8
 8009bec:	20004510 	.word	0x20004510

08009bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009bf4:	4b16      	ldr	r3, [pc, #88]	; (8009c50 <SystemInit+0x60>)
 8009bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bfa:	4a15      	ldr	r2, [pc, #84]	; (8009c50 <SystemInit+0x60>)
 8009bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009c04:	4b13      	ldr	r3, [pc, #76]	; (8009c54 <SystemInit+0x64>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a12      	ldr	r2, [pc, #72]	; (8009c54 <SystemInit+0x64>)
 8009c0a:	f043 0301 	orr.w	r3, r3, #1
 8009c0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009c10:	4b10      	ldr	r3, [pc, #64]	; (8009c54 <SystemInit+0x64>)
 8009c12:	2200      	movs	r2, #0
 8009c14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009c16:	4b0f      	ldr	r3, [pc, #60]	; (8009c54 <SystemInit+0x64>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a0e      	ldr	r2, [pc, #56]	; (8009c54 <SystemInit+0x64>)
 8009c1c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009c26:	4b0b      	ldr	r3, [pc, #44]	; (8009c54 <SystemInit+0x64>)
 8009c28:	4a0b      	ldr	r2, [pc, #44]	; (8009c58 <SystemInit+0x68>)
 8009c2a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009c2c:	4b09      	ldr	r3, [pc, #36]	; (8009c54 <SystemInit+0x64>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a08      	ldr	r2, [pc, #32]	; (8009c54 <SystemInit+0x64>)
 8009c32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009c38:	4b06      	ldr	r3, [pc, #24]	; (8009c54 <SystemInit+0x64>)
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009c3e:	4b04      	ldr	r3, [pc, #16]	; (8009c50 <SystemInit+0x60>)
 8009c40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009c44:	609a      	str	r2, [r3, #8]
#endif
}
 8009c46:	bf00      	nop
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr
 8009c50:	e000ed00 	.word	0xe000ed00
 8009c54:	40023800 	.word	0x40023800
 8009c58:	24003010 	.word	0x24003010

08009c5c <USBH_MIDI_InterfaceInit>:
 *         The function init the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 8009c5c:	b590      	push	{r4, r7, lr}
 8009c5e:	b089      	sub	sp, #36	; 0x24
 8009c60:	af04      	add	r7, sp, #16
 8009c62:	6078      	str	r0, [r7, #4]

	USBH_StatusTypeDef status = USBH_FAIL ;
 8009c64:	2302      	movs	r3, #2
 8009c66:	73fb      	strb	r3, [r7, #15]
	uint8_t interface = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle;

	//USB_MIDI_ChangeConnectionState(0);

	interface = USBH_FindInterface(phost, USB_AUDIO_CLASS, USB_MIDISTREAMING_SubCLASS, 0xFF);
 8009c6c:	23ff      	movs	r3, #255	; 0xff
 8009c6e:	2203      	movs	r2, #3
 8009c70:	2101      	movs	r1, #1
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f7fd fe71 	bl	800795a <USBH_FindInterface>
 8009c78:	4603      	mov	r3, r0
 8009c7a:	73bb      	strb	r3, [r7, #14]

	if(interface == 0xFF) /* No Valid Interface */
 8009c7c:	7bbb      	ldrb	r3, [r7, #14]
 8009c7e:	2bff      	cmp	r3, #255	; 0xff
 8009c80:	d102      	bne.n	8009c88 <USBH_MIDI_InterfaceInit+0x2c>
	{
		USBH_DbgLog ("Cannot Find the interface for MIDI Interface Class.", phost->pActiveClass->Name);
		status = USBH_FAIL;
 8009c82:	2302      	movs	r3, #2
 8009c84:	73fb      	strb	r3, [r7, #15]
 8009c86:	e0f2      	b.n	8009e6e <USBH_MIDI_InterfaceInit+0x212>
	}
	else
	{
		USBH_SelectInterface (phost, interface);
 8009c88:	7bbb      	ldrb	r3, [r7, #14]
 8009c8a:	4619      	mov	r1, r3
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f7fd fe48 	bl	8007922 <USBH_SelectInterface>

		phost->pActiveClass->pData = (MIDI_HandleTypeDef *)USBH_malloc (sizeof(MIDI_HandleTypeDef));
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8d3 45c8 	ldr.w	r4, [r3, #1480]	; 0x5c8
 8009c98:	201c      	movs	r0, #28
 8009c9a:	f000 fd4d 	bl	800a738 <malloc>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	61e3      	str	r3, [r4, #28]
		MIDI_Handle =  phost->pActiveClass->pData;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009ca8:	69db      	ldr	r3, [r3, #28]
 8009caa:	60bb      	str	r3, [r7, #8]

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	235a      	movs	r3, #90	; 0x5a
 8009cb8:	fb03 f301 	mul.w	r3, r3, r1
 8009cbc:	4413      	add	r3, r2
 8009cbe:	f203 234a 	addw	r3, r3, #586	; 0x24a
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	b25b      	sxtb	r3, r3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	da1c      	bge.n	8009d04 <USBH_MIDI_InterfaceInit+0xa8>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	235a      	movs	r3, #90	; 0x5a
 8009cd6:	fb03 f301 	mul.w	r3, r3, r1
 8009cda:	4413      	add	r3, r2
 8009cdc:	f203 234a 	addw	r3, r3, #586	; 0x24a
 8009ce0:	781a      	ldrb	r2, [r3, #0]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009cec:	4619      	mov	r1, r3
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	235a      	movs	r3, #90	; 0x5a
 8009cf2:	fb03 f301 	mul.w	r3, r3, r1
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8009cfc:	881a      	ldrh	r2, [r3, #0]
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	811a      	strh	r2, [r3, #8]
 8009d02:	e01b      	b.n	8009d3c <USBH_MIDI_InterfaceInit+0xe0>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	235a      	movs	r3, #90	; 0x5a
 8009d10:	fb03 f301 	mul.w	r3, r3, r1
 8009d14:	4413      	add	r3, r2
 8009d16:	f203 234a 	addw	r3, r3, #586	; 0x24a
 8009d1a:	781a      	ldrb	r2, [r3, #0]
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009d26:	4619      	mov	r1, r3
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	235a      	movs	r3, #90	; 0x5a
 8009d2c:	fb03 f301 	mul.w	r3, r3, r1
 8009d30:	4413      	add	r3, r2
 8009d32:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8009d36:	881a      	ldrh	r2, [r3, #0]
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	80da      	strh	r2, [r3, #6]
		}

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009d42:	4619      	mov	r1, r3
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	235a      	movs	r3, #90	; 0x5a
 8009d48:	fb03 f301 	mul.w	r3, r3, r1
 8009d4c:	4413      	add	r3, r2
 8009d4e:	f203 2352 	addw	r3, r3, #594	; 0x252
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	b25b      	sxtb	r3, r3
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	da1c      	bge.n	8009d94 <USBH_MIDI_InterfaceInit+0x138>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009d60:	4619      	mov	r1, r3
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	235a      	movs	r3, #90	; 0x5a
 8009d66:	fb03 f301 	mul.w	r3, r3, r1
 8009d6a:	4413      	add	r3, r2
 8009d6c:	f203 2352 	addw	r3, r3, #594	; 0x252
 8009d70:	781a      	ldrb	r2, [r3, #0]
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	235a      	movs	r3, #90	; 0x5a
 8009d82:	fb03 f301 	mul.w	r3, r3, r1
 8009d86:	4413      	add	r3, r2
 8009d88:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8009d8c:	881a      	ldrh	r2, [r3, #0]
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	811a      	strh	r2, [r3, #8]
 8009d92:	e01b      	b.n	8009dcc <USBH_MIDI_InterfaceInit+0x170>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	235a      	movs	r3, #90	; 0x5a
 8009da0:	fb03 f301 	mul.w	r3, r3, r1
 8009da4:	4413      	add	r3, r2
 8009da6:	f203 2352 	addw	r3, r3, #594	; 0x252
 8009daa:	781a      	ldrb	r2, [r3, #0]
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8009db6:	4619      	mov	r1, r3
 8009db8:	687a      	ldr	r2, [r7, #4]
 8009dba:	235a      	movs	r3, #90	; 0x5a
 8009dbc:	fb03 f301 	mul.w	r3, r3, r1
 8009dc0:	4413      	add	r3, r2
 8009dc2:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8009dc6:	881a      	ldrh	r2, [r3, #0]
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	80da      	strh	r2, [r3, #6]
		}

		MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	78db      	ldrb	r3, [r3, #3]
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f7fe fee9 	bl	8008baa <USBH_AllocPipe>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	461a      	mov	r2, r3
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	709a      	strb	r2, [r3, #2]
		MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	791b      	ldrb	r3, [r3, #4]
 8009de4:	4619      	mov	r1, r3
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7fe fedf 	bl	8008baa <USBH_AllocPipe>
 8009dec:	4603      	mov	r3, r0
 8009dee:	461a      	mov	r2, r3
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	705a      	strb	r2, [r3, #1]


		/* Open the new channels */
		USBH_OpenPipe  (phost,
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	7899      	ldrb	r1, [r3, #2]
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	78d8      	ldrb	r0, [r3, #3]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 421c 	ldrb.w	r4, [r3, #540]	; 0x21c
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	88d2      	ldrh	r2, [r2, #6]
 8009e0c:	9202      	str	r2, [sp, #8]
 8009e0e:	2202      	movs	r2, #2
 8009e10:	9201      	str	r2, [sp, #4]
 8009e12:	9300      	str	r3, [sp, #0]
 8009e14:	4623      	mov	r3, r4
 8009e16:	4602      	mov	r2, r0
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f7fe fe97 	bl	8008b4c <USBH_OpenPipe>
				phost->device.address,
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->OutEpSize);

		USBH_OpenPipe  (phost,
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	7859      	ldrb	r1, [r3, #1]
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	7918      	ldrb	r0, [r3, #4]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f893 421c 	ldrb.w	r4, [r3, #540]	; 0x21c
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	8912      	ldrh	r2, [r2, #8]
 8009e36:	9202      	str	r2, [sp, #8]
 8009e38:	2202      	movs	r2, #2
 8009e3a:	9201      	str	r2, [sp, #4]
 8009e3c:	9300      	str	r3, [sp, #0]
 8009e3e:	4623      	mov	r3, r4
 8009e40:	4602      	mov	r2, r0
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f7fe fe82 	bl	8008b4c <USBH_OpenPipe>
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->InEpSize);

		//USB_MIDI_ChangeConnectionState(1);
		MIDI_Handle->state = MIDI_IDLE_STATE;
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	701a      	strb	r2, [r3, #0]


		USBH_LL_SetToggle  (phost, MIDI_Handle->InPipe,0);
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	785b      	ldrb	r3, [r3, #1]
 8009e52:	2200      	movs	r2, #0
 8009e54:	4619      	mov	r1, r3
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 fbdc 	bl	800a614 <USBH_LL_SetToggle>
		USBH_LL_SetToggle  (phost, MIDI_Handle->OutPipe,0);
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	789b      	ldrb	r3, [r3, #2]
 8009e60:	2200      	movs	r2, #0
 8009e62:	4619      	mov	r1, r3
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f000 fbd5 	bl	800a614 <USBH_LL_SetToggle>
		status = USBH_OK;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8009e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3714      	adds	r7, #20
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd90      	pop	{r4, r7, pc}

08009e78 <USBH_MIDI_InterfaceDeInit>:
 *         The function DeInit the Pipes used for the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009e86:	69db      	ldr	r3, [r3, #28]
 8009e88:	60fb      	str	r3, [r7, #12]

	if ( MIDI_Handle->OutPipe)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	789b      	ldrb	r3, [r3, #2]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00e      	beq.n	8009eb0 <USBH_MIDI_InterfaceDeInit+0x38>
	{
		USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	789b      	ldrb	r3, [r3, #2]
 8009e96:	4619      	mov	r1, r3
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f7fe fe76 	bl	8008b8a <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->OutPipe);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	789b      	ldrb	r3, [r3, #2]
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f7fe fe9f 	bl	8008be8 <USBH_FreePipe>
		MIDI_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	709a      	strb	r2, [r3, #2]
	}

	if ( MIDI_Handle->InPipe)
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	785b      	ldrb	r3, [r3, #1]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d00e      	beq.n	8009ed6 <USBH_MIDI_InterfaceDeInit+0x5e>
	{
		USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	785b      	ldrb	r3, [r3, #1]
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f7fe fe63 	bl	8008b8a <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->InPipe);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	785b      	ldrb	r3, [r3, #1]
 8009ec8:	4619      	mov	r1, r3
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f7fe fe8c 	bl	8008be8 <USBH_FreePipe>
		MIDI_Handle->InPipe = 0;     /* Reset the Channel as Free */
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	705a      	strb	r2, [r3, #1]
	}

	if(phost->pActiveClass->pData)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009edc:	69db      	ldr	r3, [r3, #28]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00b      	beq.n	8009efa <USBH_MIDI_InterfaceDeInit+0x82>
	{
		USBH_free (phost->pActiveClass->pData);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009ee8:	69db      	ldr	r3, [r3, #28]
 8009eea:	4618      	mov	r0, r3
 8009eec:	f000 fc2c 	bl	800a748 <free>
		phost->pActiveClass->pData = 0;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	61da      	str	r2, [r3, #28]
	}

	return USBH_OK;
 8009efa:	2300      	movs	r3, #0
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3710      	adds	r7, #16
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <USBH_MIDI_ClassRequest>:
 *         for MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest (USBH_HandleTypeDef *phost)
{   
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]

	phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
 8009f12:	2102      	movs	r1, #2
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	4798      	blx	r3

	return USBH_OK;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3708      	adds	r7, #8
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <USBH_MIDI_Stop>:
  *         Stop current MIDI Transmission
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_MIDI_Stop(USBH_HandleTypeDef *phost)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b084      	sub	sp, #16
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009f30:	69db      	ldr	r3, [r3, #28]
 8009f32:	60fb      	str	r3, [r7, #12]

  if(phost->gState == HOST_CLASS)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b0b      	cmp	r3, #11
 8009f3c:	d10e      	bne.n	8009f5c <USBH_MIDI_Stop+0x3a>
  {
    MIDI_Handle->state = MIDI_IDLE_STATE;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2200      	movs	r2, #0
 8009f42:	701a      	strb	r2, [r3, #0]

    USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	785b      	ldrb	r3, [r3, #1]
 8009f48:	4619      	mov	r1, r3
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f7fe fe1d 	bl	8008b8a <USBH_ClosePipe>
    USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	789b      	ldrb	r3, [r3, #2]
 8009f54:	4619      	mov	r1, r3
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7fe fe17 	bl	8008b8a <USBH_ClosePipe>
  }
  return USBH_OK;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <USBH_MIDI_Process>:
 *         (background process)
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_Process (USBH_HandleTypeDef *phost)
{
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b084      	sub	sp, #16
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_BUSY;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	73fb      	strb	r3, [r7, #15]
	USBH_StatusTypeDef req_status = USBH_OK;
 8009f72:	2300      	movs	r3, #0
 8009f74:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009f7c:	69db      	ldr	r3, [r3, #28]
 8009f7e:	60bb      	str	r3, [r7, #8]

	switch(MIDI_Handle->state)
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	781b      	ldrb	r3, [r3, #0]
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d007      	beq.n	8009f98 <USBH_MIDI_Process+0x32>
 8009f88:	2b02      	cmp	r3, #2
 8009f8a:	d00c      	beq.n	8009fa6 <USBH_MIDI_Process+0x40>
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d000      	beq.n	8009f92 <USBH_MIDI_Process+0x2c>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
		}
		break;

	default:
		break;
 8009f90:	e016      	b.n	8009fc0 <USBH_MIDI_Process+0x5a>
		status = USBH_OK;
 8009f92:	2300      	movs	r3, #0
 8009f94:	73fb      	strb	r3, [r7, #15]
		break;
 8009f96:	e013      	b.n	8009fc0 <USBH_MIDI_Process+0x5a>
		MIDI_ProcessTransmission(phost);
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f000 f868 	bl	800a06e <MIDI_ProcessTransmission>
		MIDI_ProcessReception(phost);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f8d8 	bl	800a154 <MIDI_ProcessReception>
		break;
 8009fa4:	e00c      	b.n	8009fc0 <USBH_MIDI_Process+0x5a>
		req_status = USBH_ClrFeature(phost, 0x00);
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f7fe f99b 	bl	80082e4 <USBH_ClrFeature>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	73bb      	strb	r3, [r7, #14]
		if(req_status == USBH_OK )
 8009fb2:	7bbb      	ldrb	r3, [r7, #14]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d102      	bne.n	8009fbe <USBH_MIDI_Process+0x58>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	701a      	strb	r2, [r3, #0]
		break;
 8009fbe:	bf00      	nop

	}

	return status;
 8009fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3710      	adds	r7, #16
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}

08009fca <USBH_MIDI_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess (USBH_HandleTypeDef *phost)
{
 8009fca:	b480      	push	{r7}
 8009fcc:	b083      	sub	sp, #12
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	370c      	adds	r7, #12
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr

08009fe0 <USBH_MIDI_GetLastReceivedDataSize>:
 * @brief  This function return last recieved data size
 * @param  None
 * @retval None
 */
uint16_t USBH_MIDI_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8009fee:	69db      	ldr	r3, [r3, #28]
 8009ff0:	60fb      	str	r3, [r7, #12]

	if(phost->gState == HOST_CLASS)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	2b0b      	cmp	r3, #11
 8009ffa:	d108      	bne.n	800a00e <USBH_MIDI_GetLastReceivedDataSize+0x2e>
	{
		return USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	785b      	ldrb	r3, [r3, #1]
 800a000:	4619      	mov	r1, r3
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 fa6a 	bl	800a4dc <USBH_LL_GetLastXferSize>
 800a008:	4603      	mov	r3, r0
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	e000      	b.n	800a010 <USBH_MIDI_GetLastReceivedDataSize+0x30>
	}
	else
	{
		return 0;
 800a00e:	2300      	movs	r3, #0
	}
}
 800a010:	4618      	mov	r0, r3
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <USBH_MIDI_Receive>:
 * @brief  This function prepares the state before issuing the class specific commands
 * @param  None
 * @retval None
 */
USBH_StatusTypeDef  USBH_MIDI_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint16_t length)
{
 800a018:	b480      	push	{r7}
 800a01a:	b087      	sub	sp, #28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	4613      	mov	r3, r2
 800a024:	80fb      	strh	r3, [r7, #6]
	USBH_StatusTypeDef Status = USBH_BUSY;
 800a026:	2301      	movs	r3, #1
 800a028:	75fb      	strb	r3, [r7, #23]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 800a030:	69db      	ldr	r3, [r3, #28]
 800a032:	613b      	str	r3, [r7, #16]

	if((MIDI_Handle->state == MIDI_IDLE_STATE) || (MIDI_Handle->state == MIDI_TRANSFER_DATA))
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d003      	beq.n	800a044 <USBH_MIDI_Receive+0x2c>
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	2b01      	cmp	r3, #1
 800a042:	d10d      	bne.n	800a060 <USBH_MIDI_Receive+0x48>
	{
		MIDI_Handle->pRxData = pbuff;
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	68ba      	ldr	r2, [r7, #8]
 800a048:	611a      	str	r2, [r3, #16]
		MIDI_Handle->RxDataLength = length;
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	88fa      	ldrh	r2, [r7, #6]
 800a04e:	82da      	strh	r2, [r3, #22]
		MIDI_Handle->state = MIDI_TRANSFER_DATA;
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	2201      	movs	r2, #1
 800a054:	701a      	strb	r2, [r3, #0]
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	2203      	movs	r2, #3
 800a05a:	765a      	strb	r2, [r3, #25]
		Status = USBH_OK;
 800a05c:	2300      	movs	r3, #0
 800a05e:	75fb      	strb	r3, [r7, #23]
#if (USBH_USE_OS == 1)
		osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
	}
	return Status;
 800a060:	7dfb      	ldrb	r3, [r7, #23]
}
 800a062:	4618      	mov	r0, r3
 800a064:	371c      	adds	r7, #28
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr

0800a06e <MIDI_ProcessTransmission>:
 * @brief  The function is responsible for sending data to the device
 *  @param  pdev: Selected device
 * @retval None
 */
static void MIDI_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	b086      	sub	sp, #24
 800a072:	af02      	add	r7, sp, #8
 800a074:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 800a07c:	69db      	ldr	r3, [r3, #28]
 800a07e:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a080:	2300      	movs	r3, #0
 800a082:	72fb      	strb	r3, [r7, #11]

	switch(MIDI_Handle->data_tx_state)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	7e1b      	ldrb	r3, [r3, #24]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d002      	beq.n	800a092 <MIDI_ProcessTransmission+0x24>
 800a08c:	2b02      	cmp	r3, #2
 800a08e:	d023      	beq.n	800a0d8 <MIDI_ProcessTransmission+0x6a>
			osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
		}
		break;
	default:
		break;
 800a090:	e05c      	b.n	800a14c <MIDI_ProcessTransmission+0xde>
		if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	8a9a      	ldrh	r2, [r3, #20]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	88db      	ldrh	r3, [r3, #6]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d90c      	bls.n	800a0b8 <MIDI_ProcessTransmission+0x4a>
			USBH_BulkSendData (phost,
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	68d9      	ldr	r1, [r3, #12]
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	88da      	ldrh	r2, [r3, #6]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	7898      	ldrb	r0, [r3, #2]
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	9300      	str	r3, [sp, #0]
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f7fe fd08 	bl	8008ac6 <USBH_BulkSendData>
 800a0b6:	e00b      	b.n	800a0d0 <MIDI_ProcessTransmission+0x62>
			USBH_BulkSendData (phost,
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	68d9      	ldr	r1, [r3, #12]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	8a9a      	ldrh	r2, [r3, #20]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	7898      	ldrb	r0, [r3, #2]
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f7fe fcfb 	bl	8008ac6 <USBH_BulkSendData>
		MIDI_Handle->data_tx_state = MIDI_SEND_DATA_WAIT;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2202      	movs	r2, #2
 800a0d4:	761a      	strb	r2, [r3, #24]
		break;
 800a0d6:	e039      	b.n	800a14c <MIDI_ProcessTransmission+0xde>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->OutPipe);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	789b      	ldrb	r3, [r3, #2]
 800a0dc:	4619      	mov	r1, r3
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 fa67 	bl	800a5b2 <USBH_LL_GetURBState>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800a0e8:	7afb      	ldrb	r3, [r7, #11]
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d127      	bne.n	800a13e <MIDI_ProcessTransmission+0xd0>
			if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	8a9a      	ldrh	r2, [r3, #20]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	88db      	ldrh	r3, [r3, #6]
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d90f      	bls.n	800a11a <MIDI_ProcessTransmission+0xac>
				MIDI_Handle->TxDataLength -= MIDI_Handle->OutEpSize ;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	8a9a      	ldrh	r2, [r3, #20]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	88db      	ldrh	r3, [r3, #6]
 800a102:	1ad3      	subs	r3, r2, r3
 800a104:	b29a      	uxth	r2, r3
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	829a      	strh	r2, [r3, #20]
				MIDI_Handle->pTxData += MIDI_Handle->OutEpSize;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	68fa      	ldr	r2, [r7, #12]
 800a110:	88d2      	ldrh	r2, [r2, #6]
 800a112:	441a      	add	r2, r3
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	60da      	str	r2, [r3, #12]
 800a118:	e002      	b.n	800a120 <MIDI_ProcessTransmission+0xb2>
				MIDI_Handle->TxDataLength = 0;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2200      	movs	r2, #0
 800a11e:	829a      	strh	r2, [r3, #20]
			if( MIDI_Handle->TxDataLength > 0)
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	8a9b      	ldrh	r3, [r3, #20]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d003      	beq.n	800a130 <MIDI_ProcessTransmission+0xc2>
				MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2201      	movs	r2, #1
 800a12c:	761a      	strb	r2, [r3, #24]
		break;
 800a12e:	e00c      	b.n	800a14a <MIDI_ProcessTransmission+0xdc>
				MIDI_Handle->data_tx_state = MIDI_IDLE;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2200      	movs	r2, #0
 800a134:	761a      	strb	r2, [r3, #24]
				USBH_MIDI_TransmitCallback(phost);
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 f866 	bl	800a208 <USBH_MIDI_TransmitCallback>
		break;
 800a13c:	e005      	b.n	800a14a <MIDI_ProcessTransmission+0xdc>
		else if( URB_Status == USBH_URB_NOTREADY )
 800a13e:	7afb      	ldrb	r3, [r7, #11]
 800a140:	2b02      	cmp	r3, #2
 800a142:	d102      	bne.n	800a14a <MIDI_ProcessTransmission+0xdc>
			MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2201      	movs	r2, #1
 800a148:	761a      	strb	r2, [r3, #24]
		break;
 800a14a:	bf00      	nop
	}
}
 800a14c:	bf00      	nop
 800a14e:	3710      	adds	r7, #16
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <MIDI_ProcessReception>:
 *  @param  pdev: Selected device
 * @retval None
 */

static void MIDI_ProcessReception(USBH_HandleTypeDef *phost)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 800a162:	69db      	ldr	r3, [r3, #28]
 800a164:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a166:	2300      	movs	r3, #0
 800a168:	72fb      	strb	r3, [r7, #11]
	uint16_t length;

	switch(MIDI_Handle->data_rx_state)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	7e5b      	ldrb	r3, [r3, #25]
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d002      	beq.n	800a178 <MIDI_ProcessReception+0x24>
 800a172:	2b04      	cmp	r3, #4
 800a174:	d00d      	beq.n	800a192 <MIDI_ProcessReception+0x3e>
#endif
		}
		break;

	default:
		break;
 800a176:	e043      	b.n	800a200 <MIDI_ProcessReception+0xac>
		USBH_BulkReceiveData (phost,
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6919      	ldr	r1, [r3, #16]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	891a      	ldrh	r2, [r3, #8]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	785b      	ldrb	r3, [r3, #1]
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f7fe fcc3 	bl	8008b10 <USBH_BulkReceiveData>
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA_WAIT;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2204      	movs	r2, #4
 800a18e:	765a      	strb	r2, [r3, #25]
		break;
 800a190:	e036      	b.n	800a200 <MIDI_ProcessReception+0xac>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	785b      	ldrb	r3, [r3, #1]
 800a196:	4619      	mov	r1, r3
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fa0a 	bl	800a5b2 <USBH_LL_GetURBState>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800a1a2:	7afb      	ldrb	r3, [r7, #11]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d12a      	bne.n	800a1fe <MIDI_ProcessReception+0xaa>
			length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	785b      	ldrb	r3, [r3, #1]
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 f994 	bl	800a4dc <USBH_LL_GetLastXferSize>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	813b      	strh	r3, [r7, #8]
			if(((MIDI_Handle->RxDataLength - length) > 0) && (length > MIDI_Handle->InEpSize))
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	8adb      	ldrh	r3, [r3, #22]
 800a1bc:	461a      	mov	r2, r3
 800a1be:	893b      	ldrh	r3, [r7, #8]
 800a1c0:	1ad3      	subs	r3, r2, r3
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	dd15      	ble.n	800a1f2 <MIDI_ProcessReception+0x9e>
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	891b      	ldrh	r3, [r3, #8]
 800a1ca:	893a      	ldrh	r2, [r7, #8]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d910      	bls.n	800a1f2 <MIDI_ProcessReception+0x9e>
				MIDI_Handle->RxDataLength -= length ;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	8ada      	ldrh	r2, [r3, #22]
 800a1d4:	893b      	ldrh	r3, [r7, #8]
 800a1d6:	1ad3      	subs	r3, r2, r3
 800a1d8:	b29a      	uxth	r2, r3
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	82da      	strh	r2, [r3, #22]
				MIDI_Handle->pRxData += length;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	691a      	ldr	r2, [r3, #16]
 800a1e2:	893b      	ldrh	r3, [r7, #8]
 800a1e4:	441a      	add	r2, r3
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	611a      	str	r2, [r3, #16]
				MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	2203      	movs	r2, #3
 800a1ee:	765a      	strb	r2, [r3, #25]
		break;
 800a1f0:	e005      	b.n	800a1fe <MIDI_ProcessReception+0xaa>
				MIDI_Handle->data_rx_state = MIDI_IDLE;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	765a      	strb	r2, [r3, #25]
				USBH_MIDI_ReceiveCallback(phost);
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f7fe fd99 	bl	8008d30 <USBH_MIDI_ReceiveCallback>
		break;
 800a1fe:	bf00      	nop
	}
}
 800a200:	bf00      	nop
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <USBH_MIDI_TransmitCallback>:
 * @brief  The function informs user that data have been transmitted.
 *  @param  pdev: Selected device
 * @retval None
 */
__weak void USBH_MIDI_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]

}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <HAL_HCD_MspInit>:
 * @brief  Initializes the HCD MSP.
 * @param  hHCD: HCD handle
 * @retval None
 */
void HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b08a      	sub	sp, #40	; 0x28
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
	/* Note: On STM32F4-Discovery board only USB OTG FS core is supported. */
	GPIO_InitTypeDef  GPIO_InitStruct;

	if(hhcd->Instance == USB_OTG_FS)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a22c:	d167      	bne.n	800a2fe <HAL_HCD_MspInit+0xe2>
	{
		/* Configure USB FS GPIOs */
		__GPIOA_CLK_ENABLE();
 800a22e:	2300      	movs	r3, #0
 800a230:	613b      	str	r3, [r7, #16]
 800a232:	4b35      	ldr	r3, [pc, #212]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a236:	4a34      	ldr	r2, [pc, #208]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a238:	f043 0301 	orr.w	r3, r3, #1
 800a23c:	6313      	str	r3, [r2, #48]	; 0x30
 800a23e:	4b32      	ldr	r3, [pc, #200]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	613b      	str	r3, [r7, #16]
 800a248:	693b      	ldr	r3, [r7, #16]
		HOST_POWERSW_CLK_ENABLE();
 800a24a:	2300      	movs	r3, #0
 800a24c:	60fb      	str	r3, [r7, #12]
 800a24e:	4b2e      	ldr	r3, [pc, #184]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a252:	4a2d      	ldr	r2, [pc, #180]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a254:	f043 0304 	orr.w	r3, r3, #4
 800a258:	6313      	str	r3, [r2, #48]	; 0x30
 800a25a:	4b2b      	ldr	r3, [pc, #172]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a25c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a25e:	f003 0304 	and.w	r3, r3, #4
 800a262:	60fb      	str	r3, [r7, #12]
 800a264:	68fb      	ldr	r3, [r7, #12]

		/* Configure DM DP Pins */
		GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 800a266:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a26a:	617b      	str	r3, [r7, #20]

		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800a26c:	2303      	movs	r3, #3
 800a26e:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a270:	2302      	movs	r3, #2
 800a272:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL ;
 800a274:	2300      	movs	r3, #0
 800a276:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a278:	230a      	movs	r3, #10
 800a27a:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a27c:	f107 0314 	add.w	r3, r7, #20
 800a280:	4619      	mov	r1, r3
 800a282:	4822      	ldr	r0, [pc, #136]	; (800a30c <HAL_HCD_MspInit+0xf0>)
 800a284:	f7f8 f962 	bl	800254c <HAL_GPIO_Init>

		/* This for ID line debug */
		GPIO_InitStruct.Pin =  GPIO_PIN_10;
 800a288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a28c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a28e:	2312      	movs	r3, #18
 800a290:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_PULLUP ;
 800a292:	2301      	movs	r3, #1
 800a294:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800a296:	2303      	movs	r3, #3
 800a298:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a29a:	230a      	movs	r3, #10
 800a29c:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a29e:	f107 0314 	add.w	r3, r7, #20
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	4819      	ldr	r0, [pc, #100]	; (800a30c <HAL_HCD_MspInit+0xf0>)
 800a2a6:	f7f8 f951 	bl	800254c <HAL_GPIO_Init>


		/* Configure Power Switch Vbus Pin */
		GPIO_InitStruct.Pin = HOST_POWERSW_VBUS;
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800a2ae:	2302      	movs	r3, #2
 800a2b0:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	61fb      	str	r3, [r7, #28]

		HAL_GPIO_Init(HOST_POWERSW_PORT, &GPIO_InitStruct);
 800a2ba:	f107 0314 	add.w	r3, r7, #20
 800a2be:	4619      	mov	r1, r3
 800a2c0:	4813      	ldr	r0, [pc, #76]	; (800a310 <HAL_HCD_MspInit+0xf4>)
 800a2c2:	f7f8 f943 	bl	800254c <HAL_GPIO_Init>

		/* Enable USB FS Clocks */
		__USB_OTG_FS_CLK_ENABLE();
 800a2c6:	4b10      	ldr	r3, [pc, #64]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a2c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2ca:	4a0f      	ldr	r2, [pc, #60]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a2cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2d0:	6353      	str	r3, [r2, #52]	; 0x34
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	60bb      	str	r3, [r7, #8]
 800a2d6:	4b0c      	ldr	r3, [pc, #48]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a2d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2da:	4a0b      	ldr	r2, [pc, #44]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a2dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a2e0:	6453      	str	r3, [r2, #68]	; 0x44
 800a2e2:	4b09      	ldr	r3, [pc, #36]	; (800a308 <HAL_HCD_MspInit+0xec>)
 800a2e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a2ea:	60bb      	str	r3, [r7, #8]
 800a2ec:	68bb      	ldr	r3, [r7, #8]

		/* Set USBFS Interrupt to the lowest priority */
		HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	2106      	movs	r1, #6
 800a2f2:	2043      	movs	r0, #67	; 0x43
 800a2f4:	f7f7 fd1f 	bl	8001d36 <HAL_NVIC_SetPriority>

		/* Enable USBFS Interrupt */
		HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a2f8:	2043      	movs	r0, #67	; 0x43
 800a2fa:	f7f7 fd38 	bl	8001d6e <HAL_NVIC_EnableIRQ>
	}
}
 800a2fe:	bf00      	nop
 800a300:	3728      	adds	r7, #40	; 0x28
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	40023800 	.word	0x40023800
 800a30c:	40020000 	.word	0x40020000
 800a310:	40020800 	.word	0x40020800

0800a314 <HAL_HCD_SOF_Callback>:
 * @brief  SOF callback.
 * @param  hHCD: HCD handle
 * @retval None
 */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
	USBH_LL_IncTimer (hhcd->pData);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a322:	4618      	mov	r0, r3
 800a324:	f7fd fe23 	bl	8007f6e <USBH_LL_IncTimer>
}
 800a328:	bf00      	nop
 800a32a:	3708      	adds	r7, #8
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <HAL_HCD_Connect_Callback>:
 * @brief  Connect callback.
 * @param  hHCD: HCD handle
 * @retval None
 */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b082      	sub	sp, #8
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
	//BSP_LED_On(LED_Orange);
	USBH_LL_Connect(hhcd->pData);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a33e:	4618      	mov	r0, r3
 800a340:	f7fd fe68 	bl	8008014 <USBH_LL_Connect>
}
 800a344:	bf00      	nop
 800a346:	3708      	adds	r7, #8
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <HAL_HCD_Disconnect_Callback>:
 * @brief  Disconnect callback.
 * @param  hHCD: HCD handle
 * @retval None
 */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
	//BSP_LED_Off(LED_Orange);
	USBH_LL_Disconnect(hhcd->pData);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7fd fe80 	bl	8008060 <USBH_LL_Disconnect>
} 
 800a360:	bf00      	nop
 800a362:	3708      	adds	r7, #8
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <HAL_HCD_PortEnabled_Callback>:

void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
    USBH_LL_PortEnabled(hhcd->pData);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a376:	4618      	mov	r0, r3
 800a378:	f7fd fe23 	bl	8007fc2 <USBH_LL_PortEnabled>
}
 800a37c:	bf00      	nop
 800a37e:	3708      	adds	r7, #8
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}

0800a384 <HAL_HCD_PortDisabled_Callback>:

void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
    USBH_LL_PortDisabled(hhcd->pData);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd fe23 	bl	8007fde <USBH_LL_PortDisabled>
}
 800a398:	bf00      	nop
 800a39a:	3708      	adds	r7, #8
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <HAL_HCD_HC_NotifyURBChange_Callback>:
 * @brief  Notify URB state change callback.
 * @param  hpcd: HCD handle
 * @retval None
 */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	70fb      	strb	r3, [r7, #3]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	70bb      	strb	r3, [r7, #2]
	/* To be used with OS to sync URB state with the global state machine */
}
 800a3b0:	bf00      	nop
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr

0800a3bc <USBH_LL_Init>:
 *         Initialize the Low Level portion of the Host driver.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef  USBH_LL_Init (USBH_HandleTypeDef *phost)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b082      	sub	sp, #8
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
	/* Change Systick prioity */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	2100      	movs	r1, #0
 800a3c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3cc:	f7f7 fcb3 	bl	8001d36 <HAL_NVIC_SetPriority>

	/*Set LL Driver parameters */
	hHCD.Instance = USB_OTG_FS;
 800a3d0:	4b18      	ldr	r3, [pc, #96]	; (800a434 <USBH_LL_Init+0x78>)
 800a3d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a3d6:	601a      	str	r2, [r3, #0]
	hHCD.Init.Host_channels = 11;
 800a3d8:	4b16      	ldr	r3, [pc, #88]	; (800a434 <USBH_LL_Init+0x78>)
 800a3da:	220b      	movs	r2, #11
 800a3dc:	609a      	str	r2, [r3, #8]
	hHCD.Init.dma_enable = 0;
 800a3de:	4b15      	ldr	r3, [pc, #84]	; (800a434 <USBH_LL_Init+0x78>)
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	611a      	str	r2, [r3, #16]
	hHCD.Init.low_power_enable = 0;
 800a3e4:	4b13      	ldr	r3, [pc, #76]	; (800a434 <USBH_LL_Init+0x78>)
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	621a      	str	r2, [r3, #32]
	hHCD.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a3ea:	4b12      	ldr	r3, [pc, #72]	; (800a434 <USBH_LL_Init+0x78>)
 800a3ec:	2202      	movs	r2, #2
 800a3ee:	619a      	str	r2, [r3, #24]
	hHCD.Init.Sof_enable = 0;
 800a3f0:	4b10      	ldr	r3, [pc, #64]	; (800a434 <USBH_LL_Init+0x78>)
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	61da      	str	r2, [r3, #28]
	hHCD.Init.speed = HCD_SPEED_FULL;
 800a3f6:	4b0f      	ldr	r3, [pc, #60]	; (800a434 <USBH_LL_Init+0x78>)
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	60da      	str	r2, [r3, #12]
	hHCD.Init.vbus_sensing_enable = 0;
 800a3fc:	4b0d      	ldr	r3, [pc, #52]	; (800a434 <USBH_LL_Init+0x78>)
 800a3fe:	2200      	movs	r2, #0
 800a400:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Link The driver to the stack */
	hHCD.pData = phost;
 800a402:	4a0c      	ldr	r2, [pc, #48]	; (800a434 <USBH_LL_Init+0x78>)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
	phost->pData = &hHCD;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	4a09      	ldr	r2, [pc, #36]	; (800a434 <USBH_LL_Init+0x78>)
 800a40e:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
	/*Initialize LL Driver */
	HAL_HCD_Init(&hHCD);
 800a412:	4808      	ldr	r0, [pc, #32]	; (800a434 <USBH_LL_Init+0x78>)
 800a414:	f7f8 fb62 	bl	8002adc <HAL_HCD_Init>

	USBH_LL_SetTimer (phost, HAL_HCD_GetCurrentFrame(&hHCD));
 800a418:	4806      	ldr	r0, [pc, #24]	; (800a434 <USBH_LL_Init+0x78>)
 800a41a:	f7f8 ff63 	bl	80032e4 <HAL_HCD_GetCurrentFrame>
 800a41e:	4603      	mov	r3, r0
 800a420:	4619      	mov	r1, r3
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f7fd fd94 	bl	8007f50 <USBH_LL_SetTimer>

	return USBH_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3708      	adds	r7, #8
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}
 800a432:	bf00      	nop
 800a434:	20004244 	.word	0x20004244

0800a438 <USBH_LL_Start>:
 *         Start the Low Level portion of the Host driver.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef  USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b082      	sub	sp, #8
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
	HAL_HCD_Start(phost->pData);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a446:	4618      	mov	r0, r3
 800a448:	f7f8 fed4 	bl	80031f4 <HAL_HCD_Start>
	return USBH_OK;
 800a44c:	2300      	movs	r3, #0
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3708      	adds	r7, #8
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}

0800a456 <USBH_LL_Stop>:
 *         Stop the Low Level portion of the Host driver.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef  USBH_LL_Stop (USBH_HandleTypeDef *phost)
{
 800a456:	b580      	push	{r7, lr}
 800a458:	b082      	sub	sp, #8
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	6078      	str	r0, [r7, #4]
	HAL_HCD_Stop(phost->pData);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a464:	4618      	mov	r0, r3
 800a466:	f7f8 fee8 	bl	800323a <HAL_HCD_Stop>
	return USBH_OK;
 800a46a:	2300      	movs	r3, #0
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3708      	adds	r7, #8
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}

0800a474 <USBH_LL_GetSpeed>:
 *         Return the USB Host Speed from the Low Level Driver.
 * @param  phost: Host handle
 * @retval USBH Speeds
 */
USBH_SpeedTypeDef USBH_LL_GetSpeed  (USBH_HandleTypeDef *phost)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
	USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a47c:	2301      	movs	r3, #1
 800a47e:	73fb      	strb	r3, [r7, #15]

	switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a486:	4618      	mov	r0, r3
 800a488:	f7f8 ff3a 	bl	8003300 <HAL_HCD_GetCurrentSpeed>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b01      	cmp	r3, #1
 800a490:	d007      	beq.n	800a4a2 <USBH_LL_GetSpeed+0x2e>
 800a492:	2b01      	cmp	r3, #1
 800a494:	d302      	bcc.n	800a49c <USBH_LL_GetSpeed+0x28>
 800a496:	2b02      	cmp	r3, #2
 800a498:	d006      	beq.n	800a4a8 <USBH_LL_GetSpeed+0x34>
 800a49a:	e008      	b.n	800a4ae <USBH_LL_GetSpeed+0x3a>
	{
	case 0 :
		speed = USBH_SPEED_HIGH;
 800a49c:	2300      	movs	r3, #0
 800a49e:	73fb      	strb	r3, [r7, #15]
		break;
 800a4a0:	e008      	b.n	800a4b4 <USBH_LL_GetSpeed+0x40>

	case 1 :
		speed = USBH_SPEED_FULL;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	73fb      	strb	r3, [r7, #15]
		break;
 800a4a6:	e005      	b.n	800a4b4 <USBH_LL_GetSpeed+0x40>

	case 2 :
		speed = USBH_SPEED_LOW;
 800a4a8:	2302      	movs	r3, #2
 800a4aa:	73fb      	strb	r3, [r7, #15]
		break;
 800a4ac:	e002      	b.n	800a4b4 <USBH_LL_GetSpeed+0x40>

	default:
		speed = USBH_SPEED_FULL;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	73fb      	strb	r3, [r7, #15]
		break;
 800a4b2:	bf00      	nop
	}
	return  speed;
 800a4b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3710      	adds	r7, #16
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}

0800a4be <USBH_LL_ResetPort>:
 *         Reset the Host Port of the Low Level Driver.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_LL_ResetPort (USBH_HandleTypeDef *phost) 
{
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b082      	sub	sp, #8
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
	HAL_HCD_ResetPort(phost->pData);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f7f8 fed1 	bl	8003274 <HAL_HCD_ResetPort>
	return USBH_OK;
 800a4d2:	2300      	movs	r3, #0
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3708      	adds	r7, #8
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <USBH_LL_GetLastXferSize>:
 * @param  phost: Host handle
 * @param  pipe: Pipe index
 * @retval Packet Size
 */
uint32_t USBH_LL_GetLastXferSize  (USBH_HandleTypeDef *phost, uint8_t pipe)  
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	70fb      	strb	r3, [r7, #3]
	return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a4ee:	78fa      	ldrb	r2, [r7, #3]
 800a4f0:	4611      	mov	r1, r2
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7f8 fee1 	bl	80032ba <HAL_HCD_HC_GetXferCount>
 800a4f8:	4603      	mov	r3, r0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <USBH_LL_OpenPipe>:
		uint8_t epnum,
		uint8_t dev_address,
		uint8_t speed,
		uint8_t ep_type,
		uint16_t mps)
{
 800a502:	b590      	push	{r4, r7, lr}
 800a504:	b087      	sub	sp, #28
 800a506:	af04      	add	r7, sp, #16
 800a508:	6078      	str	r0, [r7, #4]
 800a50a:	4608      	mov	r0, r1
 800a50c:	4611      	mov	r1, r2
 800a50e:	461a      	mov	r2, r3
 800a510:	4603      	mov	r3, r0
 800a512:	70fb      	strb	r3, [r7, #3]
 800a514:	460b      	mov	r3, r1
 800a516:	70bb      	strb	r3, [r7, #2]
 800a518:	4613      	mov	r3, r2
 800a51a:	707b      	strb	r3, [r7, #1]
	HAL_HCD_HC_Init(phost->pData,
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8d3 0614 	ldr.w	r0, [r3, #1556]	; 0x614
 800a522:	787c      	ldrb	r4, [r7, #1]
 800a524:	78ba      	ldrb	r2, [r7, #2]
 800a526:	78f9      	ldrb	r1, [r7, #3]
 800a528:	8c3b      	ldrh	r3, [r7, #32]
 800a52a:	9302      	str	r3, [sp, #8]
 800a52c:	7f3b      	ldrb	r3, [r7, #28]
 800a52e:	9301      	str	r3, [sp, #4]
 800a530:	7e3b      	ldrb	r3, [r7, #24]
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	4623      	mov	r3, r4
 800a536:	f7f8 fb33 	bl	8002ba0 <HAL_HCD_HC_Init>
			epnum,
			dev_address,
			speed,
			ep_type,
			mps);
	return USBH_OK;
 800a53a:	2300      	movs	r3, #0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	370c      	adds	r7, #12
 800a540:	46bd      	mov	sp, r7
 800a542:	bd90      	pop	{r4, r7, pc}

0800a544 <USBH_LL_ClosePipe>:
 * @param  phost: Host handle
 * @param  pipe_num: Pipe index
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)   
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	460b      	mov	r3, r1
 800a54e:	70fb      	strb	r3, [r7, #3]
	HAL_HCD_HC_Halt(phost->pData, pipe);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a556:	78fa      	ldrb	r2, [r7, #3]
 800a558:	4611      	mov	r1, r2
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7f8 fbb8 	bl	8002cd0 <HAL_HCD_HC_Halt>
	return USBH_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <USBH_LL_SubmitURB>:
		uint8_t ep_type,
		uint8_t token,
		uint8_t* pbuff,
		uint16_t length,
		uint8_t do_ping )
{
 800a56a:	b590      	push	{r4, r7, lr}
 800a56c:	b087      	sub	sp, #28
 800a56e:	af04      	add	r7, sp, #16
 800a570:	6078      	str	r0, [r7, #4]
 800a572:	4608      	mov	r0, r1
 800a574:	4611      	mov	r1, r2
 800a576:	461a      	mov	r2, r3
 800a578:	4603      	mov	r3, r0
 800a57a:	70fb      	strb	r3, [r7, #3]
 800a57c:	460b      	mov	r3, r1
 800a57e:	70bb      	strb	r3, [r7, #2]
 800a580:	4613      	mov	r3, r2
 800a582:	707b      	strb	r3, [r7, #1]

	HAL_HCD_HC_SubmitRequest (phost->pData,pipe,
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 0614 	ldr.w	r0, [r3, #1556]	; 0x614
 800a58a:	787c      	ldrb	r4, [r7, #1]
 800a58c:	78ba      	ldrb	r2, [r7, #2]
 800a58e:	78f9      	ldrb	r1, [r7, #3]
 800a590:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a594:	9303      	str	r3, [sp, #12]
 800a596:	8c3b      	ldrh	r3, [r7, #32]
 800a598:	9302      	str	r3, [sp, #8]
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	9301      	str	r3, [sp, #4]
 800a59e:	7e3b      	ldrb	r3, [r7, #24]
 800a5a0:	9300      	str	r3, [sp, #0]
 800a5a2:	4623      	mov	r3, r4
 800a5a4:	f7f8 fbb8 	bl	8002d18 <HAL_HCD_HC_SubmitRequest>
			ep_type,
			token,
			pbuff,
			length,
			do_ping);
	return USBH_OK;
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	370c      	adds	r7, #12
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd90      	pop	{r4, r7, pc}

0800a5b2 <USBH_LL_GetURBState>:
 *            @arg URB_NYET
 *            @arg URB_ERROR
 *            @arg URB_STALL
 */
USBH_URBStateTypeDef  USBH_LL_GetURBState (USBH_HandleTypeDef *phost, uint8_t pipe) 
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b082      	sub	sp, #8
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
 800a5ba:	460b      	mov	r3, r1
 800a5bc:	70fb      	strb	r3, [r7, #3]
	return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 800a5c4:	78fa      	ldrb	r2, [r7, #3]
 800a5c6:	4611      	mov	r1, r2
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f7f8 fe61 	bl	8003290 <HAL_HCD_HC_GetURBState>
 800a5ce:	4603      	mov	r3, r0
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <USBH_LL_DriverVBUS>:
 *           0 : VBUS Active
 *           1 : VBUS Inactive
 * @retval Status
 */
USBH_StatusTypeDef  USBH_LL_DriverVBUS (USBH_HandleTypeDef *phost, uint8_t state)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	70fb      	strb	r3, [r7, #3]

  Bit 12 PPWR: Port power
  The application uses this field to control power to this port, and the core 
  clears this bit on an overcurrent condition.
	 */
	if (0 == state)
 800a5e4:	78fb      	ldrb	r3, [r7, #3]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d105      	bne.n	800a5f6 <USBH_LL_DriverVBUS+0x1e>
	{
		/* DISABLE is needed on output of the Power Switch */
		HAL_GPIO_WritePin(HOST_POWERSW_PORT, HOST_POWERSW_VBUS, GPIO_PIN_SET);
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	2101      	movs	r1, #1
 800a5ee:	4808      	ldr	r0, [pc, #32]	; (800a610 <USBH_LL_DriverVBUS+0x38>)
 800a5f0:	f7f8 fa40 	bl	8002a74 <HAL_GPIO_WritePin>
 800a5f4:	e004      	b.n	800a600 <USBH_LL_DriverVBUS+0x28>
	}
	else
	{
		/*ENABLE the Power Switch by driving the Enable LOW */
		HAL_GPIO_WritePin(HOST_POWERSW_PORT, HOST_POWERSW_VBUS, GPIO_PIN_RESET);
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	2101      	movs	r1, #1
 800a5fa:	4805      	ldr	r0, [pc, #20]	; (800a610 <USBH_LL_DriverVBUS+0x38>)
 800a5fc:	f7f8 fa3a 	bl	8002a74 <HAL_GPIO_WritePin>
	}

	HAL_Delay(200);
 800a600:	20c8      	movs	r0, #200	; 0xc8
 800a602:	f7f7 fa9b 	bl	8001b3c <HAL_Delay>
	return USBH_OK;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3708      	adds	r7, #8
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}
 800a610:	40020800 	.word	0x40020800

0800a614 <USBH_LL_SetToggle>:
 * @param  pipe_num: Pipe index
 * @param  toggle: toggle (0/1)
 * @retval Status
 */
USBH_StatusTypeDef   USBH_LL_SetToggle   (USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)   
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	460b      	mov	r3, r1
 800a61e:	70fb      	strb	r3, [r7, #3]
 800a620:	4613      	mov	r3, r2
 800a622:	70bb      	strb	r3, [r7, #2]
	if(hHCD.hc[pipe].ep_is_in)
 800a624:	78fa      	ldrb	r2, [r7, #3]
 800a626:	4913      	ldr	r1, [pc, #76]	; (800a674 <USBH_LL_SetToggle+0x60>)
 800a628:	4613      	mov	r3, r2
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	4413      	add	r3, r2
 800a62e:	00db      	lsls	r3, r3, #3
 800a630:	440b      	add	r3, r1
 800a632:	333b      	adds	r3, #59	; 0x3b
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d00a      	beq.n	800a650 <USBH_LL_SetToggle+0x3c>
	{
		hHCD.hc[pipe].toggle_in = toggle;
 800a63a:	78fa      	ldrb	r2, [r7, #3]
 800a63c:	490d      	ldr	r1, [pc, #52]	; (800a674 <USBH_LL_SetToggle+0x60>)
 800a63e:	4613      	mov	r3, r2
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	4413      	add	r3, r2
 800a644:	00db      	lsls	r3, r3, #3
 800a646:	440b      	add	r3, r1
 800a648:	3350      	adds	r3, #80	; 0x50
 800a64a:	78ba      	ldrb	r2, [r7, #2]
 800a64c:	701a      	strb	r2, [r3, #0]
 800a64e:	e009      	b.n	800a664 <USBH_LL_SetToggle+0x50>
	}
	else
	{
		hHCD.hc[pipe].toggle_out = toggle;
 800a650:	78fa      	ldrb	r2, [r7, #3]
 800a652:	4908      	ldr	r1, [pc, #32]	; (800a674 <USBH_LL_SetToggle+0x60>)
 800a654:	4613      	mov	r3, r2
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	4413      	add	r3, r2
 800a65a:	00db      	lsls	r3, r3, #3
 800a65c:	440b      	add	r3, r1
 800a65e:	3351      	adds	r3, #81	; 0x51
 800a660:	78ba      	ldrb	r2, [r7, #2]
 800a662:	701a      	strb	r2, [r3, #0]
	}
	return USBH_OK;
 800a664:	2300      	movs	r3, #0
}
 800a666:	4618      	mov	r0, r3
 800a668:	370c      	adds	r7, #12
 800a66a:	46bd      	mov	sp, r7
 800a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop
 800a674:	20004244 	.word	0x20004244

0800a678 <USBH_Delay>:
 *         Delay routine for the USB Host Library
 * @param  Delay: Delay in ms
 * @retval None
 */
void  USBH_Delay (uint32_t Delay)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
	HAL_Delay(Delay);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f7f7 fa5b 	bl	8001b3c <HAL_Delay>
}
 800a686:	bf00      	nop
 800a688:	3708      	adds	r7, #8
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
	...

0800a690 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a690:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a6c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a694:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a696:	e003      	b.n	800a6a0 <LoopCopyDataInit>

0800a698 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a698:	4b0c      	ldr	r3, [pc, #48]	; (800a6cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800a69a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a69c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a69e:	3104      	adds	r1, #4

0800a6a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a6a0:	480b      	ldr	r0, [pc, #44]	; (800a6d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800a6a2:	4b0c      	ldr	r3, [pc, #48]	; (800a6d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800a6a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a6a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a6a8:	d3f6      	bcc.n	800a698 <CopyDataInit>
  ldr  r2, =_sbss
 800a6aa:	4a0b      	ldr	r2, [pc, #44]	; (800a6d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800a6ac:	e002      	b.n	800a6b4 <LoopFillZerobss>

0800a6ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a6ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a6b0:	f842 3b04 	str.w	r3, [r2], #4

0800a6b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a6b4:	4b09      	ldr	r3, [pc, #36]	; (800a6dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800a6b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a6b8:	d3f9      	bcc.n	800a6ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a6ba:	f7ff fa99 	bl	8009bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a6be:	f000 f817 	bl	800a6f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a6c2:	f7fe fb49 	bl	8008d58 <main>
  bx  lr    
 800a6c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a6c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800a6cc:	0800a98c 	.word	0x0800a98c
  ldr  r0, =_sdata
 800a6d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a6d4:	200012c8 	.word	0x200012c8
  ldr  r2, =_sbss
 800a6d8:	200012c8 	.word	0x200012c8
  ldr  r3, = _ebss
 800a6dc:	2000450c 	.word	0x2000450c

0800a6e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a6e0:	e7fe      	b.n	800a6e0 <ADC_IRQHandler>
	...

0800a6e4 <__errno>:
 800a6e4:	4b01      	ldr	r3, [pc, #4]	; (800a6ec <__errno+0x8>)
 800a6e6:	6818      	ldr	r0, [r3, #0]
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	20001264 	.word	0x20001264

0800a6f0 <__libc_init_array>:
 800a6f0:	b570      	push	{r4, r5, r6, lr}
 800a6f2:	4e0d      	ldr	r6, [pc, #52]	; (800a728 <__libc_init_array+0x38>)
 800a6f4:	4c0d      	ldr	r4, [pc, #52]	; (800a72c <__libc_init_array+0x3c>)
 800a6f6:	1ba4      	subs	r4, r4, r6
 800a6f8:	10a4      	asrs	r4, r4, #2
 800a6fa:	2500      	movs	r5, #0
 800a6fc:	42a5      	cmp	r5, r4
 800a6fe:	d109      	bne.n	800a714 <__libc_init_array+0x24>
 800a700:	4e0b      	ldr	r6, [pc, #44]	; (800a730 <__libc_init_array+0x40>)
 800a702:	4c0c      	ldr	r4, [pc, #48]	; (800a734 <__libc_init_array+0x44>)
 800a704:	f000 f8ea 	bl	800a8dc <_init>
 800a708:	1ba4      	subs	r4, r4, r6
 800a70a:	10a4      	asrs	r4, r4, #2
 800a70c:	2500      	movs	r5, #0
 800a70e:	42a5      	cmp	r5, r4
 800a710:	d105      	bne.n	800a71e <__libc_init_array+0x2e>
 800a712:	bd70      	pop	{r4, r5, r6, pc}
 800a714:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a718:	4798      	blx	r3
 800a71a:	3501      	adds	r5, #1
 800a71c:	e7ee      	b.n	800a6fc <__libc_init_array+0xc>
 800a71e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a722:	4798      	blx	r3
 800a724:	3501      	adds	r5, #1
 800a726:	e7f2      	b.n	800a70e <__libc_init_array+0x1e>
 800a728:	0800a984 	.word	0x0800a984
 800a72c:	0800a984 	.word	0x0800a984
 800a730:	0800a984 	.word	0x0800a984
 800a734:	0800a988 	.word	0x0800a988

0800a738 <malloc>:
 800a738:	4b02      	ldr	r3, [pc, #8]	; (800a744 <malloc+0xc>)
 800a73a:	4601      	mov	r1, r0
 800a73c:	6818      	ldr	r0, [r3, #0]
 800a73e:	f000 b861 	b.w	800a804 <_malloc_r>
 800a742:	bf00      	nop
 800a744:	20001264 	.word	0x20001264

0800a748 <free>:
 800a748:	4b02      	ldr	r3, [pc, #8]	; (800a754 <free+0xc>)
 800a74a:	4601      	mov	r1, r0
 800a74c:	6818      	ldr	r0, [r3, #0]
 800a74e:	f000 b80b 	b.w	800a768 <_free_r>
 800a752:	bf00      	nop
 800a754:	20001264 	.word	0x20001264

0800a758 <memset>:
 800a758:	4402      	add	r2, r0
 800a75a:	4603      	mov	r3, r0
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d100      	bne.n	800a762 <memset+0xa>
 800a760:	4770      	bx	lr
 800a762:	f803 1b01 	strb.w	r1, [r3], #1
 800a766:	e7f9      	b.n	800a75c <memset+0x4>

0800a768 <_free_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	4605      	mov	r5, r0
 800a76c:	2900      	cmp	r1, #0
 800a76e:	d045      	beq.n	800a7fc <_free_r+0x94>
 800a770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a774:	1f0c      	subs	r4, r1, #4
 800a776:	2b00      	cmp	r3, #0
 800a778:	bfb8      	it	lt
 800a77a:	18e4      	addlt	r4, r4, r3
 800a77c:	f000 f8ac 	bl	800a8d8 <__malloc_lock>
 800a780:	4a1f      	ldr	r2, [pc, #124]	; (800a800 <_free_r+0x98>)
 800a782:	6813      	ldr	r3, [r2, #0]
 800a784:	4610      	mov	r0, r2
 800a786:	b933      	cbnz	r3, 800a796 <_free_r+0x2e>
 800a788:	6063      	str	r3, [r4, #4]
 800a78a:	6014      	str	r4, [r2, #0]
 800a78c:	4628      	mov	r0, r5
 800a78e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a792:	f000 b8a2 	b.w	800a8da <__malloc_unlock>
 800a796:	42a3      	cmp	r3, r4
 800a798:	d90c      	bls.n	800a7b4 <_free_r+0x4c>
 800a79a:	6821      	ldr	r1, [r4, #0]
 800a79c:	1862      	adds	r2, r4, r1
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	bf04      	itt	eq
 800a7a2:	681a      	ldreq	r2, [r3, #0]
 800a7a4:	685b      	ldreq	r3, [r3, #4]
 800a7a6:	6063      	str	r3, [r4, #4]
 800a7a8:	bf04      	itt	eq
 800a7aa:	1852      	addeq	r2, r2, r1
 800a7ac:	6022      	streq	r2, [r4, #0]
 800a7ae:	6004      	str	r4, [r0, #0]
 800a7b0:	e7ec      	b.n	800a78c <_free_r+0x24>
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	685a      	ldr	r2, [r3, #4]
 800a7b6:	b10a      	cbz	r2, 800a7bc <_free_r+0x54>
 800a7b8:	42a2      	cmp	r2, r4
 800a7ba:	d9fa      	bls.n	800a7b2 <_free_r+0x4a>
 800a7bc:	6819      	ldr	r1, [r3, #0]
 800a7be:	1858      	adds	r0, r3, r1
 800a7c0:	42a0      	cmp	r0, r4
 800a7c2:	d10b      	bne.n	800a7dc <_free_r+0x74>
 800a7c4:	6820      	ldr	r0, [r4, #0]
 800a7c6:	4401      	add	r1, r0
 800a7c8:	1858      	adds	r0, r3, r1
 800a7ca:	4282      	cmp	r2, r0
 800a7cc:	6019      	str	r1, [r3, #0]
 800a7ce:	d1dd      	bne.n	800a78c <_free_r+0x24>
 800a7d0:	6810      	ldr	r0, [r2, #0]
 800a7d2:	6852      	ldr	r2, [r2, #4]
 800a7d4:	605a      	str	r2, [r3, #4]
 800a7d6:	4401      	add	r1, r0
 800a7d8:	6019      	str	r1, [r3, #0]
 800a7da:	e7d7      	b.n	800a78c <_free_r+0x24>
 800a7dc:	d902      	bls.n	800a7e4 <_free_r+0x7c>
 800a7de:	230c      	movs	r3, #12
 800a7e0:	602b      	str	r3, [r5, #0]
 800a7e2:	e7d3      	b.n	800a78c <_free_r+0x24>
 800a7e4:	6820      	ldr	r0, [r4, #0]
 800a7e6:	1821      	adds	r1, r4, r0
 800a7e8:	428a      	cmp	r2, r1
 800a7ea:	bf04      	itt	eq
 800a7ec:	6811      	ldreq	r1, [r2, #0]
 800a7ee:	6852      	ldreq	r2, [r2, #4]
 800a7f0:	6062      	str	r2, [r4, #4]
 800a7f2:	bf04      	itt	eq
 800a7f4:	1809      	addeq	r1, r1, r0
 800a7f6:	6021      	streq	r1, [r4, #0]
 800a7f8:	605c      	str	r4, [r3, #4]
 800a7fa:	e7c7      	b.n	800a78c <_free_r+0x24>
 800a7fc:	bd38      	pop	{r3, r4, r5, pc}
 800a7fe:	bf00      	nop
 800a800:	200013ac 	.word	0x200013ac

0800a804 <_malloc_r>:
 800a804:	b570      	push	{r4, r5, r6, lr}
 800a806:	1ccd      	adds	r5, r1, #3
 800a808:	f025 0503 	bic.w	r5, r5, #3
 800a80c:	3508      	adds	r5, #8
 800a80e:	2d0c      	cmp	r5, #12
 800a810:	bf38      	it	cc
 800a812:	250c      	movcc	r5, #12
 800a814:	2d00      	cmp	r5, #0
 800a816:	4606      	mov	r6, r0
 800a818:	db01      	blt.n	800a81e <_malloc_r+0x1a>
 800a81a:	42a9      	cmp	r1, r5
 800a81c:	d903      	bls.n	800a826 <_malloc_r+0x22>
 800a81e:	230c      	movs	r3, #12
 800a820:	6033      	str	r3, [r6, #0]
 800a822:	2000      	movs	r0, #0
 800a824:	bd70      	pop	{r4, r5, r6, pc}
 800a826:	f000 f857 	bl	800a8d8 <__malloc_lock>
 800a82a:	4a21      	ldr	r2, [pc, #132]	; (800a8b0 <_malloc_r+0xac>)
 800a82c:	6814      	ldr	r4, [r2, #0]
 800a82e:	4621      	mov	r1, r4
 800a830:	b991      	cbnz	r1, 800a858 <_malloc_r+0x54>
 800a832:	4c20      	ldr	r4, [pc, #128]	; (800a8b4 <_malloc_r+0xb0>)
 800a834:	6823      	ldr	r3, [r4, #0]
 800a836:	b91b      	cbnz	r3, 800a840 <_malloc_r+0x3c>
 800a838:	4630      	mov	r0, r6
 800a83a:	f000 f83d 	bl	800a8b8 <_sbrk_r>
 800a83e:	6020      	str	r0, [r4, #0]
 800a840:	4629      	mov	r1, r5
 800a842:	4630      	mov	r0, r6
 800a844:	f000 f838 	bl	800a8b8 <_sbrk_r>
 800a848:	1c43      	adds	r3, r0, #1
 800a84a:	d124      	bne.n	800a896 <_malloc_r+0x92>
 800a84c:	230c      	movs	r3, #12
 800a84e:	6033      	str	r3, [r6, #0]
 800a850:	4630      	mov	r0, r6
 800a852:	f000 f842 	bl	800a8da <__malloc_unlock>
 800a856:	e7e4      	b.n	800a822 <_malloc_r+0x1e>
 800a858:	680b      	ldr	r3, [r1, #0]
 800a85a:	1b5b      	subs	r3, r3, r5
 800a85c:	d418      	bmi.n	800a890 <_malloc_r+0x8c>
 800a85e:	2b0b      	cmp	r3, #11
 800a860:	d90f      	bls.n	800a882 <_malloc_r+0x7e>
 800a862:	600b      	str	r3, [r1, #0]
 800a864:	50cd      	str	r5, [r1, r3]
 800a866:	18cc      	adds	r4, r1, r3
 800a868:	4630      	mov	r0, r6
 800a86a:	f000 f836 	bl	800a8da <__malloc_unlock>
 800a86e:	f104 000b 	add.w	r0, r4, #11
 800a872:	1d23      	adds	r3, r4, #4
 800a874:	f020 0007 	bic.w	r0, r0, #7
 800a878:	1ac3      	subs	r3, r0, r3
 800a87a:	d0d3      	beq.n	800a824 <_malloc_r+0x20>
 800a87c:	425a      	negs	r2, r3
 800a87e:	50e2      	str	r2, [r4, r3]
 800a880:	e7d0      	b.n	800a824 <_malloc_r+0x20>
 800a882:	428c      	cmp	r4, r1
 800a884:	684b      	ldr	r3, [r1, #4]
 800a886:	bf16      	itet	ne
 800a888:	6063      	strne	r3, [r4, #4]
 800a88a:	6013      	streq	r3, [r2, #0]
 800a88c:	460c      	movne	r4, r1
 800a88e:	e7eb      	b.n	800a868 <_malloc_r+0x64>
 800a890:	460c      	mov	r4, r1
 800a892:	6849      	ldr	r1, [r1, #4]
 800a894:	e7cc      	b.n	800a830 <_malloc_r+0x2c>
 800a896:	1cc4      	adds	r4, r0, #3
 800a898:	f024 0403 	bic.w	r4, r4, #3
 800a89c:	42a0      	cmp	r0, r4
 800a89e:	d005      	beq.n	800a8ac <_malloc_r+0xa8>
 800a8a0:	1a21      	subs	r1, r4, r0
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	f000 f808 	bl	800a8b8 <_sbrk_r>
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d0cf      	beq.n	800a84c <_malloc_r+0x48>
 800a8ac:	6025      	str	r5, [r4, #0]
 800a8ae:	e7db      	b.n	800a868 <_malloc_r+0x64>
 800a8b0:	200013ac 	.word	0x200013ac
 800a8b4:	200013b0 	.word	0x200013b0

0800a8b8 <_sbrk_r>:
 800a8b8:	b538      	push	{r3, r4, r5, lr}
 800a8ba:	4c06      	ldr	r4, [pc, #24]	; (800a8d4 <_sbrk_r+0x1c>)
 800a8bc:	2300      	movs	r3, #0
 800a8be:	4605      	mov	r5, r0
 800a8c0:	4608      	mov	r0, r1
 800a8c2:	6023      	str	r3, [r4, #0]
 800a8c4:	f7ff f968 	bl	8009b98 <_sbrk>
 800a8c8:	1c43      	adds	r3, r0, #1
 800a8ca:	d102      	bne.n	800a8d2 <_sbrk_r+0x1a>
 800a8cc:	6823      	ldr	r3, [r4, #0]
 800a8ce:	b103      	cbz	r3, 800a8d2 <_sbrk_r+0x1a>
 800a8d0:	602b      	str	r3, [r5, #0]
 800a8d2:	bd38      	pop	{r3, r4, r5, pc}
 800a8d4:	20004508 	.word	0x20004508

0800a8d8 <__malloc_lock>:
 800a8d8:	4770      	bx	lr

0800a8da <__malloc_unlock>:
 800a8da:	4770      	bx	lr

0800a8dc <_init>:
 800a8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8de:	bf00      	nop
 800a8e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8e2:	bc08      	pop	{r3}
 800a8e4:	469e      	mov	lr, r3
 800a8e6:	4770      	bx	lr

0800a8e8 <_fini>:
 800a8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ea:	bf00      	nop
 800a8ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8ee:	bc08      	pop	{r3}
 800a8f0:	469e      	mov	lr, r3
 800a8f2:	4770      	bx	lr
