// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module NOR (
VDD,GND,A,B,OUT );
input  VDD;
input  GND;
input  A;
input  B;
output  OUT;
wire VDD;
wire net15;
wire A;
wire B;
wire OUT;
wire GND;

nmos1v    
 NM1  ( .S( GND ), .G( B ), .B( GND ), .D( OUT ) );

nmos1v    
 NM0  ( .S( GND ), .G( A ), .B( GND ), .D( OUT ) );

pmos1v    
 PM1  ( .S( net15 ), .G( B ), .B( VDD ), .D( OUT ) );

pmos1v    
 PM0  ( .S( VDD ), .G( A ), .B( VDD ), .D( net15 ) );

endmodule

