ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB124:
  27              		.file 1 "Src/stm32f4xx_hal_msp.c"
   1:Src/stm32f4xx_hal_msp.c **** /**
   2:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   4:Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f4xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Src/stm32f4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f4xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f4xx_hal_msp.c ****   *
  13:Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2017 STMicroelectronics International N.V. 
  14:Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  15:Src/stm32f4xx_hal_msp.c ****   *
  16:Src/stm32f4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Src/stm32f4xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/stm32f4xx_hal_msp.c ****   *
  19:Src/stm32f4xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Src/stm32f4xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Src/stm32f4xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/stm32f4xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/stm32f4xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Src/stm32f4xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Src/stm32f4xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Src/stm32f4xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Src/stm32f4xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Src/stm32f4xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/stm32f4xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/stm32f4xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Src/stm32f4xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 2


  32:Src/stm32f4xx_hal_msp.c ****   *    this license. 
  33:Src/stm32f4xx_hal_msp.c ****   *
  34:Src/stm32f4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Src/stm32f4xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Src/stm32f4xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Src/stm32f4xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/stm32f4xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Src/stm32f4xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/stm32f4xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/stm32f4xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Src/stm32f4xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Src/stm32f4xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Src/stm32f4xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/stm32f4xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/stm32f4xx_hal_msp.c ****   *
  47:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  48:Src/stm32f4xx_hal_msp.c ****   */
  49:Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Src/stm32f4xx_hal_msp.c **** #include "stm32f4xx_hal.h"
  51:Src/stm32f4xx_hal_msp.c **** 
  52:Src/stm32f4xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  53:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  54:Src/stm32f4xx_hal_msp.c **** 
  55:Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  56:Src/stm32f4xx_hal_msp.c **** /**
  57:Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  58:Src/stm32f4xx_hal_msp.c ****   */
  59:Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  60:Src/stm32f4xx_hal_msp.c **** {
  28              		.loc 1 60 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  61:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  62:Src/stm32f4xx_hal_msp.c **** 
  63:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  64:Src/stm32f4xx_hal_msp.c **** 
  65:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  37              		.loc 1 65 0
  38 0002 0320     		movs	r0, #3
  39 0004 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  40              	.LVL0:
  66:Src/stm32f4xx_hal_msp.c **** 
  67:Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  68:Src/stm32f4xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  69:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  41              		.loc 1 69 0
  42 0008 0022     		movs	r2, #0
  43 000a 1146     		mov	r1, r2
  44 000c 6FF00B00 		mvn	r0, #11
  45 0010 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  46              	.LVL1:
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 3


  70:Src/stm32f4xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  71:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  47              		.loc 1 71 0
  48 0014 0022     		movs	r2, #0
  49 0016 1146     		mov	r1, r2
  50 0018 6FF00A00 		mvn	r0, #10
  51 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  52              	.LVL2:
  72:Src/stm32f4xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  73:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  53              		.loc 1 73 0
  54 0020 0022     		movs	r2, #0
  55 0022 1146     		mov	r1, r2
  56 0024 6FF00900 		mvn	r0, #9
  57 0028 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  58              	.LVL3:
  74:Src/stm32f4xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  75:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  59              		.loc 1 75 0
  60 002c 0022     		movs	r2, #0
  61 002e 1146     		mov	r1, r2
  62 0030 6FF00400 		mvn	r0, #4
  63 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  64              	.LVL4:
  76:Src/stm32f4xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  77:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  65              		.loc 1 77 0
  66 0038 0022     		movs	r2, #0
  67 003a 1146     		mov	r1, r2
  68 003c 6FF00300 		mvn	r0, #3
  69 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70              	.LVL5:
  78:Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  79:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  71              		.loc 1 79 0
  72 0044 0022     		movs	r2, #0
  73 0046 0F21     		movs	r1, #15
  74 0048 6FF00100 		mvn	r0, #1
  75 004c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL6:
  80:Src/stm32f4xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  81:Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
  77              		.loc 1 81 0
  78 0050 0022     		movs	r2, #0
  79 0052 0F21     		movs	r1, #15
  80 0054 4FF0FF30 		mov	r0, #-1
  81 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  82              	.LVL7:
  83 005c 08BD     		pop	{r3, pc}
  84              		.cfi_endproc
  85              	.LFE124:
  87              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_I2C_MspInit
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 4


  93              		.fpu fpv4-sp-d16
  95              	HAL_I2C_MspInit:
  96              	.LFB125:
  82:Src/stm32f4xx_hal_msp.c **** 
  83:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  84:Src/stm32f4xx_hal_msp.c **** 
  85:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  86:Src/stm32f4xx_hal_msp.c **** }
  87:Src/stm32f4xx_hal_msp.c **** 
  88:Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Src/stm32f4xx_hal_msp.c **** {
  97              		.loc 1 89 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 24
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              	.LVL8:
  90:Src/stm32f4xx_hal_msp.c **** 
  91:Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  92:Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 102              		.loc 1 92 0
 103 0000 0268     		ldr	r2, [r0]
 104 0002 124B     		ldr	r3, .L10
 105 0004 9A42     		cmp	r2, r3
 106 0006 00D0     		beq	.L9
 107 0008 7047     		bx	lr
 108              	.L9:
  89:Src/stm32f4xx_hal_msp.c **** 
 109              		.loc 1 89 0
 110 000a 00B5     		push	{lr}
 111              	.LCFI1:
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
 114 000c 87B0     		sub	sp, sp, #28
 115              	.LCFI2:
 116              		.cfi_def_cfa_offset 32
  93:Src/stm32f4xx_hal_msp.c ****   {
  94:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  95:Src/stm32f4xx_hal_msp.c **** 
  96:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  97:Src/stm32f4xx_hal_msp.c ****   
  98:Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
  99:Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
 101:Src/stm32f4xx_hal_msp.c ****     */
 102:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = depthSCL_Pin|depthSDA_Pin;
 117              		.loc 1 102 0
 118 000e C023     		movs	r3, #192
 119 0010 0193     		str	r3, [sp, #4]
 103:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 120              		.loc 1 103 0
 121 0012 1223     		movs	r3, #18
 122 0014 0293     		str	r3, [sp, #8]
 104:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 123              		.loc 1 104 0
 124 0016 0123     		movs	r3, #1
 125 0018 0393     		str	r3, [sp, #12]
 105:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 5


 126              		.loc 1 105 0
 127 001a 0323     		movs	r3, #3
 128 001c 0493     		str	r3, [sp, #16]
 106:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 129              		.loc 1 106 0
 130 001e 0423     		movs	r3, #4
 131 0020 0593     		str	r3, [sp, #20]
 107:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 132              		.loc 1 107 0
 133 0022 0DEB0301 		add	r1, sp, r3
 134 0026 0A48     		ldr	r0, .L10+4
 135              	.LVL9:
 136 0028 FFF7FEFF 		bl	HAL_GPIO_Init
 137              	.LVL10:
 138              	.LBB2:
 108:Src/stm32f4xx_hal_msp.c **** 
 109:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 139              		.loc 1 110 0
 140 002c 0023     		movs	r3, #0
 141 002e 0093     		str	r3, [sp]
 142 0030 084B     		ldr	r3, .L10+8
 143 0032 1A6C     		ldr	r2, [r3, #64]
 144 0034 42F40012 		orr	r2, r2, #2097152
 145 0038 1A64     		str	r2, [r3, #64]
 146 003a 1B6C     		ldr	r3, [r3, #64]
 147 003c 03F40013 		and	r3, r3, #2097152
 148 0040 0093     		str	r3, [sp]
 149 0042 009B     		ldr	r3, [sp]
 150              	.LBE2:
 111:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Src/stm32f4xx_hal_msp.c **** 
 113:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 114:Src/stm32f4xx_hal_msp.c ****   }
 115:Src/stm32f4xx_hal_msp.c **** 
 116:Src/stm32f4xx_hal_msp.c **** }
 151              		.loc 1 116 0
 152 0044 07B0     		add	sp, sp, #28
 153              	.LCFI3:
 154              		.cfi_def_cfa_offset 4
 155              		@ sp needed
 156 0046 5DF804FB 		ldr	pc, [sp], #4
 157              	.L11:
 158 004a 00BF     		.align	2
 159              	.L10:
 160 004c 00540040 		.word	1073763328
 161 0050 00040240 		.word	1073873920
 162 0054 00380240 		.word	1073887232
 163              		.cfi_endproc
 164              	.LFE125:
 166              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 167              		.align	1
 168              		.global	HAL_I2C_MspDeInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 6


 174              	HAL_I2C_MspDeInit:
 175              	.LFB126:
 117:Src/stm32f4xx_hal_msp.c **** 
 118:Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 119:Src/stm32f4xx_hal_msp.c **** {
 176              		.loc 1 119 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              	.LVL11:
 181 0000 08B5     		push	{r3, lr}
 182              	.LCFI4:
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 3, -8
 185              		.cfi_offset 14, -4
 120:Src/stm32f4xx_hal_msp.c **** 
 121:Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 186              		.loc 1 121 0
 187 0002 0268     		ldr	r2, [r0]
 188 0004 064B     		ldr	r3, .L16
 189 0006 9A42     		cmp	r2, r3
 190 0008 00D0     		beq	.L15
 191              	.LVL12:
 192              	.L12:
 193 000a 08BD     		pop	{r3, pc}
 194              	.LVL13:
 195              	.L15:
 122:Src/stm32f4xx_hal_msp.c ****   {
 123:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 124:Src/stm32f4xx_hal_msp.c **** 
 125:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 126:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 196              		.loc 1 127 0
 197 000c 054A     		ldr	r2, .L16+4
 198 000e 136C     		ldr	r3, [r2, #64]
 199 0010 23F40013 		bic	r3, r3, #2097152
 200 0014 1364     		str	r3, [r2, #64]
 128:Src/stm32f4xx_hal_msp.c ****   
 129:Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 130:Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 131:Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
 132:Src/stm32f4xx_hal_msp.c ****     */
 133:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, depthSCL_Pin|depthSDA_Pin);
 201              		.loc 1 133 0
 202 0016 C021     		movs	r1, #192
 203 0018 0348     		ldr	r0, .L16+8
 204              	.LVL14:
 205 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 206              	.LVL15:
 134:Src/stm32f4xx_hal_msp.c **** 
 135:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 136:Src/stm32f4xx_hal_msp.c **** 
 137:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 138:Src/stm32f4xx_hal_msp.c ****   }
 139:Src/stm32f4xx_hal_msp.c **** 
 140:Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 7


 207              		.loc 1 140 0
 208 001e F4E7     		b	.L12
 209              	.L17:
 210              		.align	2
 211              	.L16:
 212 0020 00540040 		.word	1073763328
 213 0024 00380240 		.word	1073887232
 214 0028 00040240 		.word	1073873920
 215              		.cfi_endproc
 216              	.LFE126:
 218              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_TIM_Base_MspInit
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu fpv4-sp-d16
 226              	HAL_TIM_Base_MspInit:
 227              	.LFB127:
 141:Src/stm32f4xx_hal_msp.c **** 
 142:Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 143:Src/stm32f4xx_hal_msp.c **** {
 228              		.loc 1 143 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 8
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233              	.LVL16:
 144:Src/stm32f4xx_hal_msp.c **** 
 145:Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 234              		.loc 1 145 0
 235 0000 0368     		ldr	r3, [r0]
 236 0002 B3F1804F 		cmp	r3, #1073741824
 237 0006 00D0     		beq	.L25
 238              	.L24:
 146:Src/stm32f4xx_hal_msp.c ****   {
 147:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 148:Src/stm32f4xx_hal_msp.c **** 
 149:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 150:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 151:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 152:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 153:Src/stm32f4xx_hal_msp.c **** 
 154:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 155:Src/stm32f4xx_hal_msp.c ****   }
 156:Src/stm32f4xx_hal_msp.c **** 
 157:Src/stm32f4xx_hal_msp.c **** }
 239              		.loc 1 157 0
 240 0008 7047     		bx	lr
 241              	.L25:
 143:Src/stm32f4xx_hal_msp.c **** 
 242              		.loc 1 143 0
 243 000a 82B0     		sub	sp, sp, #8
 244              	.LCFI5:
 245              		.cfi_def_cfa_offset 8
 246              	.LBB3:
 151:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 8


 247              		.loc 1 151 0
 248 000c 0023     		movs	r3, #0
 249 000e 0193     		str	r3, [sp, #4]
 250 0010 054B     		ldr	r3, .L26
 251 0012 1A6C     		ldr	r2, [r3, #64]
 252 0014 42F00102 		orr	r2, r2, #1
 253 0018 1A64     		str	r2, [r3, #64]
 254 001a 1B6C     		ldr	r3, [r3, #64]
 255 001c 03F00103 		and	r3, r3, #1
 256 0020 0193     		str	r3, [sp, #4]
 257 0022 019B     		ldr	r3, [sp, #4]
 258              	.LBE3:
 259              		.loc 1 157 0
 260 0024 02B0     		add	sp, sp, #8
 261              	.LCFI6:
 262              		.cfi_def_cfa_offset 0
 263              		@ sp needed
 264 0026 EFE7     		b	.L24
 265              	.L27:
 266              		.align	2
 267              	.L26:
 268 0028 00380240 		.word	1073887232
 269              		.cfi_endproc
 270              	.LFE127:
 272              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_TIM_MspPostInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	HAL_TIM_MspPostInit:
 281              	.LFB128:
 158:Src/stm32f4xx_hal_msp.c **** 
 159:Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 160:Src/stm32f4xx_hal_msp.c **** {
 282              		.loc 1 160 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 24
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              	.LVL17:
 161:Src/stm32f4xx_hal_msp.c **** 
 162:Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 163:Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 287              		.loc 1 163 0
 288 0000 0368     		ldr	r3, [r0]
 289 0002 B3F1804F 		cmp	r3, #1073741824
 290 0006 00D0     		beq	.L34
 291 0008 7047     		bx	lr
 292              	.L34:
 160:Src/stm32f4xx_hal_msp.c **** 
 293              		.loc 1 160 0
 294 000a 00B5     		push	{lr}
 295              	.LCFI7:
 296              		.cfi_def_cfa_offset 4
 297              		.cfi_offset 14, -4
 298 000c 87B0     		sub	sp, sp, #28
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 9


 299              	.LCFI8:
 300              		.cfi_def_cfa_offset 32
 164:Src/stm32f4xx_hal_msp.c ****   {
 165:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 166:Src/stm32f4xx_hal_msp.c **** 
 167:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 168:Src/stm32f4xx_hal_msp.c ****   
 169:Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 170:Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1 
 171:Src/stm32f4xx_hal_msp.c ****     */
 172:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 301              		.loc 1 172 0
 302 000e 0123     		movs	r3, #1
 303 0010 0193     		str	r3, [sp, #4]
 173:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 173 0
 305 0012 0222     		movs	r2, #2
 306 0014 0292     		str	r2, [sp, #8]
 174:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 174 0
 308 0016 0022     		movs	r2, #0
 309 0018 0392     		str	r2, [sp, #12]
 175:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310              		.loc 1 175 0
 311 001a 0492     		str	r2, [sp, #16]
 176:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 312              		.loc 1 176 0
 313 001c 0593     		str	r3, [sp, #20]
 177:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314              		.loc 1 177 0
 315 001e 01A9     		add	r1, sp, #4
 316 0020 0248     		ldr	r0, .L35
 317              	.LVL18:
 318 0022 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL19:
 178:Src/stm32f4xx_hal_msp.c **** 
 179:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 180:Src/stm32f4xx_hal_msp.c **** 
 181:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 182:Src/stm32f4xx_hal_msp.c ****   }
 183:Src/stm32f4xx_hal_msp.c **** 
 184:Src/stm32f4xx_hal_msp.c **** }
 320              		.loc 1 184 0
 321 0026 07B0     		add	sp, sp, #28
 322              	.LCFI9:
 323              		.cfi_def_cfa_offset 4
 324              		@ sp needed
 325 0028 5DF804FB 		ldr	pc, [sp], #4
 326              	.L36:
 327              		.align	2
 328              	.L35:
 329 002c 00000240 		.word	1073872896
 330              		.cfi_endproc
 331              	.LFE128:
 333              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 334              		.align	1
 335              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 10


 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
 341              	HAL_TIM_Base_MspDeInit:
 342              	.LFB129:
 185:Src/stm32f4xx_hal_msp.c **** 
 186:Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 187:Src/stm32f4xx_hal_msp.c **** {
 343              		.loc 1 187 0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 348              	.LVL20:
 188:Src/stm32f4xx_hal_msp.c **** 
 189:Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 349              		.loc 1 189 0
 350 0000 0368     		ldr	r3, [r0]
 351 0002 B3F1804F 		cmp	r3, #1073741824
 352 0006 00D0     		beq	.L39
 353              	.L37:
 354 0008 7047     		bx	lr
 355              	.L39:
 190:Src/stm32f4xx_hal_msp.c ****   {
 191:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 192:Src/stm32f4xx_hal_msp.c **** 
 193:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 194:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 195:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 356              		.loc 1 195 0
 357 000a 034A     		ldr	r2, .L40
 358 000c 136C     		ldr	r3, [r2, #64]
 359 000e 23F00103 		bic	r3, r3, #1
 360 0012 1364     		str	r3, [r2, #64]
 196:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 197:Src/stm32f4xx_hal_msp.c **** 
 198:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 199:Src/stm32f4xx_hal_msp.c ****   }
 200:Src/stm32f4xx_hal_msp.c **** 
 201:Src/stm32f4xx_hal_msp.c **** }
 361              		.loc 1 201 0
 362 0014 F8E7     		b	.L37
 363              	.L41:
 364 0016 00BF     		.align	2
 365              	.L40:
 366 0018 00380240 		.word	1073887232
 367              		.cfi_endproc
 368              	.LFE129:
 370              		.text
 371              	.Letext0:
 372              		.file 2 "/Users/augustmason/Documents/GitHub/riptide_firmware/STM32/gcc-arm-none-eabi-6-2017-q2-up
 373              		.file 3 "/Users/augustmason/Documents/GitHub/riptide_firmware/STM32/gcc-arm-none-eabi-6-2017-q2-up
 374              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 375              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 376              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 377              		.file 7 "/Users/augustmason/Documents/GitHub/riptide_firmware/STM32/gcc-arm-none-eabi-6-2017-q2-up
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 11


 378              		.file 8 "/Users/augustmason/Documents/GitHub/riptide_firmware/STM32/gcc-arm-none-eabi-6-2017-q2-up
 379              		.file 9 "/Users/augustmason/Documents/GitHub/riptide_firmware/STM32/gcc-arm-none-eabi-6-2017-q2-up
 380              		.file 10 "/Users/augustmason/Documents/GitHub/riptide_firmware/STM32/gcc-arm-none-eabi-6-2017-q2-u
 381              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 382              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 383              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 384              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 385              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 386              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:88     .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:95     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:160    .text.HAL_I2C_MspInit:000000000000004c $d
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:167    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:174    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:212    .text.HAL_I2C_MspDeInit:0000000000000020 $d
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:219    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:226    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:268    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:273    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:280    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:329    .text.HAL_TIM_MspPostInit:000000000000002c $d
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:334    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:341    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/7p/1_dhylqx7nl5s8914_0f_4w00000gn/T//ccndxDr9.s:366    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
