# SOFT PROCESSOR
This processor was designed for a final project in both CMPE 330 and CMPE 420 at Shippensburg University. This repo contains the verilog code, constraint file, and associated report.   

## Overview
To learn more about the workings of this processor, please read the document labeled "CMPE_420_FinalReport.pdf". This is the report submitted with the code, and provides more detail.   
This soft processor was designed to run on a Zedboard Zynq 7000. 

All modules can be found in "Soft_Processor.v"   
The constraint file used for the Zedboard an be found in "constraints.XDC"  
