INFO: [VRFC 10-163] Analyzing VHDL file "E:/VIVADOPROJECTS/forTestTask/forTestTask.sim/sim_1/impl/func/xsim/testbench_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
