---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/r600instrinfo
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `R600InstrInfo` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::R600InstrInfo</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/AMDGPU/R600InstrInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/r600geninstrinfo">R600GenInstrInfo</a></>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a684a33b88b11aeed1300272bb4cf9f73">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a1f6b4a34f38efcec5ce770e58c69220f">R600InstrInfo</a> (const R600Subtarget &amp;)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a54891e94b588b8ba0ba2586547e17e31">addFlag</a> (MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</>}>
Add one of the MO&#95;FLAG&#42; flags to the specified <code>Operand</code>. <a href="#a54891e94b588b8ba0ba2586547e17e31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a086f43049b2d52208b7727be22f5e604">analyzeBranch</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &#42;&amp;TBB, MachineBasicBlock &#42;&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a></>}
  name={<><a href="#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const</>}>
buildDefaultInstruction - This function returns a <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> with all the instruction modifiers initialized to their default values. <a href="#a030150151483c64bff02ae4f89a50c96">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a></>}
  name={<><a href="#ab0a25e05dcbec8a3858a648945334b51">buildIndirectRead</a> (MachineBasicBlock &#42;MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const</>}>
Build instruction(s) for an indirect register read. <a href="#ab0a25e05dcbec8a3858a648945334b51">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a></>}
  name={<><a href="#a63d622b0faab0d2ae06922e2e5747b2f">buildIndirectWrite</a> (MachineBasicBlock &#42;MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const</>}>
Build instruction(s) for an indirect register write. <a href="#a63d622b0faab0d2ae06922e2e5747b2f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a3b92da744ddde099abc9476ceca6a26a">buildMovImm</a> (MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64&#95;t Imm) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a> (MachineBasicBlock &#42;MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#aca2b6568c134ce283d74d23db8d6b665">buildSlotOfVectorInstruction</a> (MachineBasicBlock &amp;MBB, MachineInstr &#42;MI, unsigned Slot, unsigned DstReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a> (unsigned RegIndex, unsigned Channel) const</>}>
Calculate the &quot;Indirect Address&quot; for the given <code>RegIndex</code> and <code>Channel</code>. <a href="#a0bd21a3c7db6ec5b26c776c6b5fe4b13">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a507703ee09a583ff911a8d09cd409b68">canBeConsideredALU</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a> (MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</>}>
Clear the specified flag on the instruction. <a href="#afb8b734da10672ff4ffc3ec7bf04ec1d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad70329ea652d85d2cdc7095f7ad9c453">ClobbersPredicate</a> (MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae780082016f8641ba5a18009b135d01e">copyPhysReg</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, bool RenamableDest=false, bool RenamableSrc=false) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/dfapacketizer">DFAPacketizer</a> &#42;</>}
  name={<><a href="#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a> (const TargetSubtargetInfo &amp;) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3f981149d5958196da00178c5640d576">definesAddressRegister</a> (MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab4c95ecc60411327fd2f6c5d0664224c">expandPostRAPseudo</a> (MachineInstr &amp;MI) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a> (const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</>}>
Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. <a href="#accae71a18e9054f96a7919785976ee15">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a537788ca2a4d7bbdbfad2ac8e5dfabca">fitsConstReadLimitations</a> (const std::vector&lt; MachineInstr &#42; &gt; &amp;) const</>}>
An instruction group can only access 2 channel pair (either &#91;XY&#93; or &#91;ZW&#93;) from KCache bank on R700+. <a href="#a537788ca2a4d7bbdbfad2ac8e5dfabca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad2602638ef43bcf2b073625f2bd0d9c8">fitsConstReadLimitations</a> (const std::vector&lt; unsigned &gt; &amp;) const</>}>
Same but using const index set instead of MI set. <a href="#ad2602638ef43bcf2b073625f2bd0d9c8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad4bc494da88251a58ca644dec0d15a2e">fitsReadPortLimitations</a> (const std::vector&lt; MachineInstr &#42; &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const</>}>
Given the order VEC&#95;012 &lt; VEC&#95;021 &lt; VEC&#95;120 &lt; VEC&#95;102 &lt; VEC&#95;201 &lt; VEC&#95;210 returns true and the first (in lexical order) <a href="#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> affectation starting from the one already provided in the <a href="/docs/api/classes/llvm/instruction">Instruction</a> Group MIs that fits Read Port limitations in BS if available. <a href="#ad4bc494da88251a58ca644dec0d15a2e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;</>}
  name={<><a href="#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a> (MachineInstr &amp;MI, unsigned SrcIdx=0, unsigned Flag=0) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a> (const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a6963ee4846a440960af3393b33d4e8b0">getIndirectIndexEnd</a> (const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned int"
  name={<><a href="#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a> (const InstrItineraryData &#42;ItinData, const MachineInstr &amp;MI, unsigned &#42;PredCost=nullptr) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a426079288663f8c9a5cad471d1f08f7c">getMaxAlusPerClause</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a> (const MachineInstr &amp;MI, unsigned Op) const</>}>
Get the index of <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> in the <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>. <a href="#addaf6e56f2c83eb6d2300026c5430c6d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#acb5d76d41819d66002d2e29ffdd5aabe">getOperandIdx</a> (unsigned Opcode, unsigned Op) const</>}>
Get the index of <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> for the given Opcode. <a href="#acb5d76d41819d66002d2e29ffdd5aabe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned int"
  name={<><a href="#ac39a8558f3e2c9d7806eab38a2bc3fa6">getPredicationCost</a> (const MachineInstr &amp;) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/r600registerinfo">R600RegisterInfo</a> &amp;</>}
  name={<><a href="#a161e7f13bb4970a80ac16e93a7ebee73">getRegisterInfo</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#ab858beae728e107227a9e07759588087">getSelIdx</a> (unsigned Opcode, unsigned SrcIdx) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; std::pair&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;, int64&#95;t &gt;, 3 &gt;</>}
  name={<><a href="#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a> (MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1215beb8e209f4246f9809770be405d9">hasInstrModifiers</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a648e69f41d62376b996b0b5209022fbd">insertBranch</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &#42;TBB, MachineBasicBlock &#42;FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int &#42;BytesAdded=nullptr) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a> (unsigned opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#add24e1463a36a613e008ed84227b4785">isExport</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a55db1c9534c0011ebc83c1c5776bed98">isFlagSet</a> (const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</>}>
Determine if the specified <code>Flag</code> is set on this <code>Operand</code>. <a href="#a55db1c9534c0011ebc83c1c5776bed98">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab64e90b1e671bf82b2dbcc831d63ddbf">isLDSRetInstr</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a2fce8516b6f35622360433c3bae2b70c">isLegalUpTo</a> (const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</>}>
returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a href="/docs/api/classes/llvm/instruction">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence. <a href="#a2fce8516b6f35622360433c3bae2b70c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1fddf85baa47d23103126f2a45ea3a4e">isMov</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab334b6a433595c3b14311e50ed433119">isPredicable</a> (const MachineInstr &amp;MI) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab39a8eb989f01d8ed539a6fe6a210ba6">isPredicated</a> (const MachineInstr &amp;MI) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2700054a144dc843858ac4954f53e2b4">isProfitableToDupForIfCvt</a> (MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a> (MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49fa0640f041ac13c4f7d6eacf03278b">isProfitableToIfCvt</a> (MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, BranchProbability Probability) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a> (MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7f44398d0ba1f70349d99b68940febde">isReductionOp</a> (unsigned opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a203427996c21180b34137c06cad60897">isRegisterLoad</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8666942835ab1d1420a6cf1d83ff5262">isRegisterStore</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6b3de1aca767b960a302308f3c463317">isTransOnly</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae4040056c150bccdd7d14849ffa9486d">isTransOnly</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5bad3393698345347bc9ef02419fd8cd">isVector</a> (const MachineInstr &amp;MI) const</>}>
Vector instructions are instructions that must fill all instruction slots within an instruction group. <a href="#a5bad3393698345347bc9ef02419fd8cd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adbb5663da5534317c035227ab390bf36">isVectorOnly</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0aa7e2ed9eabcb9cc26a590209d53d9d">isVectorOnly</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6051ea915d00d989d449bb69ab996d4b">mustBeLastInClause</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4501178e61d2f154d7b9bc4fc519fe68">PredicateInstruction</a> (MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acbfbaa0e925b1f975b016053d752e899">readsLDSSrcReg</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a5c764241e49b1b62cbe5153f384ef196">removeBranch</a> (MachineBasicBlock &amp;MBB, int &#42;BytesRemoved=nullptr) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa21fe05557eb564cf547a20ccf43d9f5">reserveIndirectRegisters</a> (BitVector &amp;Reserved, const MachineFunction &amp;MF, const R600RegisterInfo &amp;TRI) const</>}>
Reserve the registers that may be accessed using indirect addressing. <a href="#aa21fe05557eb564cf547a20ccf43d9f5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a03c6876ed7ada0d971240509db503dc0">reverseBranchCondition</a> (SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a> (MachineInstr &amp;MI, unsigned Op, int64&#95;t Imm) const</>}>
Helper function for setting instruction flag values. <a href="#af66f57da18755676bae1d0f1d47b7da1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0aa3d48f55eef628d97bb21156177f19">usesAddressRegister</a> (MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a228e67ed635dc4282489be7f3fc1c2e8">usesTextureCache</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0220f9eee026db654316584948dede8d">usesVertexCache</a> (unsigned Opcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abbae172c51615eb52ec12f0af642de64">usesVertexCache</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a></>}
  name={<><a href="#ad201e564c0b6a00567e10fbd6ee71819">buildIndirectRead</a> (MachineBasicBlock &#42;MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a></>}
  name={<><a href="#ac7a691ed79de08465e31257c88b07fc5">buildIndirectWrite</a> (MachineBasicBlock &#42;MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::vector&lt; std::pair&lt; int, unsigned &gt; &gt;</>}
  name={<><a href="#a4bec87347c06d9f3e8a551a16b96233a">ExtractSrcs</a> (MachineInstr &amp;MI, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, unsigned &amp;ConstCount) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/r600registerinfo">R600RegisterInfo</a></>}
  name={<><a href="#abb7eb637e9a290de47b0f949b8d60c6d">RI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/r600subtarget">R600Subtarget</a> &amp;</>}
  name={<><a href="#a39ac4b41100b2422362eebfecb0e3917">ST</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 38 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.

<SectionDefinition>

## Enumerations

### enum  {#a684a33b88b11aeed1300272bb4cf9f73}

<MemberDefinition
  prototype="enum llvm::R600InstrInfo::BankSwizzle ">

<EnumerationList title="Enumeration values">

<Link id="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e" />
<EnumerationListItem name="ALU_VEC_012_SCL_210">
 (= 0)
</EnumerationListItem>

<Link id="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c" />
<EnumerationListItem name="ALU_VEC_021_SCL_122">

</EnumerationListItem>

<Link id="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335" />
<EnumerationListItem name="ALU_VEC_120_SCL_212">

</EnumerationListItem>

<Link id="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35" />
<EnumerationListItem name="ALU_VEC_102_SCL_221">

</EnumerationListItem>

<Link id="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703" />
<EnumerationListItem name="ALU_VEC_201">

</EnumerationListItem>

<Link id="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669" />
<EnumerationListItem name="ALU_VEC_210">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00059">59</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### R600InstrInfo() {#a1f6b4a34f38efcec5ce770e58c69220f}

<MemberDefinition
  prototype={<>R600InstrInfo::R600InstrInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/r600subtarget">R600Subtarget</a> &amp; ST)</>}
  labels = {["explicit"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00068">68</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00031">31</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addFlag() {#a54891e94b588b8ba0ba2586547e17e31}

<MemberDefinition
  prototype={<>void R600InstrInfo::addFlag (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Operand, unsigned Flag) const</>}>
Add one of the MO&#95;FLAG&#42; flags to the specified <code>Operand</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00301">301</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01428">1428</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### analyzeBranch() {#a086f43049b2d52208b7727be22f5e604}

<MemberDefinition
  prototype={<>bool R600InstrInfo::analyzeBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;&amp; TBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;&amp; FBB, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond, bool AllowModify) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00167">167</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00638">638</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildDefaultInstruction() {#a030150151483c64bff02ae4f89a50c96}

<MemberDefinition
  prototype={<>MachineInstrBuilder R600InstrInfo::buildDefaultInstruction (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const</>}>
buildDefaultInstruction - This function returns a <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> with all the instruction modifiers initialized to their default values.

You can use this function to avoid manually specifying each instruction modifier operand when building a new instruction.


<SectionUser title="Returns">
a <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> with all the instruction modifiers initialized to their default values.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00266">266</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01200">1200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildIndirectRead() {#ab0a25e05dcbec8a3858a648945334b51}

<MemberDefinition
  prototype={<>MachineInstrBuilder R600InstrInfo::buildIndirectRead (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const</>}>
Build instruction(s) for an indirect register read.

<SectionUser title="Returns">
The instruction that performs the indirect register read
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00252">252</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01108">1108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildIndirectWrite() {#a63d622b0faab0d2ae06922e2e5747b2f}

<MemberDefinition
  prototype={<>MachineInstrBuilder R600InstrInfo::buildIndirectWrite (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const</>}>
Build instruction(s) for an indirect register write.

<SectionUser title="Returns">
The instruction that performs the indirect register write
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00244">244</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01076">1076</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildMovImm() {#a3b92da744ddde099abc9476ceca6a26a}

<MemberDefinition
  prototype={<>MachineInstr &#42; R600InstrInfo::buildMovImm (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; BB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned DstReg, uint64&#95;t Imm) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00278">278</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01327">1327</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildMovInstr() {#afa59b61d712578092c3cb3cc7f960498}

<MemberDefinition
  prototype={<>MachineInstr &#42; R600InstrInfo::buildMovInstr (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned DstReg, unsigned SrcReg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00283">283</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01337">1337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildSlotOfVectorInstruction() {#aca2b6568c134ce283d74d23db8d6b665}

<MemberDefinition
  prototype={<>MachineInstr &#42; R600InstrInfo::buildSlotOfVectorInstruction (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, unsigned Slot, unsigned DstReg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00273">273</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01279">1279</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### calculateIndirectAddress() {#a0bd21a3c7db6ec5b26c776c6b5fe4b13}

<MemberDefinition
  prototype="unsigned R600InstrInfo::calculateIndirectAddress (unsigned RegIndex, unsigned Channel) const">
Calculate the &quot;Indirect Address&quot; for the given <code>RegIndex</code> and <code>Channel</code>.

We model indirect addressing using a virtual address space that can be accessed with loads and stores. The &quot;Indirect Address&quot; is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00226">226</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00980">980</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### canBeConsideredALU() {#a507703ee09a583ff911a8d09cd409b68}

<MemberDefinition
  prototype={<>bool R600InstrInfo::canBeConsideredALU (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

<SectionUser title="Returns">
true if this <code>Opcode</code> represents an ALU instruction or an instruction that will be lowered in ExpandSpecialInstrs <a href="/docs/api/classes/llvm/pass">Pass</a>.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00092">92</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00134">134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### clearFlag() {#afb8b734da10672ff4ffc3ec7bf04ec1d}

<MemberDefinition
  prototype={<>void R600InstrInfo::clearFlag (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Operand, unsigned Flag) const</>}>
Clear the specified flag on the instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00314">314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01449">1449</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### ClobbersPredicate() {#ad70329ea652d85d2cdc7095f7ad9c453}

<MemberDefinition
  prototype={<>bool R600InstrInfo::ClobbersPredicate (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, std::vector&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Pred, bool SkipDead) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00928">928</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### copyPhysReg() {#ae780082016f8641ba5a18009b135d01e}

<MemberDefinition
  prototype={<>void R600InstrInfo::copyPhysReg (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> DestReg, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> SrcReg, bool KillSrc, bool RenamableDest=false, bool RenamableSrc=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00038">38</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### CreateTargetScheduleState() {#a74e6aef88dec63b3e87ab2a3fc6f9c78}

<MemberDefinition
  prototype={<>DFAPacketizer &#42; R600InstrInfo::CreateTargetScheduleState (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &amp; STI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00162">162</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00600">600</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### definesAddressRegister() {#a3f981149d5958196da00178c5640d576}

<MemberDefinition
  prototype={<>bool R600InstrInfo::definesAddressRegister (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00107">107</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00209">209</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### expandPostRAPseudo() {#ab4c95ecc60411327fd2f6c5d0664224c}

<MemberDefinition
  prototype={<>bool R600InstrInfo::expandPostRAPseudo (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00212">212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00986">986</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### FindSwizzleForVectorSlot() {#accae71a18e9054f96a7919785976ee15}

<MemberDefinition
  prototype={<>bool R600InstrInfo::FindSwizzleForVectorSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp; IGSrcs, std::vector&lt; <a href="#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp; SwzCandidate, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp; TransSrcs, <a href="#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) const</>}>
Enumerate all possible Swizzle sequence to find one that can meet all read port requirements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00465">465</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### fitsConstReadLimitations() {#a537788ca2a4d7bbdbfad2ac8e5dfabca}

<MemberDefinition
  prototype={<>bool R600InstrInfo::fitsConstReadLimitations (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; MIs) const</>}>
An instruction group can only access 2 channel pair (either &#91;XY&#93; or &#91;ZW&#93;) from KCache bank on R700+.

This function check if MI set in input meet this limitations

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00151">151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00573">573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### fitsConstReadLimitations() {#ad2602638ef43bcf2b073625f2bd0d9c8}

<MemberDefinition
  prototype={<>bool R600InstrInfo::fitsConstReadLimitations (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; unsigned &gt; &amp; Consts) const</>}>
Same but using const index set instead of MI set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00153">153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00548">548</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### fitsReadPortLimitations() {#ad4bc494da88251a58ca644dec0d15a2e}

<MemberDefinition
  prototype={<>bool R600InstrInfo::fitsReadPortLimitations (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; MIs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; unsigned, unsigned &gt; &amp; PV, std::vector&lt; <a href="#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp; BS, bool isLastAluTrans) const</>}>
Given the order VEC&#95;012 &lt; VEC&#95;021 &lt; VEC&#95;120 &lt; VEC&#95;102 &lt; VEC&#95;201 &lt; VEC&#95;210 returns true and the first (in lexical order) <a href="#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> affectation starting from the one already provided in the <a href="/docs/api/classes/llvm/instruction">Instruction</a> Group MIs that fits Read Port limitations in BS if available.

Otherwise returns false and undefined content in BS. isLastAluTrans should be set if the last Alu of MIs will be executed on Trans ALU. In this case, ValidTSwizzle returns the <a href="#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> value to apply to the last instruction. PV holds GPR to PV registers in the <a href="/docs/api/classes/llvm/instruction">Instruction</a> Group MIs.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00143">143</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00502">502</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getFlagOp() {#abe6350749fb33b3fb889a5cb8b5d4ba4}

<MemberDefinition
  prototype={<>MachineOperand &amp; R600InstrInfo::getFlagOp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned SrcIdx=0, unsigned Flag=0) const</>}>

<ParametersList title="Parameters">
<ParametersListItem name="SrcIdx">The register source to set the flag on (e.g src0, src1, src2)</ParametersListItem>
<ParametersListItem name="Flag">The flag being set.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
the operand containing the flags for this instruction.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00310">310</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01363">1363</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getIndirectAddrRegClass() {#a3a65fc2e57549e3d7a37ad516d6523f0}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; R600InstrInfo::getIndirectAddrRegClass () const</>}>

<SectionUser title="Returns">
The register class to be used for loading and storing values from an &quot;Indirect Address&quot; .
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00231">231</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01072">1072</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getIndirectIndexBegin() {#a2666dab43798128db9f7c436090e2d64}

<MemberDefinition
  prototype={<>int R600InstrInfo::getIndirectIndexBegin (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

<SectionUser title="Returns">
the smallest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00235">235</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01142">1142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getIndirectIndexEnd() {#a6963ee4846a440960af3393b33d4e8b0}

<MemberDefinition
  prototype={<>int R600InstrInfo::getIndirectIndexEnd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

<SectionUser title="Returns">
the largest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00239">239</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01174">1174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getInstrLatency() {#a3317ad36612bd0a93dad2af012182dc7}

<MemberDefinition
  prototype={<>unsigned int R600InstrInfo::getInstrLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; ItinData, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned &#42; PredCost=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00208">208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00972">972</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getMaxAlusPerClause() {#a426079288663f8c9a5cad471d1f08f7c}

<MemberDefinition
  prototype="unsigned R600InstrInfo::getMaxAlusPerClause () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00257">257</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01196">1196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getOperandIdx() {#addaf6e56f2c83eb6d2300026c5430c6d}

<MemberDefinition
  prototype={<>int R600InstrInfo::getOperandIdx (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Op) const</>}>
Get the index of <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> in the <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>.

<SectionUser title="Returns">
-1 if the <a href="/docs/api/classes/llvm/instruction">Instruction</a> does not contain the specified <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code>.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00290">290</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01343">1343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getOperandIdx() {#acb5d76d41819d66002d2e29ffdd5aabe}

<MemberDefinition
  prototype="int R600InstrInfo::getOperandIdx (unsigned Opcode, unsigned Op) const">
Get the index of <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> for the given Opcode.

<SectionUser title="Returns">
-1 if the <a href="/docs/api/classes/llvm/instruction">Instruction</a> does not contain the specified <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code>.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00295">295</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01347">1347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getPredicationCost() {#ac39a8558f3e2c9d7806eab38a2bc3fa6}

<MemberDefinition
  prototype={<>unsigned int R600InstrInfo::getPredicationCost (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00206">206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00968">968</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getRegisterInfo() {#a161e7f13bb4970a80ac16e93a7ebee73}

<MemberDefinition
  prototype={<>const R600RegisterInfo &amp; llvm::R600InstrInfo::getRegisterInfo () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

### getSelIdx() {#ab858beae728e107227a9e07759588087}

<MemberDefinition
  prototype="int R600InstrInfo::getSelIdx (unsigned Opcode, unsigned SrcIdx) const">

<SectionUser title="Returns">
The operand Index for the Sel operand given an index to one of the instruction&#39;s src operands.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00112">112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00224">224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### getSrcs() {#ae6f1cb7931164d888acd081fa41e6246}

<MemberDefinition
  prototype={<>SmallVector&lt; std::pair&lt; MachineOperand &#42;, int64&#95;t &gt;, 3 &gt; R600InstrInfo::getSrcs (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

<SectionUser title="Returns">
a pair for each src of an ALU instructions. The first member of a pair is the register id. If register is ALU&#95;CONST, second member is SEL. If register is ALU&#95;LITERAL, second member is IMM. Otherwise, second member value is undefined.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00248">248</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### hasInstrModifiers() {#a1215beb8e209f4246f9809770be405d9}

<MemberDefinition
  prototype="bool R600InstrInfo::hasInstrModifiers (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00086">86</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00114">114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### insertBranch() {#a648e69f41d62376b996b0b5209022fbd}

<MemberDefinition
  prototype={<>unsigned R600InstrInfo::insertBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; TBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; FBB, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Cond, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, int &#42; BytesAdded=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00172">172</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00721">721</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isALUInstr() {#ad80e1e5645d57c506cb63732f576ce81}

<MemberDefinition
  prototype="bool R600InstrInfo::isALUInstr (unsigned Opcode) const">

<SectionUser title="Returns">
true if this <code>Opcode</code> represents an ALU instruction.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00085">85</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isCubeOp() {#a891797e1ad8f29e9ed5d3443f10dc82e}

<MemberDefinition
  prototype="bool R600InstrInfo::isCubeOp (unsigned opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00082">82</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00097">97</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isExport() {#add24e1463a36a613e008ed84227b4785}

<MemberDefinition
  prototype="bool R600InstrInfo::isExport (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00098">98</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00170">170</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isFlagSet() {#a55db1c9534c0011ebc83c1c5776bed98}

<MemberDefinition
  prototype={<>bool llvm::R600InstrInfo::isFlagSet (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Operand, unsigned Flag) const</>}>
Determine if the specified <code>Flag</code> is set on this <code>Operand</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00304">304</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

### isLDSInstr() {#a89de148c8666da38bdf2b414f9e254ec}

<MemberDefinition
  prototype="bool R600InstrInfo::isLDSInstr (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00087">87</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00122">122</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isLDSRetInstr() {#ab64e90b1e671bf82b2dbcc831d63ddbf}

<MemberDefinition
  prototype="bool R600InstrInfo::isLDSRetInstr (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00088">88</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00130">130</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isLegalToSplitMBBAt() {#a50503e8c79cfae86f42c25b30c4dee2d}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isLegalToSplitMBBAt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MBBI) const</>}>

<SectionUser title="Returns">
true if <code>MBBI</code> can be moved into a new basic.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00078">78</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isLegalUpTo() {#a2fce8516b6f35622360433c3bae2b70c}

<MemberDefinition
  prototype={<>unsigned R600InstrInfo::isLegalUpTo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp; IGSrcs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a href="#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp; Swz, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp; TransSrcs, <a href="#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) const</>}>
returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a href="/docs/api/classes/llvm/instruction">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00122">122</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00396">396</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isMov() {#a1fddf85baa47d23103126f2a45ea3a4e}

<MemberDefinition
  prototype="bool R600InstrInfo::isMov (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00159">159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00082">82</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isPredicable() {#ab334b6a433595c3b14311e50ed433119}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isPredicable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00182">182</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00840">840</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isPredicated() {#ab39a8eb989f01d8ed539a6fe6a210ba6}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isPredicated (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00180">180</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00825">825</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isProfitableToDupForIfCvt() {#a2700054a144dc843858ac4954f53e2b4}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isProfitableToDupForIfCvt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, unsigned NumCycles, <a href="/docs/api/classes/llvm/branchprobability">BranchProbability</a> Probability) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00184">184</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00881">881</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isProfitableToIfCvt() {#aa83513847e40eb20946e50e05d50fc3b}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isProfitableToIfCvt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, unsigned NumCycles, unsigned ExtraPredCycles, <a href="/docs/api/classes/llvm/branchprobability">BranchProbability</a> Probability) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00187">187</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00862">862</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isProfitableToIfCvt() {#a49fa0640f041ac13c4f7d6eacf03278b}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isProfitableToIfCvt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; TMBB, unsigned NumTCycles, unsigned ExtraTCycles, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; FMBB, unsigned NumFCycles, unsigned ExtraFCycles, <a href="/docs/api/classes/llvm/branchprobability">BranchProbability</a> Probability) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00191">191</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00870">870</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isProfitableToUnpredicate() {#a508277c4ff138f71ec87b10f00063586}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isProfitableToUnpredicate (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; TMBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; FMBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00889">889</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isReductionOp() {#a7f44398d0ba1f70349d99b68940febde}

<MemberDefinition
  prototype="bool R600InstrInfo::isReductionOp (unsigned opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00081">81</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00093">93</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isRegisterLoad() {#a203427996c21180b34137c06cad60897}

<MemberDefinition
  prototype={<>bool llvm::R600InstrInfo::isRegisterLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00321">321</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

### isRegisterStore() {#a8666942835ab1d1420a6cf1d83ff5262}

<MemberDefinition
  prototype={<>bool llvm::R600InstrInfo::isRegisterStore (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00317">317</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

### isTransOnly() {#a6b3de1aca767b960a302308f3c463317}

<MemberDefinition
  prototype="bool R600InstrInfo::isTransOnly (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00094">94</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00152">152</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isTransOnly() {#ae4040056c150bccdd7d14849ffa9486d}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isTransOnly (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00095">95</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00158">158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isVector() {#a5bad3393698345347bc9ef02419fd8cd}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isVector (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>
Vector instructions are instructions that must fill all instruction slots within an instruction group.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00157">157</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00034">34</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isVectorOnly() {#adbb5663da5534317c035227ab390bf36}

<MemberDefinition
  prototype="bool R600InstrInfo::isVectorOnly (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00096">96</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00162">162</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### isVectorOnly() {#a0aa7e2ed9eabcb9cc26a590209d53d9d}

<MemberDefinition
  prototype={<>bool R600InstrInfo::isVectorOnly (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00097">97</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00166">166</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### mustBeLastInClause() {#a6051ea915d00d989d449bb69ab996d4b}

<MemberDefinition
  prototype="bool R600InstrInfo::mustBeLastInClause (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00105">105</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00195">195</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### PredicateInstruction() {#a4501178e61d2f154d7b9bc4fc519fe68}

<MemberDefinition
  prototype={<>bool R600InstrInfo::PredicateInstruction (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Pred) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00203">203</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00934">934</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### readsLDSSrcReg() {#acbfbaa0e925b1f975b016053d752e899}

<MemberDefinition
  prototype={<>bool R600InstrInfo::readsLDSSrcReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00213">213</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### removeBranch() {#a5c764241e49b1b62cbe5153f384ef196}

<MemberDefinition
  prototype={<>unsigned R600InstrInfo::removeBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, int &#42; BytesRemoved=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00177">177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00766">766</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### reserveIndirectRegisters() {#aa21fe05557eb564cf547a20ccf43d9f5}

<MemberDefinition
  prototype={<>void R600InstrInfo::reserveIndirectRegisters (<a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp; Reserved, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/r600registerinfo">R600RegisterInfo</a> &amp; TRI) const</>}>
Reserve the registers that may be accessed using indirect addressing.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00215">215</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01052">1052</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### reverseBranchCondition() {#a03c6876ed7ada0d971240509db503dc0}

<MemberDefinition
  prototype={<>bool R600InstrInfo::reverseBranchCondition (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00164">164</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00895">895</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### setImmOperand() {#af66f57da18755676bae1d0f1d47b7da1}

<MemberDefinition
  prototype={<>void R600InstrInfo::setImmOperand (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Op, int64&#95;t Imm) const</>}>
Helper function for setting instruction flag values.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00298">298</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01351">1351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### usesAddressRegister() {#a0aa3d48f55eef628d97bb21156177f19}

<MemberDefinition
  prototype={<>bool R600InstrInfo::usesAddressRegister (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00106">106</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00205">205</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### usesTextureCache() {#a2a26ade8a5837be3ac8373a6edc81350}

<MemberDefinition
  prototype="bool R600InstrInfo::usesTextureCache (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00184">184</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### usesTextureCache() {#a228e67ed635dc4282489be7f3fc1c2e8}

<MemberDefinition
  prototype={<>bool R600InstrInfo::usesTextureCache (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00188">188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### usesVertexCache() {#a0220f9eee026db654316584948dede8d}

<MemberDefinition
  prototype="bool R600InstrInfo::usesVertexCache (unsigned Opcode) const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00100">100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00174">174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### usesVertexCache() {#abbae172c51615eb52ec12f0af642de64}

<MemberDefinition
  prototype={<>bool R600InstrInfo::usesVertexCache (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00101">101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00178">178</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### buildIndirectRead() {#ad201e564c0b6a00567e10fbd6ee71819}

<MemberDefinition
  prototype={<>MachineInstrBuilder R600InstrInfo::buildIndirectRead (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00047">47</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01115">1115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### buildIndirectWrite() {#ac7a691ed79de08465e31257c88b07fc5}

<MemberDefinition
  prototype={<>MachineInstrBuilder R600InstrInfo::buildIndirectWrite (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00053">53</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l01083">1083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

### ExtractSrcs() {#a4bec87347c06d9f3e8a551a16b96233a}

<MemberDefinition
  prototype={<>std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; R600InstrInfo::ExtractSrcs (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; unsigned, unsigned &gt; &amp; PV, unsigned &amp; ConstCount) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00044">44</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#l00308">308</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### RI {#abb7eb637e9a290de47b0f949b8d60c6d}

<MemberDefinition
  prototype="const R600RegisterInfo llvm::R600InstrInfo::RI">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

### ST {#a39ac4b41100b2422362eebfecb0e3917}

<MemberDefinition
  prototype={<>const R600Subtarget&amp; llvm::R600InstrInfo::ST</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h/#l00041">41</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp">R600InstrInfo.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-h">R600InstrInfo.h</a></li>
</ul>

</DoxygenPage>
