( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TCA_DSL_Chopping_TB"
  repList "spectre spice pspice verilog verilogams behavioral functional systemVerilog schematic veriloga vhdl vhdlams wreal"
  stopList "spectre"
  globalList "gnd!"
  hierDelim "."
  globalHierPrefix "cds_globals."
  prefixHierarchyWithCV "YES"
  netlistDir "/home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/TCA_DSL_Chopping_TB/adexl/results/data/Interactive.40/2/MultiChannel_EMG_TestBench:TCA_DSL_Chopping_TB:1/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
  slashCheck   "t"
 )
( net
( "gnd!" "cds_globals.\\gnd! " )
 )
( model
( "MultiChannel_EMG_TestBench/TCA_DSL_Chopping_TB/schematic" "TCA_DSL_Chopping_TB" )
( "MultiChannel_EMG_IMP/Switch_NMOS/schematic" "Switch_NMOS" )
( "MultiChannel_EMG_IMP/PseudoResistor_45GOhm/schematic" "PseudoResistor_45GOhm" )
( "MultiChannel_EMG_IMP/Chopper/schematic" "Chopper" )
 )
( "Freq_input" "cds_globals.Freq_input" )
( "Fchop" "cds_globals.Fchop" )
( "Vos" "cds_globals.Vos" )
( "CM_DC" "cds_globals.CM_DC" )
( "Amp_input" "cds_globals.Amp_input" )
( "Chopper" "ihnl/cds1/map" )
( "Switch_NMOS" "ihnl/cds0/map" )
( "TCA_DSL_Chopping_TB" "ihnl/cds3/map" )
( "PseudoResistor_45GOhm" "ihnl/cds2/map" )
 )
