
USB_Changer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000066f4  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .eh_frame     00000000  100076f4  100076f4  000076f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .VENEER_Code  00000110  2000000c  100076f4  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 Stack         00000404  2000011c  00000000  0000011c  2**0
                  ALLOC
  4 .data         0000011c  20000520  10007804  00008520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000194  2000063c  00000520  0000863c  2**2
                  ALLOC
  6 .no_init      00000004  20003ffc  00003ee0  0000011c  2**2
                  ALLOC
  7 .debug_aranges 00000848  00000000  00000000  00008640  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000104f6  00000000  00000000  00008e88  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002633  00000000  00000000  0001937e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000046f5  00000000  00000000  0001b9b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000020ec  00000000  00000000  000200a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00005bc1  00000000  00000000  00022194  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002818  00000000  00000000  00027d55  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000690  00000000  00000000  0002a570  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00000a2d  00000000  00000000  0002ac00  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	20 05 00 20 19 10 00 10 00 00 00 00 99 10 00 10      .. ............
10001010:	00 04 01 00 00 00 00 80                             ........

10001018 <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001018:	4911      	ldr	r1, [pc, #68]	; (10001060 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101a:	4a12      	ldr	r2, [pc, #72]	; (10001064 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
1000101c:	4b12      	ldr	r3, [pc, #72]	; (10001068 <__copy_data+0x16>)
	bl  __copy_data
1000101e:	f000 f818 	bl	10001052 <__copy_data>

    ldr  r0, =SystemInit
10001022:	4812      	ldr	r0, [pc, #72]	; (1000106c <__copy_data+0x1a>)
    blx  r0
10001024:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001026:	4912      	ldr	r1, [pc, #72]	; (10001070 <__copy_data+0x1e>)
	ldr	r2, =__data_start
10001028:	4a12      	ldr	r2, [pc, #72]	; (10001074 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102a:	4b13      	ldr	r3, [pc, #76]	; (10001078 <__copy_data+0x26>)
	bl  __copy_data
1000102c:	f000 f811 	bl	10001052 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001030:	4912      	ldr	r1, [pc, #72]	; (1000107c <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001032:	4a13      	ldr	r2, [pc, #76]	; (10001080 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001034:	4b13      	ldr	r3, [pc, #76]	; (10001084 <__copy_data+0x32>)
	bl  __copy_data
10001036:	f000 f80c 	bl	10001052 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103a:	4913      	ldr	r1, [pc, #76]	; (10001088 <__copy_data+0x36>)
	ldr	r2, =__bss_end
1000103c:	4a13      	ldr	r2, [pc, #76]	; (1000108c <__copy_data+0x3a>)

	movs	r0, 0
1000103e:	2000      	movs	r0, #0

	subs	r2, r1
10001040:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001042:	dd02      	ble.n	1000104a <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001044:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
10001046:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
10001048:	dcfc      	bgt.n	10001044 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104a:	4811      	ldr	r0, [pc, #68]	; (10001090 <__copy_data+0x3e>)
    blx  r0
1000104c:	4780      	blx	r0
#endif

    ldr  r0, =main
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x42>)
    blx  r0
10001050:	4780      	blx	r0

10001052 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001052:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001054:	dd03      	ble.n	1000105e <__copy_data+0xc>

.L_loop:
	subs	r3, #4
10001056:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
10001058:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105a:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
1000105c:	dcfb      	bgt.n	10001056 <__copy_data+0x4>

.L_loop_done:
	bx  lr
1000105e:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001060:	100076f4 	.word	0x100076f4
	ldr	r2, =VeneerStart
10001064:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
10001068:	2000011c 	.word	0x2000011c
	bl  __copy_data

    ldr  r0, =SystemInit
1000106c:	1000109d 	.word	0x1000109d
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001070:	10007804 	.word	0x10007804
	ldr	r2, =__data_start
10001074:	20000520 	.word	0x20000520
	ldr	r3, =__data_end
10001078:	2000063c 	.word	0x2000063c
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
1000107c:	10007920 	.word	0x10007920
	ldr	r2, =__ram_code_start
10001080:	2000063c 	.word	0x2000063c
	ldr	r3, =__ram_code_end
10001084:	2000063c 	.word	0x2000063c
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
10001088:	2000063c 	.word	0x2000063c
	ldr	r2, =__bss_end
1000108c:	200007d0 	.word	0x200007d0
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001090:	10003bd1 	.word	0x10003bd1
    blx  r0
#endif

    ldr  r0, =main
10001094:	100031d9 	.word	0x100031d9

10001098 <CCU40_0_IRQHandler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_handler:
    b  .
10001098:	e7fe      	b.n	10001098 <CCU40_0_IRQHandler>
	...

1000109c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{    
1000109c:	b580      	push	{r7, lr}
1000109e:	af00      	add	r7, sp, #0
  SystemCoreSetup();
100010a0:	f001 fcc4 	bl	10002a2c <SystemCoreSetup>
  SystemCoreClockSetup();
100010a4:	f001 fd08 	bl	10002ab8 <SystemCoreClockSetup>
}
100010a8:	46bd      	mov	sp, r7
100010aa:	bd80      	pop	{r7, pc}

100010ac <SystemCoreClockUpdate>:
  
  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
100010ac:	b580      	push	{r7, lr}
100010ae:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
100010b0:	4b12      	ldr	r3, [pc, #72]	; (100010fc <SystemCoreClockUpdate+0x50>)
100010b2:	681a      	ldr	r2, [r3, #0]
100010b4:	23ff      	movs	r3, #255	; 0xff
100010b6:	021b      	lsls	r3, r3, #8
100010b8:	4013      	ands	r3, r2
100010ba:	0a1a      	lsrs	r2, r3, #8
100010bc:	4b10      	ldr	r3, [pc, #64]	; (10001100 <SystemCoreClockUpdate+0x54>)
100010be:	601a      	str	r2, [r3, #0]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
100010c0:	4b0e      	ldr	r3, [pc, #56]	; (100010fc <SystemCoreClockUpdate+0x50>)
100010c2:	681b      	ldr	r3, [r3, #0]
100010c4:	22ff      	movs	r2, #255	; 0xff
100010c6:	401a      	ands	r2, r3
100010c8:	4b0e      	ldr	r3, [pc, #56]	; (10001104 <SystemCoreClockUpdate+0x58>)
100010ca:	601a      	str	r2, [r3, #0]
  
  if (IDIV != 0)
100010cc:	4b0c      	ldr	r3, [pc, #48]	; (10001100 <SystemCoreClockUpdate+0x54>)
100010ce:	681b      	ldr	r3, [r3, #0]
100010d0:	2b00      	cmp	r3, #0
100010d2:	d00e      	beq.n	100010f2 <SystemCoreClockUpdate+0x46>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((DCO1_FREQUENCY << 6U) / ((IDIV << 8) + FDIV)) << 1U;
100010d4:	4b0a      	ldr	r3, [pc, #40]	; (10001100 <SystemCoreClockUpdate+0x54>)
100010d6:	681b      	ldr	r3, [r3, #0]
100010d8:	021a      	lsls	r2, r3, #8
100010da:	4b0a      	ldr	r3, [pc, #40]	; (10001104 <SystemCoreClockUpdate+0x58>)
100010dc:	681b      	ldr	r3, [r3, #0]
100010de:	18d3      	adds	r3, r2, r3
100010e0:	4809      	ldr	r0, [pc, #36]	; (10001108 <SystemCoreClockUpdate+0x5c>)
100010e2:	1c19      	adds	r1, r3, #0
100010e4:	f002 fbce 	bl	10003884 <__aeabi_uidiv>
100010e8:	1c03      	adds	r3, r0, #0
100010ea:	005a      	lsls	r2, r3, #1
100010ec:	4b07      	ldr	r3, [pc, #28]	; (1000110c <SystemCoreClockUpdate+0x60>)
100010ee:	601a      	str	r2, [r3, #0]
100010f0:	e002      	b.n	100010f8 <SystemCoreClockUpdate+0x4c>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = DCO1_FREQUENCY >> 1U;
100010f2:	4b06      	ldr	r3, [pc, #24]	; (1000110c <SystemCoreClockUpdate+0x60>)
100010f4:	4a06      	ldr	r2, [pc, #24]	; (10001110 <SystemCoreClockUpdate+0x64>)
100010f6:	601a      	str	r2, [r3, #0]
  }
}
100010f8:	46bd      	mov	sp, r7
100010fa:	bd80      	pop	{r7, pc}
100010fc:	40010300 	.word	0x40010300
10001100:	2000063c 	.word	0x2000063c
10001104:	20000640 	.word	0x20000640
10001108:	f4240000 	.word	0xf4240000
1000110c:	20003ffc 	.word	0x20003ffc
10001110:	01e84800 	.word	0x01e84800

10001114 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10001114:	b590      	push	{r4, r7, lr}
10001116:	b085      	sub	sp, #20
10001118:	af00      	add	r7, sp, #0
1000111a:	60f8      	str	r0, [r7, #12]
1000111c:	607a      	str	r2, [r7, #4]
1000111e:	230b      	movs	r3, #11
10001120:	18fb      	adds	r3, r7, r3
10001122:	1c0a      	adds	r2, r1, #0
10001124:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
10001126:	230b      	movs	r3, #11
10001128:	18fb      	adds	r3, r7, r3
1000112a:	781b      	ldrb	r3, [r3, #0]
1000112c:	089b      	lsrs	r3, r3, #2
1000112e:	b2db      	uxtb	r3, r3
10001130:	1c18      	adds	r0, r3, #0
10001132:	230b      	movs	r3, #11
10001134:	18fb      	adds	r3, r7, r3
10001136:	781b      	ldrb	r3, [r3, #0]
10001138:	089b      	lsrs	r3, r3, #2
1000113a:	b2db      	uxtb	r3, r3
1000113c:	1c1a      	adds	r2, r3, #0
1000113e:	68fb      	ldr	r3, [r7, #12]
10001140:	3204      	adds	r2, #4
10001142:	0092      	lsls	r2, r2, #2
10001144:	58d3      	ldr	r3, [r2, r3]
10001146:	220b      	movs	r2, #11
10001148:	18ba      	adds	r2, r7, r2
1000114a:	7812      	ldrb	r2, [r2, #0]
1000114c:	2103      	movs	r1, #3
1000114e:	400a      	ands	r2, r1
10001150:	00d2      	lsls	r2, r2, #3
10001152:	1c11      	adds	r1, r2, #0
10001154:	22f8      	movs	r2, #248	; 0xf8
10001156:	408a      	lsls	r2, r1
10001158:	43d2      	mvns	r2, r2
1000115a:	401a      	ands	r2, r3
1000115c:	1c11      	adds	r1, r2, #0
1000115e:	68fb      	ldr	r3, [r7, #12]
10001160:	1d02      	adds	r2, r0, #4
10001162:	0092      	lsls	r2, r2, #2
10001164:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10001166:	68fb      	ldr	r3, [r7, #12]
10001168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
1000116a:	220b      	movs	r2, #11
1000116c:	18ba      	adds	r2, r7, r2
1000116e:	7812      	ldrb	r2, [r2, #0]
10001170:	0052      	lsls	r2, r2, #1
10001172:	1c11      	adds	r1, r2, #0
10001174:	2203      	movs	r2, #3
10001176:	408a      	lsls	r2, r1
10001178:	43d2      	mvns	r2, r2
1000117a:	401a      	ands	r2, r3
1000117c:	68fb      	ldr	r3, [r7, #12]
1000117e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
10001180:	230b      	movs	r3, #11
10001182:	18fb      	adds	r3, r7, r3
10001184:	781b      	ldrb	r3, [r3, #0]
10001186:	08db      	lsrs	r3, r3, #3
10001188:	b2db      	uxtb	r3, r3
1000118a:	1c18      	adds	r0, r3, #0
1000118c:	230b      	movs	r3, #11
1000118e:	18fb      	adds	r3, r7, r3
10001190:	781b      	ldrb	r3, [r3, #0]
10001192:	08db      	lsrs	r3, r3, #3
10001194:	b2db      	uxtb	r3, r3
10001196:	1c1a      	adds	r2, r3, #0
10001198:	68fb      	ldr	r3, [r7, #12]
1000119a:	3210      	adds	r2, #16
1000119c:	0092      	lsls	r2, r2, #2
1000119e:	58d3      	ldr	r3, [r2, r3]
100011a0:	220b      	movs	r2, #11
100011a2:	18ba      	adds	r2, r7, r2
100011a4:	7812      	ldrb	r2, [r2, #0]
100011a6:	2107      	movs	r1, #7
100011a8:	400a      	ands	r2, r1
100011aa:	0092      	lsls	r2, r2, #2
100011ac:	1c11      	adds	r1, r2, #0
100011ae:	2204      	movs	r2, #4
100011b0:	408a      	lsls	r2, r1
100011b2:	43d2      	mvns	r2, r2
100011b4:	401a      	ands	r2, r3
100011b6:	1c11      	adds	r1, r2, #0
100011b8:	68fb      	ldr	r3, [r7, #12]
100011ba:	1c02      	adds	r2, r0, #0
100011bc:	3210      	adds	r2, #16
100011be:	0092      	lsls	r2, r2, #2
100011c0:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
100011c2:	230b      	movs	r3, #11
100011c4:	18fb      	adds	r3, r7, r3
100011c6:	781b      	ldrb	r3, [r3, #0]
100011c8:	08db      	lsrs	r3, r3, #3
100011ca:	b2db      	uxtb	r3, r3
100011cc:	1c18      	adds	r0, r3, #0
100011ce:	230b      	movs	r3, #11
100011d0:	18fb      	adds	r3, r7, r3
100011d2:	781b      	ldrb	r3, [r3, #0]
100011d4:	08db      	lsrs	r3, r3, #3
100011d6:	b2db      	uxtb	r3, r3
100011d8:	1c1a      	adds	r2, r3, #0
100011da:	68fb      	ldr	r3, [r7, #12]
100011dc:	3210      	adds	r2, #16
100011de:	0092      	lsls	r2, r2, #2
100011e0:	58d2      	ldr	r2, [r2, r3]
100011e2:	687b      	ldr	r3, [r7, #4]
100011e4:	785b      	ldrb	r3, [r3, #1]
100011e6:	1c1c      	adds	r4, r3, #0
100011e8:	230b      	movs	r3, #11
100011ea:	18fb      	adds	r3, r7, r3
100011ec:	781b      	ldrb	r3, [r3, #0]
100011ee:	2107      	movs	r1, #7
100011f0:	400b      	ands	r3, r1
100011f2:	009b      	lsls	r3, r3, #2
100011f4:	409c      	lsls	r4, r3
100011f6:	1c23      	adds	r3, r4, #0
100011f8:	431a      	orrs	r2, r3
100011fa:	1c11      	adds	r1, r2, #0
100011fc:	68fb      	ldr	r3, [r7, #12]
100011fe:	1c02      	adds	r2, r0, #0
10001200:	3210      	adds	r2, #16
10001202:	0092      	lsls	r2, r2, #2
10001204:	50d1      	str	r1, [r2, r3]

  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
10001206:	68fb      	ldr	r3, [r7, #12]
10001208:	4a20      	ldr	r2, [pc, #128]	; (1000128c <XMC_GPIO_Init+0x178>)
1000120a:	4293      	cmp	r3, r2
1000120c:	d10b      	bne.n	10001226 <XMC_GPIO_Init+0x112>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
1000120e:	68fb      	ldr	r3, [r7, #12]
10001210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10001212:	220b      	movs	r2, #11
10001214:	18ba      	adds	r2, r7, r2
10001216:	7812      	ldrb	r2, [r2, #0]
10001218:	2101      	movs	r1, #1
1000121a:	4091      	lsls	r1, r2
1000121c:	1c0a      	adds	r2, r1, #0
1000121e:	43d2      	mvns	r2, r2
10001220:	401a      	ands	r2, r3
10001222:	68fb      	ldr	r3, [r7, #12]
10001224:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if ((config->mode & XMC_GPIO_MODE_OE) != 0)
10001226:	687b      	ldr	r3, [r7, #4]
10001228:	781b      	ldrb	r3, [r3, #0]
1000122a:	b2db      	uxtb	r3, r3
1000122c:	b25b      	sxtb	r3, r3
1000122e:	2b00      	cmp	r3, #0
10001230:	da07      	bge.n	10001242 <XMC_GPIO_Init+0x12e>
  {
    /* If output is enabled */

    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
10001232:	687b      	ldr	r3, [r7, #4]
10001234:	685a      	ldr	r2, [r3, #4]
10001236:	230b      	movs	r3, #11
10001238:	18fb      	adds	r3, r7, r3
1000123a:	781b      	ldrb	r3, [r3, #0]
1000123c:	409a      	lsls	r2, r3
1000123e:	68fb      	ldr	r3, [r7, #12]
10001240:	605a      	str	r2, [r3, #4]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
10001242:	230b      	movs	r3, #11
10001244:	18fb      	adds	r3, r7, r3
10001246:	781b      	ldrb	r3, [r3, #0]
10001248:	089b      	lsrs	r3, r3, #2
1000124a:	b2db      	uxtb	r3, r3
1000124c:	1c18      	adds	r0, r3, #0
1000124e:	230b      	movs	r3, #11
10001250:	18fb      	adds	r3, r7, r3
10001252:	781b      	ldrb	r3, [r3, #0]
10001254:	089b      	lsrs	r3, r3, #2
10001256:	b2db      	uxtb	r3, r3
10001258:	1c1a      	adds	r2, r3, #0
1000125a:	68fb      	ldr	r3, [r7, #12]
1000125c:	3204      	adds	r2, #4
1000125e:	0092      	lsls	r2, r2, #2
10001260:	58d2      	ldr	r2, [r2, r3]
10001262:	687b      	ldr	r3, [r7, #4]
10001264:	781b      	ldrb	r3, [r3, #0]
10001266:	1c1c      	adds	r4, r3, #0
10001268:	230b      	movs	r3, #11
1000126a:	18fb      	adds	r3, r7, r3
1000126c:	781b      	ldrb	r3, [r3, #0]
1000126e:	2103      	movs	r1, #3
10001270:	400b      	ands	r3, r1
10001272:	00db      	lsls	r3, r3, #3
10001274:	409c      	lsls	r4, r3
10001276:	1c23      	adds	r3, r4, #0
10001278:	431a      	orrs	r2, r3
1000127a:	1c11      	adds	r1, r2, #0
1000127c:	68fb      	ldr	r3, [r7, #12]
1000127e:	1d02      	adds	r2, r0, #4
10001280:	0092      	lsls	r2, r2, #2
10001282:	50d1      	str	r1, [r2, r3]
}
10001284:	46bd      	mov	sp, r7
10001286:	b005      	add	sp, #20
10001288:	bd90      	pop	{r4, r7, pc}
1000128a:	46c0      	nop			; (mov r8, r8)
1000128c:	40040200 	.word	0x40040200

10001290 <XMC_SCU_LockProtectedBits>:
#endif
}

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
10001290:	b580      	push	{r7, lr}
10001292:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
10001294:	4b02      	ldr	r3, [pc, #8]	; (100012a0 <XMC_SCU_LockProtectedBits+0x10>)
10001296:	22c3      	movs	r2, #195	; 0xc3
10001298:	625a      	str	r2, [r3, #36]	; 0x24
}
1000129a:	46bd      	mov	sp, r7
1000129c:	bd80      	pop	{r7, pc}
1000129e:	46c0      	nop			; (mov r8, r8)
100012a0:	40010000 	.word	0x40010000

100012a4 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
100012a4:	b580      	push	{r7, lr}
100012a6:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
100012a8:	4b05      	ldr	r3, [pc, #20]	; (100012c0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100012aa:	22c0      	movs	r2, #192	; 0xc0
100012ac:	625a      	str	r2, [r3, #36]	; 0x24

  while (((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
100012ae:	46c0      	nop			; (mov r8, r8)
100012b0:	4b03      	ldr	r3, [pc, #12]	; (100012c0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100012b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100012b4:	2204      	movs	r2, #4
100012b6:	4013      	ands	r3, r2
100012b8:	d1fa      	bne.n	100012b0 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
100012ba:	46bd      	mov	sp, r7
100012bc:	bd80      	pop	{r7, pc}
100012be:	46c0      	nop			; (mov r8, r8)
100012c0:	40010000 	.word	0x40010000

100012c4 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
100012c4:	b580      	push	{r7, lr}
100012c6:	b082      	sub	sp, #8
100012c8:	af00      	add	r7, sp, #0
100012ca:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
100012cc:	f7ff ffea 	bl	100012a4 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100012d0:	4a0c      	ldr	r2, [pc, #48]	; (10001304 <XMC_SCU_CLOCK_Init+0x40>)
100012d2:	4b0c      	ldr	r3, [pc, #48]	; (10001304 <XMC_SCU_CLOCK_Init+0x40>)
100012d4:	681b      	ldr	r3, [r3, #0]
100012d6:	490c      	ldr	r1, [pc, #48]	; (10001308 <XMC_SCU_CLOCK_Init+0x44>)
100012d8:	4019      	ands	r1, r3
                   config->rtc_src |
100012da:	687b      	ldr	r3, [r7, #4]
100012dc:	689b      	ldr	r3, [r3, #8]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100012de:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
100012e0:	687b      	ldr	r3, [r7, #4]
100012e2:	685b      	ldr	r3, [r3, #4]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
100012e4:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100012e6:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
100012e8:	f7ff ffd2 	bl	10001290 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
100012ec:	687b      	ldr	r3, [r7, #4]
100012ee:	785b      	ldrb	r3, [r3, #1]
100012f0:	1c1a      	adds	r2, r3, #0
100012f2:	687b      	ldr	r3, [r7, #4]
100012f4:	781b      	ldrb	r3, [r3, #0]
100012f6:	1c10      	adds	r0, r2, #0
100012f8:	1c19      	adds	r1, r3, #0
100012fa:	f000 f825 	bl	10001348 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
100012fe:	46bd      	mov	sp, r7
10001300:	b002      	add	sp, #8
10001302:	bd80      	pop	{r7, pc}
10001304:	40010300 	.word	0x40010300
10001308:	fff0ffff 	.word	0xfff0ffff

1000130c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
1000130c:	b580      	push	{r7, lr}
1000130e:	b082      	sub	sp, #8
10001310:	af00      	add	r7, sp, #0
10001312:	1c02      	adds	r2, r0, #0
10001314:	1dbb      	adds	r3, r7, #6
10001316:	801a      	strh	r2, [r3, #0]
  XMC_SCU_UnlockProtectedBits();
10001318:	f7ff ffc4 	bl	100012a4 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
1000131c:	4b09      	ldr	r3, [pc, #36]	; (10001344 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
1000131e:	4a09      	ldr	r2, [pc, #36]	; (10001344 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10001320:	6911      	ldr	r1, [r2, #16]
10001322:	1dba      	adds	r2, r7, #6
10001324:	8812      	ldrh	r2, [r2, #0]
10001326:	430a      	orrs	r2, r1
10001328:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
1000132a:	46c0      	nop			; (mov r8, r8)
1000132c:	4b05      	ldr	r3, [pc, #20]	; (10001344 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
1000132e:	681a      	ldr	r2, [r3, #0]
10001330:	2380      	movs	r3, #128	; 0x80
10001332:	05db      	lsls	r3, r3, #23
10001334:	4013      	ands	r3, r2
10001336:	d1f9      	bne.n	1000132c <XMC_SCU_CLOCK_UngatePeripheralClock+0x20>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
10001338:	f7ff ffaa 	bl	10001290 <XMC_SCU_LockProtectedBits>
}
1000133c:	46bd      	mov	sp, r7
1000133e:	b002      	add	sp, #8
10001340:	bd80      	pop	{r7, pc}
10001342:	46c0      	nop			; (mov r8, r8)
10001344:	40010300 	.word	0x40010300

10001348 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10001348:	b580      	push	{r7, lr}
1000134a:	b084      	sub	sp, #16
1000134c:	af00      	add	r7, sp, #0
1000134e:	6078      	str	r0, [r7, #4]
10001350:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
10001352:	f7ff ffa7 	bl	100012a4 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10001356:	4b21      	ldr	r3, [pc, #132]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10001358:	681a      	ldr	r2, [r3, #0]
1000135a:	23ff      	movs	r3, #255	; 0xff
1000135c:	021b      	lsls	r3, r3, #8
1000135e:	4013      	ands	r3, r2
10001360:	0a1b      	lsrs	r3, r3, #8
10001362:	60fb      	str	r3, [r7, #12]

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001364:	4b1d      	ldr	r3, [pc, #116]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10001366:	4a1d      	ldr	r2, [pc, #116]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10001368:	6812      	ldr	r2, [r2, #0]
1000136a:	491d      	ldr	r1, [pc, #116]	; (100013e0 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x98>)
1000136c:	4011      	ands	r1, r2
1000136e:	683a      	ldr	r2, [r7, #0]
10001370:	430a      	orrs	r2, r1
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
10001372:	491c      	ldr	r1, [pc, #112]	; (100013e4 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10001374:	430a      	orrs	r2, r1

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001376:	601a      	str	r2, [r3, #0]
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001378:	46c0      	nop			; (mov r8, r8)
1000137a:	4b18      	ldr	r3, [pc, #96]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
1000137c:	681a      	ldr	r2, [r3, #0]
1000137e:	2380      	movs	r3, #128	; 0x80
10001380:	05db      	lsls	r3, r3, #23
10001382:	4013      	ands	r3, r2
10001384:	d1f9      	bne.n	1000137a <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x32>
  {
    /* Spin until the core supply stabilizes */
  }

  if (curr_idiv <= idiv)
10001386:	68fa      	ldr	r2, [r7, #12]
10001388:	687b      	ldr	r3, [r7, #4]
1000138a:	429a      	cmp	r2, r3
1000138c:	d806      	bhi.n	1000139c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x54>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
1000138e:	68fa      	ldr	r2, [r7, #12]
10001390:	687b      	ldr	r3, [r7, #4]
10001392:	1c10      	adds	r0, r2, #0
10001394:	1c19      	adds	r1, r3, #0
10001396:	f000 f853 	bl	10001440 <XMC_SCU_CLOCK_lFrequencyDownScaling>
1000139a:	e005      	b.n	100013a8 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x60>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
1000139c:	68fa      	ldr	r2, [r7, #12]
1000139e:	687b      	ldr	r3, [r7, #4]
100013a0:	1c10      	adds	r0, r2, #0
100013a2:	1c19      	adds	r1, r3, #0
100013a4:	f000 f822 	bl	100013ec <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100013a8:	4b0c      	ldr	r3, [pc, #48]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
100013aa:	4a0c      	ldr	r2, [pc, #48]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
100013ac:	6812      	ldr	r2, [r2, #0]
100013ae:	490e      	ldr	r1, [pc, #56]	; (100013e8 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xa0>)
100013b0:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
100013b2:	687a      	ldr	r2, [r7, #4]
100013b4:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100013b6:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
100013b8:	490a      	ldr	r1, [pc, #40]	; (100013e4 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
100013ba:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100013bc:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
100013be:	46c0      	nop			; (mov r8, r8)
100013c0:	4b06      	ldr	r3, [pc, #24]	; (100013dc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
100013c2:	681a      	ldr	r2, [r3, #0]
100013c4:	2380      	movs	r3, #128	; 0x80
100013c6:	05db      	lsls	r3, r3, #23
100013c8:	4013      	ands	r3, r2
100013ca:	d1f9      	bne.n	100013c0 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
100013cc:	f7ff ff60 	bl	10001290 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
100013d0:	f7ff fe6c 	bl	100010ac <SystemCoreClockUpdate>

}
100013d4:	46bd      	mov	sp, r7
100013d6:	b004      	add	sp, #16
100013d8:	bd80      	pop	{r7, pc}
100013da:	46c0      	nop			; (mov r8, r8)
100013dc:	40010300 	.word	0x40010300
100013e0:	c00fff00 	.word	0xc00fff00
100013e4:	3ff00000 	.word	0x3ff00000
100013e8:	c00f00ff 	.word	0xc00f00ff

100013ec <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
100013ec:	b580      	push	{r7, lr}
100013ee:	b082      	sub	sp, #8
100013f0:	af00      	add	r7, sp, #0
100013f2:	6078      	str	r0, [r7, #4]
100013f4:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
100013f6:	e014      	b.n	10001422 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
100013f8:	687b      	ldr	r3, [r7, #4]
100013fa:	089b      	lsrs	r3, r3, #2
100013fc:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100013fe:	4b0d      	ldr	r3, [pc, #52]	; (10001434 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001400:	4a0c      	ldr	r2, [pc, #48]	; (10001434 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001402:	6812      	ldr	r2, [r2, #0]
10001404:	490c      	ldr	r1, [pc, #48]	; (10001438 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10001406:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10001408:	687a      	ldr	r2, [r7, #4]
1000140a:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000140c:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
1000140e:	490b      	ldr	r1, [pc, #44]	; (1000143c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10001410:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001412:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001414:	46c0      	nop			; (mov r8, r8)
10001416:	4b07      	ldr	r3, [pc, #28]	; (10001434 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001418:	681a      	ldr	r2, [r3, #0]
1000141a:	2380      	movs	r3, #128	; 0x80
1000141c:	05db      	lsls	r3, r3, #23
1000141e:	4013      	ands	r3, r2
10001420:	d1f9      	bne.n	10001416 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10001422:	683b      	ldr	r3, [r7, #0]
10001424:	009a      	lsls	r2, r3, #2
10001426:	687b      	ldr	r3, [r7, #4]
10001428:	429a      	cmp	r2, r3
1000142a:	d3e5      	bcc.n	100013f8 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
1000142c:	46bd      	mov	sp, r7
1000142e:	b002      	add	sp, #8
10001430:	bd80      	pop	{r7, pc}
10001432:	46c0      	nop			; (mov r8, r8)
10001434:	40010300 	.word	0x40010300
10001438:	c00f00ff 	.word	0xc00f00ff
1000143c:	3ff00000 	.word	0x3ff00000

10001440 <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10001440:	b580      	push	{r7, lr}
10001442:	b082      	sub	sp, #8
10001444:	af00      	add	r7, sp, #0
10001446:	6078      	str	r0, [r7, #4]
10001448:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
1000144a:	e019      	b.n	10001480 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if (0U == curr_idiv)
1000144c:	687b      	ldr	r3, [r7, #4]
1000144e:	2b00      	cmp	r3, #0
10001450:	d101      	bne.n	10001456 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
10001452:	2301      	movs	r3, #1
10001454:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
10001456:	687b      	ldr	r3, [r7, #4]
10001458:	009b      	lsls	r3, r3, #2
1000145a:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000145c:	4b0c      	ldr	r3, [pc, #48]	; (10001490 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
1000145e:	4a0c      	ldr	r2, [pc, #48]	; (10001490 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10001460:	6812      	ldr	r2, [r2, #0]
10001462:	490c      	ldr	r1, [pc, #48]	; (10001494 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
10001464:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10001466:	687a      	ldr	r2, [r7, #4]
10001468:	0212      	lsls	r2, r2, #8
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000146a:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
1000146c:	490a      	ldr	r1, [pc, #40]	; (10001498 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
1000146e:	430a      	orrs	r2, r1
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001470:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001472:	46c0      	nop			; (mov r8, r8)
10001474:	4b06      	ldr	r3, [pc, #24]	; (10001490 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10001476:	681a      	ldr	r2, [r3, #0]
10001478:	2380      	movs	r3, #128	; 0x80
1000147a:	05db      	lsls	r3, r3, #23
1000147c:	4013      	ands	r3, r2
1000147e:	d1f9      	bne.n	10001474 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
10001480:	687b      	ldr	r3, [r7, #4]
10001482:	009a      	lsls	r2, r3, #2
10001484:	683b      	ldr	r3, [r7, #0]
10001486:	429a      	cmp	r2, r3
10001488:	d3e0      	bcc.n	1000144c <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
1000148a:	46bd      	mov	sp, r7
1000148c:	b002      	add	sp, #8
1000148e:	bd80      	pop	{r7, pc}
10001490:	40010300 	.word	0x40010300
10001494:	c00f00ff 	.word	0xc00f00ff
10001498:	3ff00000 	.word	0x3ff00000

1000149c <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
1000149c:	b580      	push	{r7, lr}
1000149e:	b082      	sub	sp, #8
100014a0:	af00      	add	r7, sp, #0
100014a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
100014a4:	687b      	ldr	r3, [r7, #4]
100014a6:	2280      	movs	r2, #128	; 0x80
100014a8:	0052      	lsls	r2, r2, #1
100014aa:	60da      	str	r2, [r3, #12]
}
100014ac:	46bd      	mov	sp, r7
100014ae:	b002      	add	sp, #8
100014b0:	bd80      	pop	{r7, pc}
100014b2:	46c0      	nop			; (mov r8, r8)

100014b4 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
100014b4:	b580      	push	{r7, lr}
100014b6:	b082      	sub	sp, #8
100014b8:	af00      	add	r7, sp, #0
100014ba:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
100014bc:	687b      	ldr	r3, [r7, #4]
100014be:	4a04      	ldr	r2, [pc, #16]	; (100014d0 <XMC_CCU4_lUngateClock+0x1c>)
100014c0:	4293      	cmp	r3, r2
100014c2:	d102      	bne.n	100014ca <XMC_CCU4_lUngateClock+0x16>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
100014c4:	2004      	movs	r0, #4
100014c6:	f7ff ff21 	bl	1000130c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
100014ca:	46bd      	mov	sp, r7
100014cc:	b002      	add	sp, #8
100014ce:	bd80      	pop	{r7, pc}
100014d0:	48040000 	.word	0x48040000

100014d4 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
100014d4:	b580      	push	{r7, lr}
100014d6:	b082      	sub	sp, #8
100014d8:	af00      	add	r7, sp, #0
100014da:	6078      	str	r0, [r7, #4]
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
100014dc:	687b      	ldr	r3, [r7, #4]
100014de:	1c18      	adds	r0, r3, #0
100014e0:	f7ff ffe8 	bl	100014b4 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
#endif
}
100014e4:	46bd      	mov	sp, r7
100014e6:	b002      	add	sp, #8
100014e8:	bd80      	pop	{r7, pc}
100014ea:	46c0      	nop			; (mov r8, r8)

100014ec <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
100014ec:	b580      	push	{r7, lr}
100014ee:	b084      	sub	sp, #16
100014f0:	af00      	add	r7, sp, #0
100014f2:	6078      	str	r0, [r7, #4]
100014f4:	1c0a      	adds	r2, r1, #0
100014f6:	1cfb      	adds	r3, r7, #3
100014f8:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
100014fa:	687b      	ldr	r3, [r7, #4]
100014fc:	1c18      	adds	r0, r3, #0
100014fe:	f7ff ffe9 	bl	100014d4 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
10001502:	687b      	ldr	r3, [r7, #4]
10001504:	1c18      	adds	r0, r3, #0
10001506:	f7ff ffc9 	bl	1000149c <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
1000150a:	687b      	ldr	r3, [r7, #4]
1000150c:	681b      	ldr	r3, [r3, #0]
1000150e:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
10001510:	68fb      	ldr	r3, [r7, #12]
10001512:	4a07      	ldr	r2, [pc, #28]	; (10001530 <XMC_CCU4_Init+0x44>)
10001514:	4013      	ands	r3, r2
10001516:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
10001518:	1cfb      	adds	r3, r7, #3
1000151a:	781b      	ldrb	r3, [r3, #0]
1000151c:	039b      	lsls	r3, r3, #14
1000151e:	68fa      	ldr	r2, [r7, #12]
10001520:	4313      	orrs	r3, r2
10001522:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
10001524:	687b      	ldr	r3, [r7, #4]
10001526:	68fa      	ldr	r2, [r7, #12]
10001528:	601a      	str	r2, [r3, #0]
}
1000152a:	46bd      	mov	sp, r7
1000152c:	b004      	add	sp, #16
1000152e:	bd80      	pop	{r7, pc}
10001530:	ffff3fff 	.word	0xffff3fff

10001534 <XMC_CCU4_SetMultiChannelShadowTransferMode>:
  module->GCTRL = gctrl;
}

/* API to configure the multichannel shadow transfer request via SW and via the CCU4x.MCSS input. */
void XMC_CCU4_SetMultiChannelShadowTransferMode(XMC_CCU4_MODULE_t *const module, const uint32_t slice_mode_msk)
{
10001534:	b580      	push	{r7, lr}
10001536:	b084      	sub	sp, #16
10001538:	af00      	add	r7, sp, #0
1000153a:	6078      	str	r0, [r7, #4]
1000153c:	6039      	str	r1, [r7, #0]
  uint32_t gctrl;

  XMC_ASSERT("XMC_CCU4_SetMultiChannelShadowTransferMode:Invalid module Pointer", XMC_CCU4_IsValidModule(module));

  gctrl = module->GCTRL;
1000153e:	687b      	ldr	r3, [r7, #4]
10001540:	681b      	ldr	r3, [r3, #0]
10001542:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t)slice_mode_msk >> 16U);
10001544:	683b      	ldr	r3, [r7, #0]
10001546:	0c1b      	lsrs	r3, r3, #16
10001548:	43da      	mvns	r2, r3
1000154a:	68fb      	ldr	r3, [r7, #12]
1000154c:	4013      	ands	r3, r2
1000154e:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t)slice_mode_msk & 0xFFFFU);
10001550:	683b      	ldr	r3, [r7, #0]
10001552:	041b      	lsls	r3, r3, #16
10001554:	0c1b      	lsrs	r3, r3, #16
10001556:	68fa      	ldr	r2, [r7, #12]
10001558:	4313      	orrs	r3, r2
1000155a:	60fb      	str	r3, [r7, #12]
  module->GCTRL = gctrl;
1000155c:	687b      	ldr	r3, [r7, #4]
1000155e:	68fa      	ldr	r2, [r7, #12]
10001560:	601a      	str	r2, [r3, #0]
}
10001562:	46bd      	mov	sp, r7
10001564:	b004      	add	sp, #16
10001566:	bd80      	pop	{r7, pc}

10001568 <XMC_CCU4_SLICE_CompareInit>:

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
10001568:	b580      	push	{r7, lr}
1000156a:	b082      	sub	sp, #8
1000156c:	af00      	add	r7, sp, #0
1000156e:	6078      	str	r0, [r7, #4]
10001570:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
10001572:	683b      	ldr	r3, [r7, #0]
10001574:	681a      	ldr	r2, [r3, #0]
10001576:	687b      	ldr	r3, [r7, #4]
10001578:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
1000157a:	683b      	ldr	r3, [r7, #0]
1000157c:	795b      	ldrb	r3, [r3, #5]
1000157e:	069b      	lsls	r3, r3, #26
10001580:	0fdb      	lsrs	r3, r3, #31
10001582:	b2db      	uxtb	r3, r3
10001584:	051a      	lsls	r2, r3, #20
10001586:	687b      	ldr	r3, [r7, #4]
10001588:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
1000158a:	683b      	ldr	r3, [r7, #0]
1000158c:	791b      	ldrb	r3, [r3, #4]
1000158e:	071b      	lsls	r3, r3, #28
10001590:	0f1b      	lsrs	r3, r3, #28
10001592:	b2db      	uxtb	r3, r3
10001594:	1c1a      	adds	r2, r3, #0
10001596:	687b      	ldr	r3, [r7, #4]
10001598:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
1000159a:	683b      	ldr	r3, [r7, #0]
1000159c:	795b      	ldrb	r3, [r3, #5]
1000159e:	071b      	lsls	r3, r3, #28
100015a0:	0f1b      	lsrs	r3, r3, #28
100015a2:	b2db      	uxtb	r3, r3
100015a4:	1c1a      	adds	r2, r3, #0
100015a6:	687b      	ldr	r3, [r7, #4]
100015a8:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
100015aa:	683b      	ldr	r3, [r7, #0]
100015ac:	795b      	ldrb	r3, [r3, #5]
100015ae:	06db      	lsls	r3, r3, #27
100015b0:	0fdb      	lsrs	r3, r3, #31
100015b2:	b2db      	uxtb	r3, r3
100015b4:	1c1a      	adds	r2, r3, #0
100015b6:	687b      	ldr	r3, [r7, #4]
100015b8:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
100015ba:	683b      	ldr	r3, [r7, #0]
100015bc:	791b      	ldrb	r3, [r3, #4]
100015be:	061b      	lsls	r3, r3, #24
100015c0:	0f1b      	lsrs	r3, r3, #28
100015c2:	b2db      	uxtb	r3, r3
100015c4:	1c1a      	adds	r2, r3, #0
100015c6:	687b      	ldr	r3, [r7, #4]
100015c8:	62da      	str	r2, [r3, #44]	; 0x2c
}
100015ca:	46bd      	mov	sp, r7
100015cc:	b002      	add	sp, #8
100015ce:	bd80      	pop	{r7, pc}

100015d0 <XMC_CCU4_SLICE_StartConfig>:

/* API to configure the Start trigger function of a slice */
void XMC_CCU4_SLICE_StartConfig(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_EVENT_t event,
                                const XMC_CCU4_SLICE_START_MODE_t start_mode)
{
100015d0:	b580      	push	{r7, lr}
100015d2:	b084      	sub	sp, #16
100015d4:	af00      	add	r7, sp, #0
100015d6:	6078      	str	r0, [r7, #4]
100015d8:	1c08      	adds	r0, r1, #0
100015da:	1c11      	adds	r1, r2, #0
100015dc:	1cfb      	adds	r3, r7, #3
100015de:	1c02      	adds	r2, r0, #0
100015e0:	701a      	strb	r2, [r3, #0]
100015e2:	1cbb      	adds	r3, r7, #2
100015e4:	1c0a      	adds	r2, r1, #0
100015e6:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Start Mode",
             ((start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR) || \
              (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START)));
  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
100015e8:	687b      	ldr	r3, [r7, #4]
100015ea:	685b      	ldr	r3, [r3, #4]
100015ec:	60bb      	str	r3, [r7, #8]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_STRTS_Msk);
100015ee:	68bb      	ldr	r3, [r7, #8]
100015f0:	2203      	movs	r2, #3
100015f2:	4393      	bics	r3, r2
100015f4:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_STRTS_Pos;
100015f6:	1cfb      	adds	r3, r7, #3
100015f8:	781b      	ldrb	r3, [r3, #0]
100015fa:	68ba      	ldr	r2, [r7, #8]
100015fc:	4313      	orrs	r3, r2
100015fe:	60bb      	str	r3, [r7, #8]

  slice->CMC = cmc;
10001600:	687b      	ldr	r3, [r7, #4]
10001602:	68ba      	ldr	r2, [r7, #8]
10001604:	605a      	str	r2, [r3, #4]

  tc  = slice->TC;
10001606:	687b      	ldr	r3, [r7, #4]
10001608:	695b      	ldr	r3, [r3, #20]
1000160a:	60fb      	str	r3, [r7, #12]
  /* Next, Configure the start mode */
  if (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR)
1000160c:	1cbb      	adds	r3, r7, #2
1000160e:	781b      	ldrb	r3, [r3, #0]
10001610:	2b01      	cmp	r3, #1
10001612:	d105      	bne.n	10001620 <XMC_CCU4_SLICE_StartConfig+0x50>
  {
    tc |= (uint32_t)CCU4_CC4_TC_STRM_Msk;
10001614:	68fb      	ldr	r3, [r7, #12]
10001616:	2280      	movs	r2, #128	; 0x80
10001618:	00d2      	lsls	r2, r2, #3
1000161a:	4313      	orrs	r3, r2
1000161c:	60fb      	str	r3, [r7, #12]
1000161e:	e003      	b.n	10001628 <XMC_CCU4_SLICE_StartConfig+0x58>
  }
  else
  {
    tc &= ~((uint32_t)CCU4_CC4_TC_STRM_Msk);
10001620:	68fb      	ldr	r3, [r7, #12]
10001622:	4a04      	ldr	r2, [pc, #16]	; (10001634 <XMC_CCU4_SLICE_StartConfig+0x64>)
10001624:	4013      	ands	r3, r2
10001626:	60fb      	str	r3, [r7, #12]
  }

  slice->TC = tc;
10001628:	687b      	ldr	r3, [r7, #4]
1000162a:	68fa      	ldr	r2, [r7, #12]
1000162c:	615a      	str	r2, [r3, #20]
}
1000162e:	46bd      	mov	sp, r7
10001630:	b004      	add	sp, #16
10001632:	bd80      	pop	{r7, pc}
10001634:	fffffbff 	.word	0xfffffbff

10001638 <XMC_CCU4_SLICE_StopConfig>:

/* API to configure the Stop trigger function of a slice */
void XMC_CCU4_SLICE_StopConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_EVENT_t event,
                               const XMC_CCU4_SLICE_END_MODE_t end_mode)
{
10001638:	b580      	push	{r7, lr}
1000163a:	b084      	sub	sp, #16
1000163c:	af00      	add	r7, sp, #0
1000163e:	6078      	str	r0, [r7, #4]
10001640:	1c08      	adds	r0, r1, #0
10001642:	1c11      	adds	r1, r2, #0
10001644:	1cfb      	adds	r3, r7, #3
10001646:	1c02      	adds	r2, r0, #0
10001648:	701a      	strb	r2, [r3, #0]
1000164a:	1cbb      	adds	r3, r7, #2
1000164c:	1c0a      	adds	r2, r1, #0
1000164e:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Start Mode", XMC_CCU4_CHECK_END_MODE(end_mode));

  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
10001650:	687b      	ldr	r3, [r7, #4]
10001652:	685b      	ldr	r3, [r3, #4]
10001654:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_ENDS_Msk);
10001656:	68fb      	ldr	r3, [r7, #12]
10001658:	220c      	movs	r2, #12
1000165a:	4393      	bics	r3, r2
1000165c:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_ENDS_Pos;
1000165e:	1cfb      	adds	r3, r7, #3
10001660:	781b      	ldrb	r3, [r3, #0]
10001662:	009b      	lsls	r3, r3, #2
10001664:	68fa      	ldr	r2, [r7, #12]
10001666:	4313      	orrs	r3, r2
10001668:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
1000166a:	687b      	ldr	r3, [r7, #4]
1000166c:	68fa      	ldr	r2, [r7, #12]
1000166e:	605a      	str	r2, [r3, #4]

  /* Next, Configure the stop mode */
  tc = slice->TC;
10001670:	687b      	ldr	r3, [r7, #4]
10001672:	695b      	ldr	r3, [r3, #20]
10001674:	60bb      	str	r3, [r7, #8]
  tc &= ~((uint32_t) CCU4_CC4_TC_ENDM_Msk);
10001676:	68bb      	ldr	r3, [r7, #8]
10001678:	4a07      	ldr	r2, [pc, #28]	; (10001698 <XMC_CCU4_SLICE_StopConfig+0x60>)
1000167a:	4013      	ands	r3, r2
1000167c:	60bb      	str	r3, [r7, #8]
  tc |= ((uint32_t) end_mode) << CCU4_CC4_TC_ENDM_Pos;
1000167e:	1cbb      	adds	r3, r7, #2
10001680:	781b      	ldrb	r3, [r3, #0]
10001682:	021b      	lsls	r3, r3, #8
10001684:	68ba      	ldr	r2, [r7, #8]
10001686:	4313      	orrs	r3, r2
10001688:	60bb      	str	r3, [r7, #8]

  slice->TC = tc;
1000168a:	687b      	ldr	r3, [r7, #4]
1000168c:	68ba      	ldr	r2, [r7, #8]
1000168e:	615a      	str	r2, [r3, #20]
}
10001690:	46bd      	mov	sp, r7
10001692:	b004      	add	sp, #16
10001694:	bd80      	pop	{r7, pc}
10001696:	46c0      	nop			; (mov r8, r8)
10001698:	fffffcff 	.word	0xfffffcff

1000169c <XMC_CCU4_SLICE_LoadConfig>:

/* API to configure the Load trigger function of a slice */
void XMC_CCU4_SLICE_LoadConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
1000169c:	b580      	push	{r7, lr}
1000169e:	b084      	sub	sp, #16
100016a0:	af00      	add	r7, sp, #0
100016a2:	6078      	str	r0, [r7, #4]
100016a4:	1c0a      	adds	r2, r1, #0
100016a6:	1cfb      	adds	r3, r7, #3
100016a8:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_LoadConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_LoadConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the load function */
  cmc = slice->CMC;
100016aa:	687b      	ldr	r3, [r7, #4]
100016ac:	685b      	ldr	r3, [r3, #4]
100016ae:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_LDS_Msk);
100016b0:	68fb      	ldr	r3, [r7, #12]
100016b2:	4a07      	ldr	r2, [pc, #28]	; (100016d0 <XMC_CCU4_SLICE_LoadConfig+0x34>)
100016b4:	4013      	ands	r3, r2
100016b6:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_LDS_Pos;
100016b8:	1cfb      	adds	r3, r7, #3
100016ba:	781b      	ldrb	r3, [r3, #0]
100016bc:	031b      	lsls	r3, r3, #12
100016be:	68fa      	ldr	r2, [r7, #12]
100016c0:	4313      	orrs	r3, r2
100016c2:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
100016c4:	687b      	ldr	r3, [r7, #4]
100016c6:	68fa      	ldr	r2, [r7, #12]
100016c8:	605a      	str	r2, [r3, #4]
}
100016ca:	46bd      	mov	sp, r7
100016cc:	b004      	add	sp, #16
100016ce:	bd80      	pop	{r7, pc}
100016d0:	ffffcfff 	.word	0xffffcfff

100016d4 <XMC_CCU4_SLICE_ModulationConfig>:
/* API to configure the slice modulation function */
void XMC_CCU4_SLICE_ModulationConfig(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_EVENT_t event,
                                     const XMC_CCU4_SLICE_MODULATION_MODE_t mod_mode,
                                     const bool synch_with_pwm)
{
100016d4:	b590      	push	{r4, r7, lr}
100016d6:	b085      	sub	sp, #20
100016d8:	af00      	add	r7, sp, #0
100016da:	6078      	str	r0, [r7, #4]
100016dc:	1c0c      	adds	r4, r1, #0
100016de:	1c10      	adds	r0, r2, #0
100016e0:	1c19      	adds	r1, r3, #0
100016e2:	1cfb      	adds	r3, r7, #3
100016e4:	1c22      	adds	r2, r4, #0
100016e6:	701a      	strb	r2, [r3, #0]
100016e8:	1cbb      	adds	r3, r7, #2
100016ea:	1c02      	adds	r2, r0, #0
100016ec:	701a      	strb	r2, [r3, #0]
100016ee:	1c7b      	adds	r3, r7, #1
100016f0:	1c0a      	adds	r2, r1, #0
100016f2:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_ModulationConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_ModulationConfig:Invalid Modulation Mode",
             ((mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT) || \
              (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT)));

  tc  = slice->TC;
100016f4:	687b      	ldr	r3, [r7, #4]
100016f6:	695b      	ldr	r3, [r3, #20]
100016f8:	60fb      	str	r3, [r7, #12]
  cmc = slice->CMC;
100016fa:	687b      	ldr	r3, [r7, #4]
100016fc:	685b      	ldr	r3, [r3, #4]
100016fe:	60bb      	str	r3, [r7, #8]

  /* First, Bind the event with the modulation function */
  cmc &= ~((uint32_t) CCU4_CC4_CMC_MOS_Msk);
10001700:	68bb      	ldr	r3, [r7, #8]
10001702:	4a17      	ldr	r2, [pc, #92]	; (10001760 <XMC_CCU4_SLICE_ModulationConfig+0x8c>)
10001704:	4013      	ands	r3, r2
10001706:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_MOS_Pos;
10001708:	1cfb      	adds	r3, r7, #3
1000170a:	781b      	ldrb	r3, [r3, #0]
1000170c:	049b      	lsls	r3, r3, #18
1000170e:	68ba      	ldr	r2, [r7, #8]
10001710:	4313      	orrs	r3, r2
10001712:	60bb      	str	r3, [r7, #8]
  slice->CMC = cmc;
10001714:	687b      	ldr	r3, [r7, #4]
10001716:	68ba      	ldr	r2, [r7, #8]
10001718:	605a      	str	r2, [r3, #4]

  /* Next, Modulation mode */
  if (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT)
1000171a:	1cbb      	adds	r3, r7, #2
1000171c:	781b      	ldrb	r3, [r3, #0]
1000171e:	2b01      	cmp	r3, #1
10001720:	d105      	bne.n	1000172e <XMC_CCU4_SLICE_ModulationConfig+0x5a>
  {
    tc |= (uint32_t) CCU4_CC4_TC_EMT_Msk;
10001722:	68fb      	ldr	r3, [r7, #12]
10001724:	2280      	movs	r2, #128	; 0x80
10001726:	0452      	lsls	r2, r2, #17
10001728:	4313      	orrs	r3, r2
1000172a:	60fb      	str	r3, [r7, #12]
1000172c:	e003      	b.n	10001736 <XMC_CCU4_SLICE_ModulationConfig+0x62>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_EMT_Msk);
1000172e:	68fb      	ldr	r3, [r7, #12]
10001730:	4a0c      	ldr	r2, [pc, #48]	; (10001764 <XMC_CCU4_SLICE_ModulationConfig+0x90>)
10001732:	4013      	ands	r3, r2
10001734:	60fb      	str	r3, [r7, #12]
  }

  /* Synchronization of modulation effect with PWM cycle */
  if (synch_with_pwm == (bool) true)
10001736:	1c7b      	adds	r3, r7, #1
10001738:	781b      	ldrb	r3, [r3, #0]
1000173a:	2b00      	cmp	r3, #0
1000173c:	d005      	beq.n	1000174a <XMC_CCU4_SLICE_ModulationConfig+0x76>
  {
    tc |= (uint32_t) CCU4_CC4_TC_EMS_Msk;
1000173e:	68fb      	ldr	r3, [r7, #12]
10001740:	2280      	movs	r2, #128	; 0x80
10001742:	0412      	lsls	r2, r2, #16
10001744:	4313      	orrs	r3, r2
10001746:	60fb      	str	r3, [r7, #12]
10001748:	e003      	b.n	10001752 <XMC_CCU4_SLICE_ModulationConfig+0x7e>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_EMS_Msk);
1000174a:	68fb      	ldr	r3, [r7, #12]
1000174c:	4a06      	ldr	r2, [pc, #24]	; (10001768 <XMC_CCU4_SLICE_ModulationConfig+0x94>)
1000174e:	4013      	ands	r3, r2
10001750:	60fb      	str	r3, [r7, #12]
  }

  slice->TC = tc;
10001752:	687b      	ldr	r3, [r7, #4]
10001754:	68fa      	ldr	r2, [r7, #12]
10001756:	615a      	str	r2, [r3, #20]
}
10001758:	46bd      	mov	sp, r7
1000175a:	b005      	add	sp, #20
1000175c:	bd90      	pop	{r4, r7, pc}
1000175e:	46c0      	nop			; (mov r8, r8)
10001760:	fff3ffff 	.word	0xfff3ffff
10001764:	feffffff 	.word	0xfeffffff
10001768:	ff7fffff 	.word	0xff7fffff

1000176c <XMC_CCU4_SLICE_CountConfig>:

/* API to configure the slice count function */
void XMC_CCU4_SLICE_CountConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
1000176c:	b580      	push	{r7, lr}
1000176e:	b084      	sub	sp, #16
10001770:	af00      	add	r7, sp, #0
10001772:	6078      	str	r0, [r7, #4]
10001774:	1c0a      	adds	r2, r1, #0
10001776:	1cfb      	adds	r3, r7, #3
10001778:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_CountConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CountConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the count function */
  cmc = slice->CMC;
1000177a:	687b      	ldr	r3, [r7, #4]
1000177c:	685b      	ldr	r3, [r3, #4]
1000177e:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CNTS_Msk);
10001780:	68fb      	ldr	r3, [r7, #12]
10001782:	4a07      	ldr	r2, [pc, #28]	; (100017a0 <XMC_CCU4_SLICE_CountConfig+0x34>)
10001784:	4013      	ands	r3, r2
10001786:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CNTS_Pos;
10001788:	1cfb      	adds	r3, r7, #3
1000178a:	781b      	ldrb	r3, [r3, #0]
1000178c:	039b      	lsls	r3, r3, #14
1000178e:	68fa      	ldr	r2, [r7, #12]
10001790:	4313      	orrs	r3, r2
10001792:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
10001794:	687b      	ldr	r3, [r7, #4]
10001796:	68fa      	ldr	r2, [r7, #12]
10001798:	605a      	str	r2, [r3, #4]
}
1000179a:	46bd      	mov	sp, r7
1000179c:	b004      	add	sp, #16
1000179e:	bd80      	pop	{r7, pc}
100017a0:	ffff3fff 	.word	0xffff3fff

100017a4 <XMC_CCU4_SLICE_GateConfig>:

/* API to configure slice gate function */
void XMC_CCU4_SLICE_GateConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
100017a4:	b580      	push	{r7, lr}
100017a6:	b084      	sub	sp, #16
100017a8:	af00      	add	r7, sp, #0
100017aa:	6078      	str	r0, [r7, #4]
100017ac:	1c0a      	adds	r2, r1, #0
100017ae:	1cfb      	adds	r3, r7, #3
100017b0:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_GateConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GateConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
100017b2:	687b      	ldr	r3, [r7, #4]
100017b4:	685b      	ldr	r3, [r3, #4]
100017b6:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_GATES_Msk);
100017b8:	68fb      	ldr	r3, [r7, #12]
100017ba:	4a07      	ldr	r2, [pc, #28]	; (100017d8 <XMC_CCU4_SLICE_GateConfig+0x34>)
100017bc:	4013      	ands	r3, r2
100017be:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_GATES_Pos;
100017c0:	1cfb      	adds	r3, r7, #3
100017c2:	781b      	ldrb	r3, [r3, #0]
100017c4:	021b      	lsls	r3, r3, #8
100017c6:	68fa      	ldr	r2, [r7, #12]
100017c8:	4313      	orrs	r3, r2
100017ca:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
100017cc:	687b      	ldr	r3, [r7, #4]
100017ce:	68fa      	ldr	r2, [r7, #12]
100017d0:	605a      	str	r2, [r3, #4]
}
100017d2:	46bd      	mov	sp, r7
100017d4:	b004      	add	sp, #16
100017d6:	bd80      	pop	{r7, pc}
100017d8:	fffffcff 	.word	0xfffffcff

100017dc <XMC_CCU4_SLICE_DirectionConfig>:
  slice->CMC = cmc;
}

/* API to configure direction function */
void XMC_CCU4_SLICE_DirectionConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
100017dc:	b580      	push	{r7, lr}
100017de:	b084      	sub	sp, #16
100017e0:	af00      	add	r7, sp, #0
100017e2:	6078      	str	r0, [r7, #4]
100017e4:	1c0a      	adds	r2, r1, #0
100017e6:	1cfb      	adds	r3, r7, #3
100017e8:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_DirectionConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_DirectionConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the direction function */
  cmc = slice->CMC;
100017ea:	687b      	ldr	r3, [r7, #4]
100017ec:	685b      	ldr	r3, [r3, #4]
100017ee:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_UDS_Msk);
100017f0:	68fb      	ldr	r3, [r7, #12]
100017f2:	4a07      	ldr	r2, [pc, #28]	; (10001810 <XMC_CCU4_SLICE_DirectionConfig+0x34>)
100017f4:	4013      	ands	r3, r2
100017f6:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_UDS_Pos;
100017f8:	1cfb      	adds	r3, r7, #3
100017fa:	781b      	ldrb	r3, [r3, #0]
100017fc:	029b      	lsls	r3, r3, #10
100017fe:	68fa      	ldr	r2, [r7, #12]
10001800:	4313      	orrs	r3, r2
10001802:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
10001804:	687b      	ldr	r3, [r7, #4]
10001806:	68fa      	ldr	r2, [r7, #12]
10001808:	605a      	str	r2, [r3, #4]
}
1000180a:	46bd      	mov	sp, r7
1000180c:	b004      	add	sp, #16
1000180e:	bd80      	pop	{r7, pc}
10001810:	fffff3ff 	.word	0xfffff3ff

10001814 <XMC_CCU4_SLICE_StatusBitOverrideConfig>:

/* API to configure slice status bit override function */
void XMC_CCU4_SLICE_StatusBitOverrideConfig(XMC_CCU4_SLICE_t *const slice)
{
10001814:	b580      	push	{r7, lr}
10001816:	b084      	sub	sp, #16
10001818:	af00      	add	r7, sp, #0
1000181a:	6078      	str	r0, [r7, #4]
  uint32_t cmc;

  XMC_ASSERT("XMC_CCU4_SLICE_StatusBitOverrideConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  /* Bind the event with the override function */
  cmc = slice->CMC;
1000181c:	687b      	ldr	r3, [r7, #4]
1000181e:	685b      	ldr	r3, [r3, #4]
10001820:	60fb      	str	r3, [r7, #12]
  /* Map status bit trigger override to Event 1 &
         status bit value override to Event 2 */
  cmc &= ~((uint32_t) CCU4_CC4_CMC_OFS_Msk);
10001822:	68fb      	ldr	r3, [r7, #12]
10001824:	4a06      	ldr	r2, [pc, #24]	; (10001840 <XMC_CCU4_SLICE_StatusBitOverrideConfig+0x2c>)
10001826:	4013      	ands	r3, r2
10001828:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) 1) << CCU4_CC4_CMC_OFS_Pos;
1000182a:	68fb      	ldr	r3, [r7, #12]
1000182c:	2280      	movs	r2, #128	; 0x80
1000182e:	0252      	lsls	r2, r2, #9
10001830:	4313      	orrs	r3, r2
10001832:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
10001834:	687b      	ldr	r3, [r7, #4]
10001836:	68fa      	ldr	r2, [r7, #12]
10001838:	605a      	str	r2, [r3, #4]
}
1000183a:	46bd      	mov	sp, r7
1000183c:	b004      	add	sp, #16
1000183e:	bd80      	pop	{r7, pc}
10001840:	fffeffff 	.word	0xfffeffff

10001844 <XMC_CCU4_SLICE_TrapConfig>:

/* API to configure trap function */
void XMC_CCU4_SLICE_TrapConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_TRAP_EXIT_MODE_t exit_mode,
                               const bool synch_with_pwm)
{
10001844:	b580      	push	{r7, lr}
10001846:	b084      	sub	sp, #16
10001848:	af00      	add	r7, sp, #0
1000184a:	6078      	str	r0, [r7, #4]
1000184c:	1c08      	adds	r0, r1, #0
1000184e:	1c11      	adds	r1, r2, #0
10001850:	1cfb      	adds	r3, r7, #3
10001852:	1c02      	adds	r2, r0, #0
10001854:	701a      	strb	r2, [r3, #0]
10001856:	1cbb      	adds	r3, r7, #2
10001858:	1c0a      	adds	r2, r1, #0
1000185a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_TrapConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_TrapConfig:Invalid Exit Mode", ((exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC) || \
             (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)));

  /* First, Map trap function to Event 2 */
  cmc = slice->CMC;
1000185c:	687b      	ldr	r3, [r7, #4]
1000185e:	685b      	ldr	r3, [r3, #4]
10001860:	60bb      	str	r3, [r7, #8]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_TS_Msk);
10001862:	68bb      	ldr	r3, [r7, #8]
10001864:	4a17      	ldr	r2, [pc, #92]	; (100018c4 <XMC_CCU4_SLICE_TrapConfig+0x80>)
10001866:	4013      	ands	r3, r2
10001868:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) 1) << CCU4_CC4_CMC_TS_Pos;
1000186a:	68bb      	ldr	r3, [r7, #8]
1000186c:	2280      	movs	r2, #128	; 0x80
1000186e:	0292      	lsls	r2, r2, #10
10001870:	4313      	orrs	r3, r2
10001872:	60bb      	str	r3, [r7, #8]
  slice->CMC = cmc;
10001874:	687b      	ldr	r3, [r7, #4]
10001876:	68ba      	ldr	r2, [r7, #8]
10001878:	605a      	str	r2, [r3, #4]

  /* Next, Configure synchronization option */
  tc = slice->TC;
1000187a:	687b      	ldr	r3, [r7, #4]
1000187c:	695b      	ldr	r3, [r3, #20]
1000187e:	60fb      	str	r3, [r7, #12]

  if (synch_with_pwm == (bool) true)
10001880:	1cbb      	adds	r3, r7, #2
10001882:	781b      	ldrb	r3, [r3, #0]
10001884:	2b00      	cmp	r3, #0
10001886:	d005      	beq.n	10001894 <XMC_CCU4_SLICE_TrapConfig+0x50>
  {
    tc |= (uint32_t) CCU4_CC4_TC_TRPSE_Msk;
10001888:	68fb      	ldr	r3, [r7, #12]
1000188a:	2280      	movs	r2, #128	; 0x80
1000188c:	0392      	lsls	r2, r2, #14
1000188e:	4313      	orrs	r3, r2
10001890:	60fb      	str	r3, [r7, #12]
10001892:	e003      	b.n	1000189c <XMC_CCU4_SLICE_TrapConfig+0x58>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSE_Msk);
10001894:	68fb      	ldr	r3, [r7, #12]
10001896:	4a0c      	ldr	r2, [pc, #48]	; (100018c8 <XMC_CCU4_SLICE_TrapConfig+0x84>)
10001898:	4013      	ands	r3, r2
1000189a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure exit mode */
  if (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)
1000189c:	1cfb      	adds	r3, r7, #3
1000189e:	781b      	ldrb	r3, [r3, #0]
100018a0:	2b01      	cmp	r3, #1
100018a2:	d105      	bne.n	100018b0 <XMC_CCU4_SLICE_TrapConfig+0x6c>
  {
    tc |= (uint32_t) CCU4_CC4_TC_TRPSW_Msk;
100018a4:	68fb      	ldr	r3, [r7, #12]
100018a6:	2280      	movs	r2, #128	; 0x80
100018a8:	03d2      	lsls	r2, r2, #15
100018aa:	4313      	orrs	r3, r2
100018ac:	60fb      	str	r3, [r7, #12]
100018ae:	e003      	b.n	100018b8 <XMC_CCU4_SLICE_TrapConfig+0x74>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSW_Msk);
100018b0:	68fb      	ldr	r3, [r7, #12]
100018b2:	4a06      	ldr	r2, [pc, #24]	; (100018cc <XMC_CCU4_SLICE_TrapConfig+0x88>)
100018b4:	4013      	ands	r3, r2
100018b6:	60fb      	str	r3, [r7, #12]
  }

  slice->TC = tc;
100018b8:	687b      	ldr	r3, [r7, #4]
100018ba:	68fa      	ldr	r2, [r7, #12]
100018bc:	615a      	str	r2, [r3, #20]
}
100018be:	46bd      	mov	sp, r7
100018c0:	b004      	add	sp, #16
100018c2:	bd80      	pop	{r7, pc}
100018c4:	fffdffff 	.word	0xfffdffff
100018c8:	ffdfffff 	.word	0xffdfffff
100018cc:	ffbfffff 	.word	0xffbfffff

100018d0 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent>:

/* API to configure a slice Status Bit Override event */
void XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev1_config,
    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev2_config)
{
100018d0:	b580      	push	{r7, lr}
100018d2:	b086      	sub	sp, #24
100018d4:	af00      	add	r7, sp, #0
100018d6:	60f8      	str	r0, [r7, #12]
100018d8:	60b9      	str	r1, [r7, #8]
100018da:	607a      	str	r2, [r7, #4]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS1_EV2IS_Pos);
  ins |= ((uint32_t) ev2_config->mapped_input) << CCU4_CC4_INS1_EV2IS_Pos;

  slice->INS1 = ins;
#else
  ins = slice->INS;
100018dc:	68fb      	ldr	r3, [r7, #12]
100018de:	681b      	ldr	r3, [r3, #0]
100018e0:	617b      	str	r3, [r7, #20]

  /* Configure the edge sensitivity for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << CCU4_CC4_INS_EV1EM_Pos);
100018e2:	697b      	ldr	r3, [r7, #20]
100018e4:	4a2a      	ldr	r2, [pc, #168]	; (10001990 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xc0>)
100018e6:	4013      	ands	r3, r2
100018e8:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->edge) << CCU4_CC4_INS_EV1EM_Pos;
100018ea:	68bb      	ldr	r3, [r7, #8]
100018ec:	785b      	ldrb	r3, [r3, #1]
100018ee:	049b      	lsls	r3, r3, #18
100018f0:	697a      	ldr	r2, [r7, #20]
100018f2:	4313      	orrs	r3, r2
100018f4:	617b      	str	r3, [r7, #20]

  /* Configure the edge sensitivity for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << CCU4_CC4_INS_EV2EM_Pos);
100018f6:	697b      	ldr	r3, [r7, #20]
100018f8:	4a26      	ldr	r2, [pc, #152]	; (10001994 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xc4>)
100018fa:	4013      	ands	r3, r2
100018fc:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->edge) << CCU4_CC4_INS_EV2EM_Pos;
100018fe:	687b      	ldr	r3, [r7, #4]
10001900:	785b      	ldrb	r3, [r3, #1]
10001902:	051b      	lsls	r3, r3, #20
10001904:	697a      	ldr	r2, [r7, #20]
10001906:	4313      	orrs	r3, r2
10001908:	617b      	str	r3, [r7, #20]

  /* Configure the level sensitivity for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << CCU4_CC4_INS_EV1LM_Pos);
1000190a:	697b      	ldr	r3, [r7, #20]
1000190c:	4a22      	ldr	r2, [pc, #136]	; (10001998 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xc8>)
1000190e:	4013      	ands	r3, r2
10001910:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->level) << CCU4_CC4_INS_EV1LM_Pos;
10001912:	68bb      	ldr	r3, [r7, #8]
10001914:	789b      	ldrb	r3, [r3, #2]
10001916:	05db      	lsls	r3, r3, #23
10001918:	697a      	ldr	r2, [r7, #20]
1000191a:	4313      	orrs	r3, r2
1000191c:	617b      	str	r3, [r7, #20]

  /* Configure the level sensitivity for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << CCU4_CC4_INS_EV2LM_Pos);
1000191e:	697b      	ldr	r3, [r7, #20]
10001920:	4a1e      	ldr	r2, [pc, #120]	; (1000199c <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xcc>)
10001922:	4013      	ands	r3, r2
10001924:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->level) << CCU4_CC4_INS_EV2LM_Pos;
10001926:	687b      	ldr	r3, [r7, #4]
10001928:	789b      	ldrb	r3, [r3, #2]
1000192a:	061b      	lsls	r3, r3, #24
1000192c:	697a      	ldr	r2, [r7, #20]
1000192e:	4313      	orrs	r3, r2
10001930:	617b      	str	r3, [r7, #20]

  /* Configure the debounce filter for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << CCU4_CC4_INS_LPF1M_Pos);
10001932:	697b      	ldr	r3, [r7, #20]
10001934:	4a1a      	ldr	r2, [pc, #104]	; (100019a0 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xd0>)
10001936:	4013      	ands	r3, r2
10001938:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->duration) << CCU4_CC4_INS_LPF1M_Pos;
1000193a:	68bb      	ldr	r3, [r7, #8]
1000193c:	78db      	ldrb	r3, [r3, #3]
1000193e:	06db      	lsls	r3, r3, #27
10001940:	697a      	ldr	r2, [r7, #20]
10001942:	4313      	orrs	r3, r2
10001944:	617b      	str	r3, [r7, #20]

  /* Configure the debounce filter for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << CCU4_CC4_INS_LPF2M_Pos);
10001946:	697b      	ldr	r3, [r7, #20]
10001948:	4a16      	ldr	r2, [pc, #88]	; (100019a4 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xd4>)
1000194a:	4013      	ands	r3, r2
1000194c:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->duration) << CCU4_CC4_INS_LPF2M_Pos;
1000194e:	687b      	ldr	r3, [r7, #4]
10001950:	78db      	ldrb	r3, [r3, #3]
10001952:	075b      	lsls	r3, r3, #29
10001954:	697a      	ldr	r2, [r7, #20]
10001956:	4313      	orrs	r3, r2
10001958:	617b      	str	r3, [r7, #20]

  /* Next, the input for Event1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS_EV1IS_Pos);
1000195a:	697b      	ldr	r3, [r7, #20]
1000195c:	22f0      	movs	r2, #240	; 0xf0
1000195e:	4393      	bics	r3, r2
10001960:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->mapped_input) << CCU4_CC4_INS_EV1IS_Pos;
10001962:	68bb      	ldr	r3, [r7, #8]
10001964:	781b      	ldrb	r3, [r3, #0]
10001966:	011b      	lsls	r3, r3, #4
10001968:	697a      	ldr	r2, [r7, #20]
1000196a:	4313      	orrs	r3, r2
1000196c:	617b      	str	r3, [r7, #20]

  /* Finally, the input for Event2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS_EV2IS_Pos);
1000196e:	697b      	ldr	r3, [r7, #20]
10001970:	4a0d      	ldr	r2, [pc, #52]	; (100019a8 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent+0xd8>)
10001972:	4013      	ands	r3, r2
10001974:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->mapped_input) << CCU4_CC4_INS_EV2IS_Pos;
10001976:	687b      	ldr	r3, [r7, #4]
10001978:	781b      	ldrb	r3, [r3, #0]
1000197a:	021b      	lsls	r3, r3, #8
1000197c:	697a      	ldr	r2, [r7, #20]
1000197e:	4313      	orrs	r3, r2
10001980:	617b      	str	r3, [r7, #20]

  slice->INS = ins;
10001982:	68fb      	ldr	r3, [r7, #12]
10001984:	697a      	ldr	r2, [r7, #20]
10001986:	601a      	str	r2, [r3, #0]
#endif
}
10001988:	46bd      	mov	sp, r7
1000198a:	b006      	add	sp, #24
1000198c:	bd80      	pop	{r7, pc}
1000198e:	46c0      	nop			; (mov r8, r8)
10001990:	fff3ffff 	.word	0xfff3ffff
10001994:	ffcfffff 	.word	0xffcfffff
10001998:	ff7fffff 	.word	0xff7fffff
1000199c:	feffffff 	.word	0xfeffffff
100019a0:	e7ffffff 	.word	0xe7ffffff
100019a4:	9fffffff 	.word	0x9fffffff
100019a8:	fffff0ff 	.word	0xfffff0ff

100019ac <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
100019ac:	b580      	push	{r7, lr}
100019ae:	b088      	sub	sp, #32
100019b0:	af00      	add	r7, sp, #0
100019b2:	60f8      	str	r0, [r7, #12]
100019b4:	607a      	str	r2, [r7, #4]
100019b6:	230b      	movs	r3, #11
100019b8:	18fb      	adds	r3, r7, r3
100019ba:	1c0a      	adds	r2, r1, #0
100019bc:	701a      	strb	r2, [r3, #0]
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) || \
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period",
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
100019be:	231f      	movs	r3, #31
100019c0:	18fb      	adds	r3, r7, r3
100019c2:	220b      	movs	r2, #11
100019c4:	18ba      	adds	r2, r7, r2
100019c6:	7812      	ldrb	r2, [r2, #0]
100019c8:	3a01      	subs	r2, #1
100019ca:	701a      	strb	r2, [r3, #0]
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS1 = ins;

#else
  ins = slice->INS;
100019cc:	68fb      	ldr	r3, [r7, #12]
100019ce:	681b      	ldr	r3, [r3, #0]
100019d0:	61bb      	str	r3, [r7, #24]

  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS_EV0EM_Pos) + (uint8_t)(offset << 1U);
100019d2:	231f      	movs	r3, #31
100019d4:	18fb      	adds	r3, r7, r3
100019d6:	781b      	ldrb	r3, [r3, #0]
100019d8:	18db      	adds	r3, r3, r3
100019da:	b2da      	uxtb	r2, r3
100019dc:	2317      	movs	r3, #23
100019de:	18fb      	adds	r3, r7, r3
100019e0:	3210      	adds	r2, #16
100019e2:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
100019e4:	2317      	movs	r3, #23
100019e6:	18fb      	adds	r3, r7, r3
100019e8:	781b      	ldrb	r3, [r3, #0]
100019ea:	2203      	movs	r2, #3
100019ec:	409a      	lsls	r2, r3
100019ee:	1c13      	adds	r3, r2, #0
100019f0:	43da      	mvns	r2, r3
100019f2:	69bb      	ldr	r3, [r7, #24]
100019f4:	4013      	ands	r3, r2
100019f6:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->edge) << pos;
100019f8:	687b      	ldr	r3, [r7, #4]
100019fa:	785b      	ldrb	r3, [r3, #1]
100019fc:	1c1a      	adds	r2, r3, #0
100019fe:	2317      	movs	r3, #23
10001a00:	18fb      	adds	r3, r7, r3
10001a02:	781b      	ldrb	r3, [r3, #0]
10001a04:	409a      	lsls	r2, r3
10001a06:	1c13      	adds	r3, r2, #0
10001a08:	69ba      	ldr	r2, [r7, #24]
10001a0a:	4313      	orrs	r3, r2
10001a0c:	61bb      	str	r3, [r7, #24]

  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS_EV0LM_Pos) + offset;
10001a0e:	2317      	movs	r3, #23
10001a10:	18fb      	adds	r3, r7, r3
10001a12:	221f      	movs	r2, #31
10001a14:	18ba      	adds	r2, r7, r2
10001a16:	7812      	ldrb	r2, [r2, #0]
10001a18:	3216      	adds	r2, #22
10001a1a:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
10001a1c:	2317      	movs	r3, #23
10001a1e:	18fb      	adds	r3, r7, r3
10001a20:	781b      	ldrb	r3, [r3, #0]
10001a22:	2201      	movs	r2, #1
10001a24:	409a      	lsls	r2, r3
10001a26:	1c13      	adds	r3, r2, #0
10001a28:	43da      	mvns	r2, r3
10001a2a:	69bb      	ldr	r3, [r7, #24]
10001a2c:	4013      	ands	r3, r2
10001a2e:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->level) << pos;
10001a30:	687b      	ldr	r3, [r7, #4]
10001a32:	789b      	ldrb	r3, [r3, #2]
10001a34:	1c1a      	adds	r2, r3, #0
10001a36:	2317      	movs	r3, #23
10001a38:	18fb      	adds	r3, r7, r3
10001a3a:	781b      	ldrb	r3, [r3, #0]
10001a3c:	409a      	lsls	r2, r3
10001a3e:	1c13      	adds	r3, r2, #0
10001a40:	69ba      	ldr	r2, [r7, #24]
10001a42:	4313      	orrs	r3, r2
10001a44:	61bb      	str	r3, [r7, #24]

  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS_LPF0M_Pos) + (uint8_t)(offset << 1U);
10001a46:	231f      	movs	r3, #31
10001a48:	18fb      	adds	r3, r7, r3
10001a4a:	781b      	ldrb	r3, [r3, #0]
10001a4c:	18db      	adds	r3, r3, r3
10001a4e:	b2da      	uxtb	r2, r3
10001a50:	2317      	movs	r3, #23
10001a52:	18fb      	adds	r3, r7, r3
10001a54:	3219      	adds	r2, #25
10001a56:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
10001a58:	2317      	movs	r3, #23
10001a5a:	18fb      	adds	r3, r7, r3
10001a5c:	781b      	ldrb	r3, [r3, #0]
10001a5e:	2203      	movs	r2, #3
10001a60:	409a      	lsls	r2, r3
10001a62:	1c13      	adds	r3, r2, #0
10001a64:	43da      	mvns	r2, r3
10001a66:	69bb      	ldr	r3, [r7, #24]
10001a68:	4013      	ands	r3, r2
10001a6a:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->duration) << pos;
10001a6c:	687b      	ldr	r3, [r7, #4]
10001a6e:	78db      	ldrb	r3, [r3, #3]
10001a70:	1c1a      	adds	r2, r3, #0
10001a72:	2317      	movs	r3, #23
10001a74:	18fb      	adds	r3, r7, r3
10001a76:	781b      	ldrb	r3, [r3, #0]
10001a78:	409a      	lsls	r2, r3
10001a7a:	1c13      	adds	r3, r2, #0
10001a7c:	69ba      	ldr	r2, [r7, #24]
10001a7e:	4313      	orrs	r3, r2
10001a80:	61bb      	str	r3, [r7, #24]

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t)(offset << 2U);
10001a82:	2317      	movs	r3, #23
10001a84:	18fb      	adds	r3, r7, r3
10001a86:	221f      	movs	r2, #31
10001a88:	18ba      	adds	r2, r7, r2
10001a8a:	7812      	ldrb	r2, [r2, #0]
10001a8c:	0092      	lsls	r2, r2, #2
10001a8e:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
10001a90:	2317      	movs	r3, #23
10001a92:	18fb      	adds	r3, r7, r3
10001a94:	781b      	ldrb	r3, [r3, #0]
10001a96:	220f      	movs	r2, #15
10001a98:	409a      	lsls	r2, r3
10001a9a:	1c13      	adds	r3, r2, #0
10001a9c:	43da      	mvns	r2, r3
10001a9e:	69bb      	ldr	r3, [r7, #24]
10001aa0:	4013      	ands	r3, r2
10001aa2:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->mapped_input) << pos;
10001aa4:	687b      	ldr	r3, [r7, #4]
10001aa6:	781b      	ldrb	r3, [r3, #0]
10001aa8:	1c1a      	adds	r2, r3, #0
10001aaa:	2317      	movs	r3, #23
10001aac:	18fb      	adds	r3, r7, r3
10001aae:	781b      	ldrb	r3, [r3, #0]
10001ab0:	409a      	lsls	r2, r3
10001ab2:	1c13      	adds	r3, r2, #0
10001ab4:	69ba      	ldr	r2, [r7, #24]
10001ab6:	4313      	orrs	r3, r2
10001ab8:	61bb      	str	r3, [r7, #24]

  slice->INS = ins;
10001aba:	68fb      	ldr	r3, [r7, #12]
10001abc:	69ba      	ldr	r2, [r7, #24]
10001abe:	601a      	str	r2, [r3, #0]
#endif
}
10001ac0:	46bd      	mov	sp, r7
10001ac2:	b008      	add	sp, #32
10001ac4:	bd80      	pop	{r7, pc}
10001ac6:	46c0      	nop			; (mov r8, r8)

10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
10001ac8:	b580      	push	{r7, lr}
10001aca:	b086      	sub	sp, #24
10001acc:	af00      	add	r7, sp, #0
10001ace:	6078      	str	r0, [r7, #4]
10001ad0:	1c08      	adds	r0, r1, #0
10001ad2:	1c11      	adds	r1, r2, #0
10001ad4:	1cfb      	adds	r3, r7, #3
10001ad6:	1c02      	adds	r2, r0, #0
10001ad8:	701a      	strb	r2, [r3, #0]
10001ada:	1cbb      	adds	r3, r7, #2
10001adc:	1c0a      	adds	r2, r1, #0
10001ade:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  switch (event)
10001ae0:	1cfb      	adds	r3, r7, #3
10001ae2:	781b      	ldrb	r3, [r3, #0]
10001ae4:	2b0b      	cmp	r3, #11
10001ae6:	d820      	bhi.n	10001b2a <XMC_CCU4_SLICE_SetInterruptNode+0x62>
10001ae8:	009a      	lsls	r2, r3, #2
10001aea:	4b20      	ldr	r3, [pc, #128]	; (10001b6c <XMC_CCU4_SLICE_SetInterruptNode+0xa4>)
10001aec:	18d3      	adds	r3, r2, r3
10001aee:	681b      	ldr	r3, [r3, #0]
10001af0:	469f      	mov	pc, r3
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
10001af2:	2303      	movs	r3, #3
10001af4:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
10001af6:	2300      	movs	r3, #0
10001af8:	617b      	str	r3, [r7, #20]
      break;
10001afa:	e01b      	b.n	10001b34 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
10001afc:	230c      	movs	r3, #12
10001afe:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
10001b00:	2302      	movs	r3, #2
10001b02:	617b      	str	r3, [r7, #20]
      break;
10001b04:	e016      	b.n	10001b34 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
10001b06:	23c0      	movs	r3, #192	; 0xc0
10001b08:	009b      	lsls	r3, r3, #2
10001b0a:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
10001b0c:	2308      	movs	r3, #8
10001b0e:	617b      	str	r3, [r7, #20]
      break;
10001b10:	e010      	b.n	10001b34 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
10001b12:	23c0      	movs	r3, #192	; 0xc0
10001b14:	011b      	lsls	r3, r3, #4
10001b16:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
10001b18:	230a      	movs	r3, #10
10001b1a:	617b      	str	r3, [r7, #20]
      break;
10001b1c:	e00a      	b.n	10001b34 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
10001b1e:	23c0      	movs	r3, #192	; 0xc0
10001b20:	019b      	lsls	r3, r3, #6
10001b22:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
10001b24:	230c      	movs	r3, #12
10001b26:	617b      	str	r3, [r7, #20]
      break;
10001b28:	e004      	b.n	10001b34 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>
	  
	default:
	  mask = 0;
10001b2a:	2300      	movs	r3, #0
10001b2c:	613b      	str	r3, [r7, #16]
	  pos = 0;
10001b2e:	2300      	movs	r3, #0
10001b30:	617b      	str	r3, [r7, #20]
	  break;
10001b32:	46c0      	nop			; (mov r8, r8)
  }

  if (mask != 0)
10001b34:	693b      	ldr	r3, [r7, #16]
10001b36:	2b00      	cmp	r3, #0
10001b38:	d014      	beq.n	10001b64 <XMC_CCU4_SLICE_SetInterruptNode+0x9c>
  {
    srs = slice->SRS;
10001b3a:	687b      	ldr	r3, [r7, #4]
10001b3c:	22a8      	movs	r2, #168	; 0xa8
10001b3e:	589b      	ldr	r3, [r3, r2]
10001b40:	60fb      	str	r3, [r7, #12]
    srs &= ~mask;
10001b42:	693b      	ldr	r3, [r7, #16]
10001b44:	43da      	mvns	r2, r3
10001b46:	68fb      	ldr	r3, [r7, #12]
10001b48:	4013      	ands	r3, r2
10001b4a:	60fb      	str	r3, [r7, #12]
    srs |= (uint32_t)sr << pos;
10001b4c:	1cbb      	adds	r3, r7, #2
10001b4e:	781a      	ldrb	r2, [r3, #0]
10001b50:	697b      	ldr	r3, [r7, #20]
10001b52:	409a      	lsls	r2, r3
10001b54:	1c13      	adds	r3, r2, #0
10001b56:	68fa      	ldr	r2, [r7, #12]
10001b58:	4313      	orrs	r3, r2
10001b5a:	60fb      	str	r3, [r7, #12]
    slice->SRS = srs;
10001b5c:	687b      	ldr	r3, [r7, #4]
10001b5e:	21a8      	movs	r1, #168	; 0xa8
10001b60:	68fa      	ldr	r2, [r7, #12]
10001b62:	505a      	str	r2, [r3, r1]
  }
}
10001b64:	46bd      	mov	sp, r7
10001b66:	b006      	add	sp, #24
10001b68:	bd80      	pop	{r7, pc}
10001b6a:	46c0      	nop			; (mov r8, r8)
10001b6c:	100073d0 	.word	0x100073d0

10001b70 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
10001b70:	b580      	push	{r7, lr}
10001b72:	b082      	sub	sp, #8
10001b74:	af00      	add	r7, sp, #0
10001b76:	6078      	str	r0, [r7, #4]
10001b78:	1c08      	adds	r0, r1, #0
10001b7a:	1c11      	adds	r1, r2, #0
10001b7c:	1cfb      	adds	r3, r7, #3
10001b7e:	1c02      	adds	r2, r0, #0
10001b80:	701a      	strb	r2, [r3, #0]
10001b82:	1cbb      	adds	r3, r7, #2
10001b84:	1c0a      	adds	r2, r1, #0
10001b86:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10001b88:	687b      	ldr	r3, [r7, #4]
10001b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10001b8c:	1cfa      	adds	r2, r7, #3
10001b8e:	7812      	ldrb	r2, [r2, #0]
10001b90:	0052      	lsls	r2, r2, #1
10001b92:	1c11      	adds	r1, r2, #0
10001b94:	2203      	movs	r2, #3
10001b96:	408a      	lsls	r2, r1
10001b98:	43d2      	mvns	r2, r2
10001b9a:	401a      	ands	r2, r3
10001b9c:	687b      	ldr	r3, [r7, #4]
10001b9e:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
10001ba0:	687b      	ldr	r3, [r7, #4]
10001ba2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10001ba4:	1cbb      	adds	r3, r7, #2
10001ba6:	781b      	ldrb	r3, [r3, #0]
10001ba8:	1cf9      	adds	r1, r7, #3
10001baa:	7809      	ldrb	r1, [r1, #0]
10001bac:	0049      	lsls	r1, r1, #1
10001bae:	408b      	lsls	r3, r1
10001bb0:	431a      	orrs	r2, r3
10001bb2:	687b      	ldr	r3, [r7, #4]
10001bb4:	675a      	str	r2, [r3, #116]	; 0x74
}
10001bb6:	46bd      	mov	sp, r7
10001bb8:	b002      	add	sp, #8
10001bba:	bd80      	pop	{r7, pc}

10001bbc <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
10001bbc:	b580      	push	{r7, lr}
10001bbe:	af00      	add	r7, sp, #0
#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
10001bc0:	2001      	movs	r0, #1
10001bc2:	f7ff fba3 	bl	1000130c <XMC_SCU_CLOCK_UngatePeripheralClock>

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
#endif
}
10001bc6:	46bd      	mov	sp, r7
10001bc8:	bd80      	pop	{r7, pc}
10001bca:	46c0      	nop			; (mov r8, r8)

10001bcc <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
10001bcc:	b580      	push	{r7, lr}
10001bce:	b084      	sub	sp, #16
10001bd0:	af00      	add	r7, sp, #0
10001bd2:	6078      	str	r0, [r7, #4]
10001bd4:	6039      	str	r1, [r7, #0]
#if (UC_SERIES == XMC14)
  XMC_SCU_CLOCK_SetAdcClockSrc(XMC_SCU_CLOCK_ADCCLKSRC_48MHZ);
#endif

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
10001bd6:	f7ff fff1 	bl	10001bbc <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
10001bda:	683b      	ldr	r3, [r7, #0]
10001bdc:	691a      	ldr	r2, [r3, #16]
10001bde:	687b      	ldr	r3, [r7, #4]
10001be0:	601a      	str	r2, [r3, #0]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
10001be2:	683b      	ldr	r3, [r7, #0]
10001be4:	685a      	ldr	r2, [r3, #4]
10001be6:	687b      	ldr	r3, [r7, #4]
10001be8:	21a0      	movs	r1, #160	; 0xa0
10001bea:	505a      	str	r2, [r3, r1]

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
10001bec:	683b      	ldr	r3, [r7, #0]
10001bee:	689a      	ldr	r2, [r3, #8]
10001bf0:	687b      	ldr	r3, [r7, #4]
10001bf2:	21a4      	movs	r1, #164	; 0xa4
10001bf4:	505a      	str	r2, [r3, r1]


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
10001bf6:	683b      	ldr	r3, [r7, #0]
10001bf8:	68d9      	ldr	r1, [r3, #12]
10001bfa:	687a      	ldr	r2, [r7, #4]
10001bfc:	23a0      	movs	r3, #160	; 0xa0
10001bfe:	009b      	lsls	r3, r3, #2
10001c00:	50d1      	str	r1, [r2, r3]

  /* Configure the SHS register that are needed for XMC11xx devices*/
#if (XMC_VADC_GROUP_AVAILABLE == 0U)

  /* Enabling the Analog part of the converter*/
  reg = SHS0->SHSCFG  | SHS_SHSCFG_SCWC_Msk;
10001c02:	4b09      	ldr	r3, [pc, #36]	; (10001c28 <XMC_VADC_GLOBAL_Init+0x5c>)
10001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10001c06:	2280      	movs	r2, #128	; 0x80
10001c08:	0212      	lsls	r2, r2, #8
10001c0a:	4313      	orrs	r3, r2
10001c0c:	60fb      	str	r3, [r7, #12]
  reg &= ~(SHS_SHSCFG_ANOFF_Msk);
10001c0e:	68fb      	ldr	r3, [r7, #12]
10001c10:	4a06      	ldr	r2, [pc, #24]	; (10001c2c <XMC_VADC_GLOBAL_Init+0x60>)
10001c12:	4013      	ands	r3, r2
10001c14:	60fb      	str	r3, [r7, #12]
  SHS0->SHSCFG = reg;
10001c16:	4b04      	ldr	r3, [pc, #16]	; (10001c28 <XMC_VADC_GLOBAL_Init+0x5c>)
10001c18:	68fa      	ldr	r2, [r7, #12]
10001c1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
10001c1c:	4b04      	ldr	r3, [pc, #16]	; (10001c30 <XMC_VADC_GLOBAL_Init+0x64>)
10001c1e:	2201      	movs	r2, #1
10001c20:	601a      	str	r2, [r3, #0]
#endif

}
10001c22:	46bd      	mov	sp, r7
10001c24:	b004      	add	sp, #16
10001c26:	bd80      	pop	{r7, pc}
10001c28:	48034000 	.word	0x48034000
10001c2c:	ffffefff 	.word	0xffffefff
10001c30:	40010500 	.word	0x40010500

10001c34 <XMC_VADC_GLOBAL_InputClassInit>:

/* API to Set the Global IClass registers*/
void XMC_VADC_GLOBAL_InputClassInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CLASS_t config,
                                    const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
10001c34:	b580      	push	{r7, lr}
10001c36:	b084      	sub	sp, #16
10001c38:	af00      	add	r7, sp, #0
10001c3a:	60f8      	str	r0, [r7, #12]
10001c3c:	60b9      	str	r1, [r7, #8]
10001c3e:	603b      	str	r3, [r7, #0]
10001c40:	1dfb      	adds	r3, r7, #7
10001c42:	701a      	strb	r2, [r3, #0]
#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  if (conv_type == XMC_VADC_GROUP_CONV_STD )
  {
#endif
    XMC_UNUSED_ARG(conv_type);
    global_ptr->GLOBICLASS[set_num] = config.globiclass &
10001c44:	68bb      	ldr	r3, [r7, #8]
10001c46:	4a05      	ldr	r2, [pc, #20]	; (10001c5c <XMC_VADC_GLOBAL_InputClassInit+0x28>)
10001c48:	4013      	ands	r3, r2
10001c4a:	1c19      	adds	r1, r3, #0
10001c4c:	68fb      	ldr	r3, [r7, #12]
10001c4e:	683a      	ldr	r2, [r7, #0]
10001c50:	3228      	adds	r2, #40	; 0x28
10001c52:	0092      	lsls	r2, r2, #2
10001c54:	50d1      	str	r1, [r2, r3]
  else
  {
    global_ptr->GLOBICLASS[set_num] = config.globiclass & (uint32_t)(VADC_GLOBICLASS_CME_Msk | VADC_GLOBICLASS_STCE_Msk);
  }
#endif
}
10001c56:	46bd      	mov	sp, r7
10001c58:	b004      	add	sp, #16
10001c5a:	bd80      	pop	{r7, pc}
10001c5c:	0000071f 	.word	0x0000071f

10001c60 <XMC_VADC_GLOBAL_StartupCalibration>:

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
10001c60:	b580      	push	{r7, lr}
10001c62:	b082      	sub	sp, #8
10001c64:	af00      	add	r7, sp, #0
10001c66:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
10001c68:	687b      	ldr	r3, [r7, #4]
10001c6a:	2280      	movs	r2, #128	; 0x80
10001c6c:	589b      	ldr	r3, [r3, r2]
10001c6e:	2280      	movs	r2, #128	; 0x80
10001c70:	0612      	lsls	r2, r2, #24
10001c72:	431a      	orrs	r2, r3
10001c74:	687b      	ldr	r3, [r7, #4]
10001c76:	2180      	movs	r1, #128	; 0x80
10001c78:	505a      	str	r2, [r3, r1]
    }
  }
#else

  /* Loop until calibration is started */
  while ((((SHS0->SHSCFG) & (uint32_t)SHS_SHSCFG_STATE_Msk) >> (uint32_t)SHS_SHSCFG_STATE_Pos) !=
10001c7a:	e000      	b.n	10001c7e <XMC_VADC_GLOBAL_StartupCalibration+0x1e>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE  )
  {
    __NOP();
10001c7c:	46c0      	nop			; (mov r8, r8)
    }
  }
#else

  /* Loop until calibration is started */
  while ((((SHS0->SHSCFG) & (uint32_t)SHS_SHSCFG_STATE_Msk) >> (uint32_t)SHS_SHSCFG_STATE_Pos) !=
10001c7e:	4b07      	ldr	r3, [pc, #28]	; (10001c9c <XMC_VADC_GLOBAL_StartupCalibration+0x3c>)
10001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10001c82:	0f1b      	lsrs	r3, r3, #28
10001c84:	2b03      	cmp	r3, #3
10001c86:	d1f9      	bne.n	10001c7c <XMC_VADC_GLOBAL_StartupCalibration+0x1c>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE  )
  {
    __NOP();
  }
  /* Loop until it finishes calibration */
  while ((((SHS0->SHSCFG) & (uint32_t)SHS_SHSCFG_STATE_Msk) >> (uint32_t)SHS_SHSCFG_STATE_Pos) ==
10001c88:	e000      	b.n	10001c8c <XMC_VADC_GLOBAL_StartupCalibration+0x2c>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    __NOP();
10001c8a:	46c0      	nop			; (mov r8, r8)
         XMC_VADC_SHS_START_UP_CAL_ACTIVE  )
  {
    __NOP();
  }
  /* Loop until it finishes calibration */
  while ((((SHS0->SHSCFG) & (uint32_t)SHS_SHSCFG_STATE_Msk) >> (uint32_t)SHS_SHSCFG_STATE_Pos) ==
10001c8c:	4b03      	ldr	r3, [pc, #12]	; (10001c9c <XMC_VADC_GLOBAL_StartupCalibration+0x3c>)
10001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10001c90:	0f1b      	lsrs	r3, r3, #28
10001c92:	2b03      	cmp	r3, #3
10001c94:	d0f9      	beq.n	10001c8a <XMC_VADC_GLOBAL_StartupCalibration+0x2a>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    __NOP();
  }
#endif
}
10001c96:	46bd      	mov	sp, r7
10001c98:	b002      	add	sp, #8
10001c9a:	bd80      	pop	{r7, pc}
10001c9c:	48034000 	.word	0x48034000

10001ca0 <XMC_VADC_GLOBAL_SetResultEventInterruptNode>:
}
#endif

/* API to bind result event with a service request line */
void XMC_VADC_GLOBAL_SetResultEventInterruptNode(XMC_VADC_GLOBAL_t *const global_ptr, XMC_VADC_SR_t sr)
{
10001ca0:	b580      	push	{r7, lr}
10001ca2:	b084      	sub	sp, #16
10001ca4:	af00      	add	r7, sp, #0
10001ca6:	6078      	str	r0, [r7, #4]
10001ca8:	1c0a      	adds	r2, r1, #0
10001caa:	1cfb      	adds	r3, r7, #3
10001cac:	701a      	strb	r2, [r3, #0]
  uint32_t node;

  XMC_ASSERT("XMC_VADC_GLOBAL_SetResultEventInterruptNode:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_SetResultEventInterruptNode:Wrong SR Number", (sr <= XMC_VADC_SR_SHARED_SR3))

  if (sr >= XMC_VADC_SR_SHARED_SR0)
10001cae:	1cfb      	adds	r3, r7, #3
10001cb0:	781b      	ldrb	r3, [r3, #0]
10001cb2:	2b03      	cmp	r3, #3
10001cb4:	d904      	bls.n	10001cc0 <XMC_VADC_GLOBAL_SetResultEventInterruptNode+0x20>
  {
    node = (uint32_t)sr - (uint32_t)XMC_VADC_SR_SHARED_SR0;
10001cb6:	1cfb      	adds	r3, r7, #3
10001cb8:	781b      	ldrb	r3, [r3, #0]
10001cba:	3b04      	subs	r3, #4
10001cbc:	60fb      	str	r3, [r7, #12]
10001cbe:	e002      	b.n	10001cc6 <XMC_VADC_GLOBAL_SetResultEventInterruptNode+0x26>
  }
  else
  {
    node = (uint32_t)sr;
10001cc0:	1cfb      	adds	r3, r7, #3
10001cc2:	781b      	ldrb	r3, [r3, #0]
10001cc4:	60fb      	str	r3, [r7, #12]
  }

  global_ptr->GLOBEVNP &= ~((uint32_t)VADC_GLOBEVNP_REV0NP_Msk);
10001cc6:	687a      	ldr	r2, [r7, #4]
10001cc8:	23a0      	movs	r3, #160	; 0xa0
10001cca:	005b      	lsls	r3, r3, #1
10001ccc:	58d3      	ldr	r3, [r2, r3]
10001cce:	4a0b      	ldr	r2, [pc, #44]	; (10001cfc <XMC_VADC_GLOBAL_SetResultEventInterruptNode+0x5c>)
10001cd0:	4013      	ands	r3, r2
10001cd2:	1c19      	adds	r1, r3, #0
10001cd4:	687a      	ldr	r2, [r7, #4]
10001cd6:	23a0      	movs	r3, #160	; 0xa0
10001cd8:	005b      	lsls	r3, r3, #1
10001cda:	50d1      	str	r1, [r2, r3]
  global_ptr->GLOBEVNP |= (uint32_t)(node << VADC_GLOBEVNP_REV0NP_Pos);
10001cdc:	687a      	ldr	r2, [r7, #4]
10001cde:	23a0      	movs	r3, #160	; 0xa0
10001ce0:	005b      	lsls	r3, r3, #1
10001ce2:	58d2      	ldr	r2, [r2, r3]
10001ce4:	68fb      	ldr	r3, [r7, #12]
10001ce6:	041b      	lsls	r3, r3, #16
10001ce8:	431a      	orrs	r2, r3
10001cea:	1c11      	adds	r1, r2, #0
10001cec:	687a      	ldr	r2, [r7, #4]
10001cee:	23a0      	movs	r3, #160	; 0xa0
10001cf0:	005b      	lsls	r3, r3, #1
10001cf2:	50d1      	str	r1, [r2, r3]
}
10001cf4:	46bd      	mov	sp, r7
10001cf6:	b004      	add	sp, #16
10001cf8:	bd80      	pop	{r7, pc}
10001cfa:	46c0      	nop			; (mov r8, r8)
10001cfc:	fff0ffff 	.word	0xfff0ffff

10001d00 <XMC_VADC_GLOBAL_BackgroundInit>:
}
#endif

/* API to initialize background scan request source hardware */
void XMC_VADC_GLOBAL_BackgroundInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_BACKGROUND_CONFIG_t *config)
{
10001d00:	b580      	push	{r7, lr}
10001d02:	b082      	sub	sp, #8
10001d04:	af00      	add	r7, sp, #0
10001d06:	6078      	str	r0, [r7, #4]
10001d08:	6039      	str	r1, [r7, #0]

  }
#endif

  /* program BRSCTRL register */
  global_ptr->BRSCTRL = (uint32_t)(config->asctrl | (uint32_t)VADC_BRSCTRL_XTWC_Msk | (uint32_t)VADC_BRSCTRL_GTWC_Msk);
10001d0a:	683b      	ldr	r3, [r7, #0]
10001d0c:	685b      	ldr	r3, [r3, #4]
10001d0e:	4a09      	ldr	r2, [pc, #36]	; (10001d34 <XMC_VADC_GLOBAL_BackgroundInit+0x34>)
10001d10:	431a      	orrs	r2, r3
10001d12:	1c11      	adds	r1, r2, #0
10001d14:	687a      	ldr	r2, [r7, #4]
10001d16:	2380      	movs	r3, #128	; 0x80
10001d18:	009b      	lsls	r3, r3, #2
10001d1a:	50d1      	str	r1, [r2, r3]

  /* program BRSMR register */
  global_ptr->BRSMR = (uint32_t)((config->asmr) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_BRSMR_ENGT_Pos));
10001d1c:	683b      	ldr	r3, [r7, #0]
10001d1e:	689b      	ldr	r3, [r3, #8]
10001d20:	2201      	movs	r2, #1
10001d22:	431a      	orrs	r2, r3
10001d24:	1c11      	adds	r1, r2, #0
10001d26:	687a      	ldr	r2, [r7, #4]
10001d28:	2381      	movs	r3, #129	; 0x81
10001d2a:	009b      	lsls	r3, r3, #2
10001d2c:	50d1      	str	r1, [r2, r3]
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }
#endif

}
10001d2e:	46bd      	mov	sp, r7
10001d30:	b002      	add	sp, #8
10001d32:	bd80      	pop	{r7, pc}
10001d34:	00808000 	.word	0x00808000

10001d38 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
10001d38:	b580      	push	{r7, lr}
10001d3a:	b084      	sub	sp, #16
10001d3c:	af00      	add	r7, sp, #0
10001d3e:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
10001d40:	4b14      	ldr	r3, [pc, #80]	; (10001d94 <_sbrk+0x5c>)
10001d42:	681b      	ldr	r3, [r3, #0]
10001d44:	2b00      	cmp	r3, #0
10001d46:	d102      	bne.n	10001d4e <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
10001d48:	4b12      	ldr	r3, [pc, #72]	; (10001d94 <_sbrk+0x5c>)
10001d4a:	4a13      	ldr	r2, [pc, #76]	; (10001d98 <_sbrk+0x60>)
10001d4c:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
10001d4e:	4b11      	ldr	r3, [pc, #68]	; (10001d94 <_sbrk+0x5c>)
10001d50:	681b      	ldr	r3, [r3, #0]
10001d52:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
10001d54:	687b      	ldr	r3, [r7, #4]
10001d56:	3303      	adds	r3, #3
10001d58:	2203      	movs	r2, #3
10001d5a:	4393      	bics	r3, r2
10001d5c:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
10001d5e:	4b0d      	ldr	r3, [pc, #52]	; (10001d94 <_sbrk+0x5c>)
10001d60:	681a      	ldr	r2, [r3, #0]
10001d62:	687b      	ldr	r3, [r7, #4]
10001d64:	18d2      	adds	r2, r2, r3
10001d66:	4b0d      	ldr	r3, [pc, #52]	; (10001d9c <_sbrk+0x64>)
10001d68:	429a      	cmp	r2, r3
10001d6a:	d207      	bcs.n	10001d7c <_sbrk+0x44>
  {
    heap_ptr += nbytes;
10001d6c:	4b09      	ldr	r3, [pc, #36]	; (10001d94 <_sbrk+0x5c>)
10001d6e:	681a      	ldr	r2, [r3, #0]
10001d70:	687b      	ldr	r3, [r7, #4]
10001d72:	18d2      	adds	r2, r2, r3
10001d74:	4b07      	ldr	r3, [pc, #28]	; (10001d94 <_sbrk+0x5c>)
10001d76:	601a      	str	r2, [r3, #0]
    return (base);
10001d78:	68fb      	ldr	r3, [r7, #12]
10001d7a:	e006      	b.n	10001d8a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
10001d7c:	f001 ff22 	bl	10003bc4 <__errno>
10001d80:	1c03      	adds	r3, r0, #0
10001d82:	220c      	movs	r2, #12
10001d84:	601a      	str	r2, [r3, #0]
    return ((caddr_t)-1);
10001d86:	2301      	movs	r3, #1
10001d88:	425b      	negs	r3, r3
  }
}
10001d8a:	1c18      	adds	r0, r3, #0
10001d8c:	46bd      	mov	sp, r7
10001d8e:	b004      	add	sp, #16
10001d90:	bd80      	pop	{r7, pc}
10001d92:	46c0      	nop			; (mov r8, r8)
10001d94:	20000644 	.word	0x20000644
10001d98:	200007d0 	.word	0x200007d0
10001d9c:	20003ffc 	.word	0x20003ffc

10001da0 <_init>:

/* Init */
void _init(void)
{}
10001da0:	b580      	push	{r7, lr}
10001da2:	af00      	add	r7, sp, #0
10001da4:	46bd      	mov	sp, r7
10001da6:	bd80      	pop	{r7, pc}

10001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10001da8:	b5b0      	push	{r4, r5, r7, lr}
10001daa:	b082      	sub	sp, #8
10001dac:	af00      	add	r7, sp, #0
10001dae:	1c02      	adds	r2, r0, #0
10001db0:	6039      	str	r1, [r7, #0]
10001db2:	1dfb      	adds	r3, r7, #7
10001db4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10001db6:	1dfb      	adds	r3, r7, #7
10001db8:	781b      	ldrb	r3, [r3, #0]
10001dba:	2b7f      	cmp	r3, #127	; 0x7f
10001dbc:	d827      	bhi.n	10001e0e <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10001dbe:	4c2d      	ldr	r4, [pc, #180]	; (10001e74 <__NVIC_SetPriority+0xcc>)
10001dc0:	1dfb      	adds	r3, r7, #7
10001dc2:	781b      	ldrb	r3, [r3, #0]
10001dc4:	b25b      	sxtb	r3, r3
10001dc6:	089b      	lsrs	r3, r3, #2
10001dc8:	492a      	ldr	r1, [pc, #168]	; (10001e74 <__NVIC_SetPriority+0xcc>)
10001dca:	1dfa      	adds	r2, r7, #7
10001dcc:	7812      	ldrb	r2, [r2, #0]
10001dce:	b252      	sxtb	r2, r2
10001dd0:	0892      	lsrs	r2, r2, #2
10001dd2:	32c0      	adds	r2, #192	; 0xc0
10001dd4:	0092      	lsls	r2, r2, #2
10001dd6:	5852      	ldr	r2, [r2, r1]
10001dd8:	1df9      	adds	r1, r7, #7
10001dda:	7809      	ldrb	r1, [r1, #0]
10001ddc:	1c08      	adds	r0, r1, #0
10001dde:	2103      	movs	r1, #3
10001de0:	4001      	ands	r1, r0
10001de2:	00c9      	lsls	r1, r1, #3
10001de4:	1c08      	adds	r0, r1, #0
10001de6:	21ff      	movs	r1, #255	; 0xff
10001de8:	4081      	lsls	r1, r0
10001dea:	43c9      	mvns	r1, r1
10001dec:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10001dee:	683a      	ldr	r2, [r7, #0]
10001df0:	0192      	lsls	r2, r2, #6
10001df2:	20ff      	movs	r0, #255	; 0xff
10001df4:	4002      	ands	r2, r0
10001df6:	1df8      	adds	r0, r7, #7
10001df8:	7800      	ldrb	r0, [r0, #0]
10001dfa:	1c05      	adds	r5, r0, #0
10001dfc:	2003      	movs	r0, #3
10001dfe:	4028      	ands	r0, r5
10001e00:	00c0      	lsls	r0, r0, #3
10001e02:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10001e04:	430a      	orrs	r2, r1
10001e06:	33c0      	adds	r3, #192	; 0xc0
10001e08:	009b      	lsls	r3, r3, #2
10001e0a:	511a      	str	r2, [r3, r4]
10001e0c:	e02e      	b.n	10001e6c <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10001e0e:	4c1a      	ldr	r4, [pc, #104]	; (10001e78 <__NVIC_SetPriority+0xd0>)
10001e10:	1dfb      	adds	r3, r7, #7
10001e12:	781b      	ldrb	r3, [r3, #0]
10001e14:	1c1a      	adds	r2, r3, #0
10001e16:	230f      	movs	r3, #15
10001e18:	4013      	ands	r3, r2
10001e1a:	3b08      	subs	r3, #8
10001e1c:	0899      	lsrs	r1, r3, #2
10001e1e:	4a16      	ldr	r2, [pc, #88]	; (10001e78 <__NVIC_SetPriority+0xd0>)
10001e20:	1dfb      	adds	r3, r7, #7
10001e22:	781b      	ldrb	r3, [r3, #0]
10001e24:	1c18      	adds	r0, r3, #0
10001e26:	230f      	movs	r3, #15
10001e28:	4003      	ands	r3, r0
10001e2a:	3b08      	subs	r3, #8
10001e2c:	089b      	lsrs	r3, r3, #2
10001e2e:	3306      	adds	r3, #6
10001e30:	009b      	lsls	r3, r3, #2
10001e32:	18d3      	adds	r3, r2, r3
10001e34:	685b      	ldr	r3, [r3, #4]
10001e36:	1dfa      	adds	r2, r7, #7
10001e38:	7812      	ldrb	r2, [r2, #0]
10001e3a:	1c10      	adds	r0, r2, #0
10001e3c:	2203      	movs	r2, #3
10001e3e:	4002      	ands	r2, r0
10001e40:	00d2      	lsls	r2, r2, #3
10001e42:	1c10      	adds	r0, r2, #0
10001e44:	22ff      	movs	r2, #255	; 0xff
10001e46:	4082      	lsls	r2, r0
10001e48:	43d2      	mvns	r2, r2
10001e4a:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10001e4c:	683b      	ldr	r3, [r7, #0]
10001e4e:	019b      	lsls	r3, r3, #6
10001e50:	20ff      	movs	r0, #255	; 0xff
10001e52:	4003      	ands	r3, r0
10001e54:	1df8      	adds	r0, r7, #7
10001e56:	7800      	ldrb	r0, [r0, #0]
10001e58:	1c05      	adds	r5, r0, #0
10001e5a:	2003      	movs	r0, #3
10001e5c:	4028      	ands	r0, r5
10001e5e:	00c0      	lsls	r0, r0, #3
10001e60:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10001e62:	431a      	orrs	r2, r3
10001e64:	1d8b      	adds	r3, r1, #6
10001e66:	009b      	lsls	r3, r3, #2
10001e68:	18e3      	adds	r3, r4, r3
10001e6a:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10001e6c:	46bd      	mov	sp, r7
10001e6e:	b002      	add	sp, #8
10001e70:	bdb0      	pop	{r4, r5, r7, pc}
10001e72:	46c0      	nop			; (mov r8, r8)
10001e74:	e000e100 	.word	0xe000e100
10001e78:	e000ed00 	.word	0xe000ed00

10001e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10001e7c:	b580      	push	{r7, lr}
10001e7e:	b082      	sub	sp, #8
10001e80:	af00      	add	r7, sp, #0
10001e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
10001e84:	687b      	ldr	r3, [r7, #4]
10001e86:	3b01      	subs	r3, #1
10001e88:	4a0c      	ldr	r2, [pc, #48]	; (10001ebc <SysTick_Config+0x40>)
10001e8a:	4293      	cmp	r3, r2
10001e8c:	d901      	bls.n	10001e92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
10001e8e:	2301      	movs	r3, #1
10001e90:	e010      	b.n	10001eb4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
10001e92:	4b0b      	ldr	r3, [pc, #44]	; (10001ec0 <SysTick_Config+0x44>)
10001e94:	687a      	ldr	r2, [r7, #4]
10001e96:	3a01      	subs	r2, #1
10001e98:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
10001e9a:	2301      	movs	r3, #1
10001e9c:	425b      	negs	r3, r3
10001e9e:	1c18      	adds	r0, r3, #0
10001ea0:	2103      	movs	r1, #3
10001ea2:	f7ff ff81 	bl	10001da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
10001ea6:	4b06      	ldr	r3, [pc, #24]	; (10001ec0 <SysTick_Config+0x44>)
10001ea8:	2200      	movs	r2, #0
10001eaa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10001eac:	4b04      	ldr	r3, [pc, #16]	; (10001ec0 <SysTick_Config+0x44>)
10001eae:	2207      	movs	r2, #7
10001eb0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
10001eb2:	2300      	movs	r3, #0
}
10001eb4:	1c18      	adds	r0, r3, #0
10001eb6:	46bd      	mov	sp, r7
10001eb8:	b002      	add	sp, #8
10001eba:	bd80      	pop	{r7, pc}
10001ebc:	00ffffff 	.word	0x00ffffff
10001ec0:	e000e010 	.word	0xe000e010

10001ec4 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
10001ec4:	b590      	push	{r4, r7, lr}
10001ec6:	b087      	sub	sp, #28
10001ec8:	af00      	add	r7, sp, #0
10001eca:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
10001ecc:	230f      	movs	r3, #15
10001ece:	18fb      	adds	r3, r7, r3
10001ed0:	2200      	movs	r2, #0
10001ed2:	701a      	strb	r2, [r3, #0]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
10001ed4:	496b      	ldr	r1, [pc, #428]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001ed6:	687a      	ldr	r2, [r7, #4]
10001ed8:	1c13      	adds	r3, r2, #0
10001eda:	00db      	lsls	r3, r3, #3
10001edc:	189b      	adds	r3, r3, r2
10001ede:	009b      	lsls	r3, r3, #2
10001ee0:	18cb      	adds	r3, r1, r3
10001ee2:	3318      	adds	r3, #24
10001ee4:	681b      	ldr	r3, [r3, #0]
10001ee6:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
10001ee8:	4b67      	ldr	r3, [pc, #412]	; (10002088 <SYSTIMER_lInsertTimerList+0x1c4>)
10001eea:	681b      	ldr	r3, [r3, #0]
10001eec:	2b00      	cmp	r3, #0
10001eee:	d109      	bne.n	10001f04 <SYSTIMER_lInsertTimerList+0x40>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
10001ef0:	687a      	ldr	r2, [r7, #4]
10001ef2:	1c13      	adds	r3, r2, #0
10001ef4:	00db      	lsls	r3, r3, #3
10001ef6:	189b      	adds	r3, r3, r2
10001ef8:	009b      	lsls	r3, r3, #2
10001efa:	4a62      	ldr	r2, [pc, #392]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001efc:	189a      	adds	r2, r3, r2
10001efe:	4b62      	ldr	r3, [pc, #392]	; (10002088 <SYSTIMER_lInsertTimerList+0x1c4>)
10001f00:	601a      	str	r2, [r3, #0]
10001f02:	e0bc      	b.n	1000207e <SYSTIMER_lInsertTimerList+0x1ba>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
10001f04:	4b60      	ldr	r3, [pc, #384]	; (10002088 <SYSTIMER_lInsertTimerList+0x1c4>)
10001f06:	681b      	ldr	r3, [r3, #0]
10001f08:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
10001f0a:	68bb      	ldr	r3, [r7, #8]
10001f0c:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
10001f0e:	e0aa      	b.n	10002066 <SYSTIMER_lInsertTimerList+0x1a2>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
10001f10:	697b      	ldr	r3, [r7, #20]
10001f12:	699b      	ldr	r3, [r3, #24]
10001f14:	1c1a      	adds	r2, r3, #0
10001f16:	693b      	ldr	r3, [r7, #16]
10001f18:	1a9b      	subs	r3, r3, r2
10001f1a:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
10001f1c:	693b      	ldr	r3, [r7, #16]
10001f1e:	2b00      	cmp	r3, #0
10001f20:	dc77      	bgt.n	10002012 <SYSTIMER_lInsertTimerList+0x14e>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
10001f22:	697b      	ldr	r3, [r7, #20]
10001f24:	685b      	ldr	r3, [r3, #4]
10001f26:	2b00      	cmp	r3, #0
10001f28:	d025      	beq.n	10001f76 <SYSTIMER_lInsertTimerList+0xb2>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
10001f2a:	697b      	ldr	r3, [r7, #20]
10001f2c:	685a      	ldr	r2, [r3, #4]
10001f2e:	6879      	ldr	r1, [r7, #4]
10001f30:	1c0b      	adds	r3, r1, #0
10001f32:	00db      	lsls	r3, r3, #3
10001f34:	185b      	adds	r3, r3, r1
10001f36:	009b      	lsls	r3, r3, #2
10001f38:	4952      	ldr	r1, [pc, #328]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001f3a:	185b      	adds	r3, r3, r1
10001f3c:	6013      	str	r3, [r2, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
10001f3e:	697b      	ldr	r3, [r7, #20]
10001f40:	6859      	ldr	r1, [r3, #4]
10001f42:	4850      	ldr	r0, [pc, #320]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001f44:	687a      	ldr	r2, [r7, #4]
10001f46:	1c13      	adds	r3, r2, #0
10001f48:	00db      	lsls	r3, r3, #3
10001f4a:	189b      	adds	r3, r3, r2
10001f4c:	009b      	lsls	r3, r3, #2
10001f4e:	18c3      	adds	r3, r0, r3
10001f50:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
10001f52:	494c      	ldr	r1, [pc, #304]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001f54:	687a      	ldr	r2, [r7, #4]
10001f56:	1c13      	adds	r3, r2, #0
10001f58:	00db      	lsls	r3, r3, #3
10001f5a:	189b      	adds	r3, r3, r2
10001f5c:	009b      	lsls	r3, r3, #2
10001f5e:	697a      	ldr	r2, [r7, #20]
10001f60:	505a      	str	r2, [r3, r1]
          object_ptr->prev = &g_timer_tbl[tbl_index];
10001f62:	687a      	ldr	r2, [r7, #4]
10001f64:	1c13      	adds	r3, r2, #0
10001f66:	00db      	lsls	r3, r3, #3
10001f68:	189b      	adds	r3, r3, r2
10001f6a:	009b      	lsls	r3, r3, #2
10001f6c:	4a45      	ldr	r2, [pc, #276]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001f6e:	189a      	adds	r2, r3, r2
10001f70:	697b      	ldr	r3, [r7, #20]
10001f72:	605a      	str	r2, [r3, #4]
10001f74:	e01b      	b.n	10001fae <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
10001f76:	4b44      	ldr	r3, [pc, #272]	; (10002088 <SYSTIMER_lInsertTimerList+0x1c4>)
10001f78:	6818      	ldr	r0, [r3, #0]
10001f7a:	4942      	ldr	r1, [pc, #264]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001f7c:	687a      	ldr	r2, [r7, #4]
10001f7e:	1c13      	adds	r3, r2, #0
10001f80:	00db      	lsls	r3, r3, #3
10001f82:	189b      	adds	r3, r3, r2
10001f84:	009b      	lsls	r3, r3, #2
10001f86:	5058      	str	r0, [r3, r1]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
10001f88:	4b3f      	ldr	r3, [pc, #252]	; (10002088 <SYSTIMER_lInsertTimerList+0x1c4>)
10001f8a:	681a      	ldr	r2, [r3, #0]
10001f8c:	6879      	ldr	r1, [r7, #4]
10001f8e:	1c0b      	adds	r3, r1, #0
10001f90:	00db      	lsls	r3, r3, #3
10001f92:	185b      	adds	r3, r3, r1
10001f94:	009b      	lsls	r3, r3, #2
10001f96:	493b      	ldr	r1, [pc, #236]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001f98:	185b      	adds	r3, r3, r1
10001f9a:	6053      	str	r3, [r2, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
10001f9c:	687a      	ldr	r2, [r7, #4]
10001f9e:	1c13      	adds	r3, r2, #0
10001fa0:	00db      	lsls	r3, r3, #3
10001fa2:	189b      	adds	r3, r3, r2
10001fa4:	009b      	lsls	r3, r3, #2
10001fa6:	4a37      	ldr	r2, [pc, #220]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001fa8:	189a      	adds	r2, r3, r2
10001faa:	4b37      	ldr	r3, [pc, #220]	; (10002088 <SYSTIMER_lInsertTimerList+0x1c4>)
10001fac:	601a      	str	r2, [r3, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
10001fae:	4935      	ldr	r1, [pc, #212]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001fb0:	687a      	ldr	r2, [r7, #4]
10001fb2:	1c13      	adds	r3, r2, #0
10001fb4:	00db      	lsls	r3, r3, #3
10001fb6:	189b      	adds	r3, r3, r2
10001fb8:	009b      	lsls	r3, r3, #2
10001fba:	585b      	ldr	r3, [r3, r1]
10001fbc:	699a      	ldr	r2, [r3, #24]
10001fbe:	693b      	ldr	r3, [r7, #16]
10001fc0:	18d1      	adds	r1, r2, r3
10001fc2:	4830      	ldr	r0, [pc, #192]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001fc4:	687a      	ldr	r2, [r7, #4]
10001fc6:	1c13      	adds	r3, r2, #0
10001fc8:	00db      	lsls	r3, r3, #3
10001fca:	189b      	adds	r3, r3, r2
10001fcc:	009b      	lsls	r3, r3, #2
10001fce:	18c3      	adds	r3, r0, r3
10001fd0:	3318      	adds	r3, #24
10001fd2:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
10001fd4:	492b      	ldr	r1, [pc, #172]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001fd6:	687a      	ldr	r2, [r7, #4]
10001fd8:	1c13      	adds	r3, r2, #0
10001fda:	00db      	lsls	r3, r3, #3
10001fdc:	189b      	adds	r3, r3, r2
10001fde:	009b      	lsls	r3, r3, #2
10001fe0:	585a      	ldr	r2, [r3, r1]
10001fe2:	4828      	ldr	r0, [pc, #160]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001fe4:	6879      	ldr	r1, [r7, #4]
10001fe6:	1c0b      	adds	r3, r1, #0
10001fe8:	00db      	lsls	r3, r3, #3
10001fea:	185b      	adds	r3, r3, r1
10001fec:	009b      	lsls	r3, r3, #2
10001fee:	581b      	ldr	r3, [r3, r0]
10001ff0:	6998      	ldr	r0, [r3, #24]
10001ff2:	4c24      	ldr	r4, [pc, #144]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10001ff4:	6879      	ldr	r1, [r7, #4]
10001ff6:	1c0b      	adds	r3, r1, #0
10001ff8:	00db      	lsls	r3, r3, #3
10001ffa:	185b      	adds	r3, r3, r1
10001ffc:	009b      	lsls	r3, r3, #2
10001ffe:	18e3      	adds	r3, r4, r3
10002000:	3318      	adds	r3, #24
10002002:	681b      	ldr	r3, [r3, #0]
10002004:	1ac3      	subs	r3, r0, r3
10002006:	6193      	str	r3, [r2, #24]
        found_flag = true;
10002008:	230f      	movs	r3, #15
1000200a:	18fb      	adds	r3, r7, r3
1000200c:	2201      	movs	r2, #1
1000200e:	701a      	strb	r2, [r3, #0]
10002010:	e026      	b.n	10002060 <SYSTIMER_lInsertTimerList+0x19c>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
10002012:	693b      	ldr	r3, [r7, #16]
10002014:	2b00      	cmp	r3, #0
10002016:	dd23      	ble.n	10002060 <SYSTIMER_lInsertTimerList+0x19c>
10002018:	697b      	ldr	r3, [r7, #20]
1000201a:	681b      	ldr	r3, [r3, #0]
1000201c:	2b00      	cmp	r3, #0
1000201e:	d11f      	bne.n	10002060 <SYSTIMER_lInsertTimerList+0x19c>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
10002020:	4918      	ldr	r1, [pc, #96]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10002022:	687a      	ldr	r2, [r7, #4]
10002024:	1c13      	adds	r3, r2, #0
10002026:	00db      	lsls	r3, r3, #3
10002028:	189b      	adds	r3, r3, r2
1000202a:	009b      	lsls	r3, r3, #2
1000202c:	18cb      	adds	r3, r1, r3
1000202e:	697a      	ldr	r2, [r7, #20]
10002030:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
10002032:	687a      	ldr	r2, [r7, #4]
10002034:	1c13      	adds	r3, r2, #0
10002036:	00db      	lsls	r3, r3, #3
10002038:	189b      	adds	r3, r3, r2
1000203a:	009b      	lsls	r3, r3, #2
1000203c:	4a11      	ldr	r2, [pc, #68]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
1000203e:	189a      	adds	r2, r3, r2
10002040:	697b      	ldr	r3, [r7, #20]
10002042:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
10002044:	6939      	ldr	r1, [r7, #16]
10002046:	480f      	ldr	r0, [pc, #60]	; (10002084 <SYSTIMER_lInsertTimerList+0x1c0>)
10002048:	687a      	ldr	r2, [r7, #4]
1000204a:	1c13      	adds	r3, r2, #0
1000204c:	00db      	lsls	r3, r3, #3
1000204e:	189b      	adds	r3, r3, r2
10002050:	009b      	lsls	r3, r3, #2
10002052:	18c3      	adds	r3, r0, r3
10002054:	3318      	adds	r3, #24
10002056:	6019      	str	r1, [r3, #0]
          found_flag = true;
10002058:	230f      	movs	r3, #15
1000205a:	18fb      	adds	r3, r7, r3
1000205c:	2201      	movs	r2, #1
1000205e:	701a      	strb	r2, [r3, #0]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
10002060:	697b      	ldr	r3, [r7, #20]
10002062:	681b      	ldr	r3, [r3, #0]
10002064:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
10002066:	697b      	ldr	r3, [r7, #20]
10002068:	2b00      	cmp	r3, #0
1000206a:	d008      	beq.n	1000207e <SYSTIMER_lInsertTimerList+0x1ba>
1000206c:	230f      	movs	r3, #15
1000206e:	18fb      	adds	r3, r7, r3
10002070:	781b      	ldrb	r3, [r3, #0]
10002072:	2201      	movs	r2, #1
10002074:	4053      	eors	r3, r2
10002076:	b2db      	uxtb	r3, r3
10002078:	2b00      	cmp	r3, #0
1000207a:	d000      	beq.n	1000207e <SYSTIMER_lInsertTimerList+0x1ba>
1000207c:	e748      	b.n	10001f10 <SYSTIMER_lInsertTimerList+0x4c>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
1000207e:	46bd      	mov	sp, r7
10002080:	b007      	add	sp, #28
10002082:	bd90      	pop	{r4, r7, pc}
10002084:	200006a8 	.word	0x200006a8
10002088:	20000648 	.word	0x20000648

1000208c <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
1000208c:	b580      	push	{r7, lr}
1000208e:	b084      	sub	sp, #16
10002090:	af00      	add	r7, sp, #0
10002092:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
10002094:	687a      	ldr	r2, [r7, #4]
10002096:	1c13      	adds	r3, r2, #0
10002098:	00db      	lsls	r3, r3, #3
1000209a:	189b      	adds	r3, r3, r2
1000209c:	009b      	lsls	r3, r3, #2
1000209e:	4a28      	ldr	r2, [pc, #160]	; (10002140 <SYSTIMER_lRemoveTimerList+0xb4>)
100020a0:	189b      	adds	r3, r3, r2
100020a2:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
100020a4:	68fb      	ldr	r3, [r7, #12]
100020a6:	685b      	ldr	r3, [r3, #4]
100020a8:	2b00      	cmp	r3, #0
100020aa:	d107      	bne.n	100020bc <SYSTIMER_lRemoveTimerList+0x30>
100020ac:	68fb      	ldr	r3, [r7, #12]
100020ae:	681b      	ldr	r3, [r3, #0]
100020b0:	2b00      	cmp	r3, #0
100020b2:	d103      	bne.n	100020bc <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
100020b4:	4b23      	ldr	r3, [pc, #140]	; (10002144 <SYSTIMER_lRemoveTimerList+0xb8>)
100020b6:	2200      	movs	r2, #0
100020b8:	601a      	str	r2, [r3, #0]
100020ba:	e03d      	b.n	10002138 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
100020bc:	68fb      	ldr	r3, [r7, #12]
100020be:	685b      	ldr	r3, [r3, #4]
100020c0:	2b00      	cmp	r3, #0
100020c2:	d114      	bne.n	100020ee <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
100020c4:	68fb      	ldr	r3, [r7, #12]
100020c6:	681a      	ldr	r2, [r3, #0]
100020c8:	4b1e      	ldr	r3, [pc, #120]	; (10002144 <SYSTIMER_lRemoveTimerList+0xb8>)
100020ca:	601a      	str	r2, [r3, #0]
    g_timer_list->prev = NULL;
100020cc:	4b1d      	ldr	r3, [pc, #116]	; (10002144 <SYSTIMER_lRemoveTimerList+0xb8>)
100020ce:	681b      	ldr	r3, [r3, #0]
100020d0:	2200      	movs	r2, #0
100020d2:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
100020d4:	4b1b      	ldr	r3, [pc, #108]	; (10002144 <SYSTIMER_lRemoveTimerList+0xb8>)
100020d6:	681b      	ldr	r3, [r3, #0]
100020d8:	4a1a      	ldr	r2, [pc, #104]	; (10002144 <SYSTIMER_lRemoveTimerList+0xb8>)
100020da:	6812      	ldr	r2, [r2, #0]
100020dc:	6991      	ldr	r1, [r2, #24]
100020de:	68fa      	ldr	r2, [r7, #12]
100020e0:	6992      	ldr	r2, [r2, #24]
100020e2:	188a      	adds	r2, r1, r2
100020e4:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
100020e6:	68fb      	ldr	r3, [r7, #12]
100020e8:	2200      	movs	r2, #0
100020ea:	601a      	str	r2, [r3, #0]
100020ec:	e024      	b.n	10002138 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
100020ee:	68fb      	ldr	r3, [r7, #12]
100020f0:	681b      	ldr	r3, [r3, #0]
100020f2:	2b00      	cmp	r3, #0
100020f4:	d107      	bne.n	10002106 <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
100020f6:	68fb      	ldr	r3, [r7, #12]
100020f8:	685b      	ldr	r3, [r3, #4]
100020fa:	2200      	movs	r2, #0
100020fc:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
100020fe:	68fb      	ldr	r3, [r7, #12]
10002100:	2200      	movs	r2, #0
10002102:	605a      	str	r2, [r3, #4]
10002104:	e018      	b.n	10002138 <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
10002106:	68fb      	ldr	r3, [r7, #12]
10002108:	685b      	ldr	r3, [r3, #4]
1000210a:	68fa      	ldr	r2, [r7, #12]
1000210c:	6812      	ldr	r2, [r2, #0]
1000210e:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
10002110:	68fb      	ldr	r3, [r7, #12]
10002112:	681b      	ldr	r3, [r3, #0]
10002114:	68fa      	ldr	r2, [r7, #12]
10002116:	6852      	ldr	r2, [r2, #4]
10002118:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
1000211a:	68fb      	ldr	r3, [r7, #12]
1000211c:	681b      	ldr	r3, [r3, #0]
1000211e:	68fa      	ldr	r2, [r7, #12]
10002120:	6812      	ldr	r2, [r2, #0]
10002122:	6991      	ldr	r1, [r2, #24]
10002124:	68fa      	ldr	r2, [r7, #12]
10002126:	6992      	ldr	r2, [r2, #24]
10002128:	188a      	adds	r2, r1, r2
1000212a:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
1000212c:	68fb      	ldr	r3, [r7, #12]
1000212e:	2200      	movs	r2, #0
10002130:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
10002132:	68fb      	ldr	r3, [r7, #12]
10002134:	2200      	movs	r2, #0
10002136:	605a      	str	r2, [r3, #4]
  }
}
10002138:	46bd      	mov	sp, r7
1000213a:	b004      	add	sp, #16
1000213c:	bd80      	pop	{r7, pc}
1000213e:	46c0      	nop			; (mov r8, r8)
10002140:	200006a8 	.word	0x200006a8
10002144:	20000648 	.word	0x20000648

10002148 <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
10002148:	b580      	push	{r7, lr}
1000214a:	b082      	sub	sp, #8
1000214c:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
1000214e:	4b2f      	ldr	r3, [pc, #188]	; (1000220c <SYSTIMER_lTimerHandler+0xc4>)
10002150:	681b      	ldr	r3, [r3, #0]
10002152:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
10002154:	e050      	b.n	100021f8 <SYSTIMER_lTimerHandler+0xb0>
  {
    if (true == object_ptr->delete_swtmr)
10002156:	687b      	ldr	r3, [r7, #4]
10002158:	2220      	movs	r2, #32
1000215a:	5c9b      	ldrb	r3, [r3, r2]
1000215c:	2b00      	cmp	r3, #0
1000215e:	d013      	beq.n	10002188 <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10002160:	687b      	ldr	r3, [r7, #4]
10002162:	695b      	ldr	r3, [r3, #20]
10002164:	1c18      	adds	r0, r3, #0
10002166:	f7ff ff91 	bl	1000208c <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
1000216a:	687b      	ldr	r3, [r7, #4]
1000216c:	2200      	movs	r2, #0
1000216e:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
10002170:	687b      	ldr	r3, [r7, #4]
10002172:	695b      	ldr	r3, [r3, #20]
10002174:	1c1a      	adds	r2, r3, #0
10002176:	2301      	movs	r3, #1
10002178:	4093      	lsls	r3, r2
1000217a:	43da      	mvns	r2, r3
1000217c:	4b24      	ldr	r3, [pc, #144]	; (10002210 <SYSTIMER_lTimerHandler+0xc8>)
1000217e:	681b      	ldr	r3, [r3, #0]
10002180:	401a      	ands	r2, r3
10002182:	4b23      	ldr	r3, [pc, #140]	; (10002210 <SYSTIMER_lTimerHandler+0xc8>)
10002184:	601a      	str	r2, [r3, #0]
10002186:	e034      	b.n	100021f2 <SYSTIMER_lTimerHandler+0xaa>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
10002188:	687b      	ldr	r3, [r7, #4]
1000218a:	7b1b      	ldrb	r3, [r3, #12]
1000218c:	2b00      	cmp	r3, #0
1000218e:	d112      	bne.n	100021b6 <SYSTIMER_lTimerHandler+0x6e>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
10002190:	687b      	ldr	r3, [r7, #4]
10002192:	7b5b      	ldrb	r3, [r3, #13]
10002194:	2b01      	cmp	r3, #1
10002196:	d12c      	bne.n	100021f2 <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10002198:	687b      	ldr	r3, [r7, #4]
1000219a:	695b      	ldr	r3, [r3, #20]
1000219c:	1c18      	adds	r0, r3, #0
1000219e:	f7ff ff75 	bl	1000208c <SYSTIMER_lRemoveTimerList>
        /* Set timer status as SYSTIMER_STATE_STOPPED */
        object_ptr->state = SYSTIMER_STATE_STOPPED;
100021a2:	687b      	ldr	r3, [r7, #4]
100021a4:	2202      	movs	r2, #2
100021a6:	735a      	strb	r2, [r3, #13]
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
100021a8:	687b      	ldr	r3, [r7, #4]
100021aa:	689a      	ldr	r2, [r3, #8]
100021ac:	687b      	ldr	r3, [r7, #4]
100021ae:	691b      	ldr	r3, [r3, #16]
100021b0:	1c18      	adds	r0, r3, #0
100021b2:	4790      	blx	r2
100021b4:	e01d      	b.n	100021f2 <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
100021b6:	687b      	ldr	r3, [r7, #4]
100021b8:	7b1b      	ldrb	r3, [r3, #12]
100021ba:	2b01      	cmp	r3, #1
100021bc:	d118      	bne.n	100021f0 <SYSTIMER_lTimerHandler+0xa8>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
100021be:	687b      	ldr	r3, [r7, #4]
100021c0:	7b5b      	ldrb	r3, [r3, #13]
100021c2:	2b01      	cmp	r3, #1
100021c4:	d115      	bne.n	100021f2 <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
100021c6:	687b      	ldr	r3, [r7, #4]
100021c8:	695b      	ldr	r3, [r3, #20]
100021ca:	1c18      	adds	r0, r3, #0
100021cc:	f7ff ff5e 	bl	1000208c <SYSTIMER_lRemoveTimerList>
        /* Reset timer tick */
        object_ptr->count = object_ptr->reload;
100021d0:	687b      	ldr	r3, [r7, #4]
100021d2:	69da      	ldr	r2, [r3, #28]
100021d4:	687b      	ldr	r3, [r7, #4]
100021d6:	619a      	str	r2, [r3, #24]
        /* Insert timer into timer list */
        SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
100021d8:	687b      	ldr	r3, [r7, #4]
100021da:	695b      	ldr	r3, [r3, #20]
100021dc:	1c18      	adds	r0, r3, #0
100021de:	f7ff fe71 	bl	10001ec4 <SYSTIMER_lInsertTimerList>
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
100021e2:	687b      	ldr	r3, [r7, #4]
100021e4:	689a      	ldr	r2, [r3, #8]
100021e6:	687b      	ldr	r3, [r7, #4]
100021e8:	691b      	ldr	r3, [r3, #16]
100021ea:	1c18      	adds	r0, r3, #0
100021ec:	4790      	blx	r2
100021ee:	e000      	b.n	100021f2 <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    else
    {
      break;
100021f0:	e009      	b.n	10002206 <SYSTIMER_lTimerHandler+0xbe>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
100021f2:	4b06      	ldr	r3, [pc, #24]	; (1000220c <SYSTIMER_lTimerHandler+0xc4>)
100021f4:	681b      	ldr	r3, [r3, #0]
100021f6:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
100021f8:	687b      	ldr	r3, [r7, #4]
100021fa:	2b00      	cmp	r3, #0
100021fc:	d003      	beq.n	10002206 <SYSTIMER_lTimerHandler+0xbe>
100021fe:	687b      	ldr	r3, [r7, #4]
10002200:	699b      	ldr	r3, [r3, #24]
10002202:	2b00      	cmp	r3, #0
10002204:	d0a7      	beq.n	10002156 <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
10002206:	46bd      	mov	sp, r7
10002208:	b002      	add	sp, #8
1000220a:	bd80      	pop	{r7, pc}
1000220c:	20000648 	.word	0x20000648
10002210:	2000064c 	.word	0x2000064c

10002214 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
10002214:	b580      	push	{r7, lr}
10002216:	b082      	sub	sp, #8
10002218:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
1000221a:	4b0e      	ldr	r3, [pc, #56]	; (10002254 <SysTick_Handler+0x40>)
1000221c:	681b      	ldr	r3, [r3, #0]
1000221e:	607b      	str	r3, [r7, #4]
  g_systick_count++;
10002220:	4b0d      	ldr	r3, [pc, #52]	; (10002258 <SysTick_Handler+0x44>)
10002222:	681b      	ldr	r3, [r3, #0]
10002224:	1c5a      	adds	r2, r3, #1
10002226:	4b0c      	ldr	r3, [pc, #48]	; (10002258 <SysTick_Handler+0x44>)
10002228:	601a      	str	r2, [r3, #0]

  if (NULL != object_ptr)
1000222a:	687b      	ldr	r3, [r7, #4]
1000222c:	2b00      	cmp	r3, #0
1000222e:	d00e      	beq.n	1000224e <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
10002230:	687b      	ldr	r3, [r7, #4]
10002232:	699b      	ldr	r3, [r3, #24]
10002234:	2b01      	cmp	r3, #1
10002236:	d905      	bls.n	10002244 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
10002238:	687b      	ldr	r3, [r7, #4]
1000223a:	699b      	ldr	r3, [r3, #24]
1000223c:	1e5a      	subs	r2, r3, #1
1000223e:	687b      	ldr	r3, [r7, #4]
10002240:	619a      	str	r2, [r3, #24]
10002242:	e004      	b.n	1000224e <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
10002244:	687b      	ldr	r3, [r7, #4]
10002246:	2200      	movs	r2, #0
10002248:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
1000224a:	f7ff ff7d 	bl	10002148 <SYSTIMER_lTimerHandler>
    }
  }
}
1000224e:	46bd      	mov	sp, r7
10002250:	b002      	add	sp, #8
10002252:	bd80      	pop	{r7, pc}
10002254:	20000648 	.word	0x20000648
10002258:	20000650 	.word	0x20000650

1000225c <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
1000225c:	b580      	push	{r7, lr}
1000225e:	b084      	sub	sp, #16
10002260:	af00      	add	r7, sp, #0
10002262:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
10002264:	230f      	movs	r3, #15
10002266:	18fb      	adds	r3, r7, r3
10002268:	2200      	movs	r2, #0
1000226a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
1000226c:	687b      	ldr	r3, [r7, #4]
1000226e:	781b      	ldrb	r3, [r3, #0]
10002270:	2201      	movs	r2, #1
10002272:	4053      	eors	r3, r2
10002274:	b2db      	uxtb	r3, r3
10002276:	2b00      	cmp	r3, #0
10002278:	d020      	beq.n	100022bc <SYSTIMER_Init+0x60>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
1000227a:	4b14      	ldr	r3, [pc, #80]	; (100022cc <SYSTIMER_Init+0x70>)
1000227c:	2200      	movs	r2, #0
1000227e:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
10002280:	23fa      	movs	r3, #250	; 0xfa
10002282:	01db      	lsls	r3, r3, #7
10002284:	1c18      	adds	r0, r3, #0
10002286:	f7ff fdf9 	bl	10001e7c <SysTick_Config>
1000228a:	1c02      	adds	r2, r0, #0
1000228c:	230f      	movs	r3, #15
1000228e:	18fb      	adds	r3, r7, r3
10002290:	701a      	strb	r2, [r3, #0]

    if (SYSTIMER_STATUS_FAILURE == status)
10002292:	230f      	movs	r3, #15
10002294:	18fb      	adds	r3, r7, r3
10002296:	781b      	ldrb	r3, [r3, #0]
10002298:	2b01      	cmp	r3, #1
1000229a:	d00f      	beq.n	100022bc <SYSTIMER_Init+0x60>
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
1000229c:	2301      	movs	r3, #1
1000229e:	425b      	negs	r3, r3
100022a0:	1c18      	adds	r0, r3, #0
100022a2:	2103      	movs	r1, #3
100022a4:	f7ff fd80 	bl	10001da8 <__NVIC_SetPriority>
#endif      
      g_timer_tracker = 0U;
100022a8:	4b09      	ldr	r3, [pc, #36]	; (100022d0 <SYSTIMER_Init+0x74>)
100022aa:	2200      	movs	r2, #0
100022ac:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
100022ae:	687b      	ldr	r3, [r7, #4]
100022b0:	2201      	movs	r2, #1
100022b2:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
100022b4:	230f      	movs	r3, #15
100022b6:	18fb      	adds	r3, r7, r3
100022b8:	2200      	movs	r2, #0
100022ba:	701a      	strb	r2, [r3, #0]
    }
  }

  return (status);
100022bc:	230f      	movs	r3, #15
100022be:	18fb      	adds	r3, r7, r3
100022c0:	781b      	ldrb	r3, [r3, #0]
}
100022c2:	1c18      	adds	r0, r3, #0
100022c4:	46bd      	mov	sp, r7
100022c6:	b004      	add	sp, #16
100022c8:	bd80      	pop	{r7, pc}
100022ca:	46c0      	nop			; (mov r8, r8)
100022cc:	20000648 	.word	0x20000648
100022d0:	2000064c 	.word	0x2000064c

100022d4 <SYSTIMER_GetTime>:

/*
 *  API to get the current SysTick time in microsecond.
 */
uint32_t SYSTIMER_GetTime(void)
{
100022d4:	b580      	push	{r7, lr}
100022d6:	af00      	add	r7, sp, #0
  return (g_systick_count * SYSTIMER_TICK_PERIOD_US);
100022d8:	4b03      	ldr	r3, [pc, #12]	; (100022e8 <SYSTIMER_GetTime+0x14>)
100022da:	681b      	ldr	r3, [r3, #0]
100022dc:	22fa      	movs	r2, #250	; 0xfa
100022de:	0092      	lsls	r2, r2, #2
100022e0:	4353      	muls	r3, r2
}
100022e2:	1c18      	adds	r0, r3, #0
100022e4:	46bd      	mov	sp, r7
100022e6:	bd80      	pop	{r7, pc}
100022e8:	20000650 	.word	0x20000650

100022ec <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
100022ec:	b580      	push	{r7, lr}
100022ee:	b082      	sub	sp, #8
100022f0:	af00      	add	r7, sp, #0
100022f2:	6078      	str	r0, [r7, #4]
100022f4:	1c0a      	adds	r2, r1, #0
100022f6:	1cfb      	adds	r3, r7, #3
100022f8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
100022fa:	1cfb      	adds	r3, r7, #3
100022fc:	781b      	ldrb	r3, [r3, #0]
100022fe:	2201      	movs	r2, #1
10002300:	409a      	lsls	r2, r3
10002302:	687b      	ldr	r3, [r7, #4]
10002304:	60da      	str	r2, [r3, #12]
}
10002306:	46bd      	mov	sp, r7
10002308:	b002      	add	sp, #8
1000230a:	bd80      	pop	{r7, pc}

1000230c <XMC_CCU4_SLICE_EnableTrap>:
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_TrapConfig()<BR> XMC_CCU4_SLICE_DisableTrap()<BR> XMC_CCU4_SLICE_ConfigureEvent()<BR>
 *  XMC_CCU4_SLICE_SetInput().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableTrap(XMC_CCU4_SLICE_t *const slice)
{
1000230c:	b580      	push	{r7, lr}
1000230e:	b082      	sub	sp, #8
10002310:	af00      	add	r7, sp, #0
10002312:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableTrap:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TC |= (uint32_t) CCU4_CC4_TC_TRAPE_Msk;
10002314:	687b      	ldr	r3, [r7, #4]
10002316:	695b      	ldr	r3, [r3, #20]
10002318:	2280      	movs	r2, #128	; 0x80
1000231a:	0292      	lsls	r2, r2, #10
1000231c:	431a      	orrs	r2, r3
1000231e:	687b      	ldr	r3, [r7, #4]
10002320:	615a      	str	r2, [r3, #20]
}
10002322:	46bd      	mov	sp, r7
10002324:	b002      	add	sp, #8
10002326:	bd80      	pop	{r7, pc}

10002328 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
10002328:	b580      	push	{r7, lr}
1000232a:	b082      	sub	sp, #8
1000232c:	af00      	add	r7, sp, #0
1000232e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
10002330:	687b      	ldr	r3, [r7, #4]
10002332:	2201      	movs	r2, #1
10002334:	60da      	str	r2, [r3, #12]
}
10002336:	46bd      	mov	sp, r7
10002338:	b002      	add	sp, #8
1000233a:	bd80      	pop	{r7, pc}

1000233c <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
1000233c:	b580      	push	{r7, lr}
1000233e:	b082      	sub	sp, #8
10002340:	af00      	add	r7, sp, #0
10002342:	6078      	str	r0, [r7, #4]
10002344:	1c0a      	adds	r2, r1, #0
10002346:	1cbb      	adds	r3, r7, #2
10002348:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
1000234a:	1cbb      	adds	r3, r7, #2
1000234c:	881a      	ldrh	r2, [r3, #0]
1000234e:	687b      	ldr	r3, [r7, #4]
10002350:	635a      	str	r2, [r3, #52]	; 0x34
}
10002352:	46bd      	mov	sp, r7
10002354:	b002      	add	sp, #8
10002356:	bd80      	pop	{r7, pc}

10002358 <XMC_CCU4_SLICE_GetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_SetTimerPeriodMatch().
 */
__STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerPeriodMatch(const XMC_CCU4_SLICE_t *const slice)
{
10002358:	b580      	push	{r7, lr}
1000235a:	b082      	sub	sp, #8
1000235c:	af00      	add	r7, sp, #0
1000235e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  return ((uint16_t)slice->PR);
10002360:	687b      	ldr	r3, [r7, #4]
10002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10002364:	b29b      	uxth	r3, r3
}
10002366:	1c18      	adds	r0, r3, #0
10002368:	46bd      	mov	sp, r7
1000236a:	b002      	add	sp, #8
1000236c:	bd80      	pop	{r7, pc}
1000236e:	46c0      	nop			; (mov r8, r8)

10002370 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
10002370:	b580      	push	{r7, lr}
10002372:	b082      	sub	sp, #8
10002374:	af00      	add	r7, sp, #0
10002376:	6078      	str	r0, [r7, #4]
10002378:	1c0a      	adds	r2, r1, #0
1000237a:	1cbb      	adds	r3, r7, #2
1000237c:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
1000237e:	1cbb      	adds	r3, r7, #2
10002380:	881a      	ldrh	r2, [r3, #0]
10002382:	687b      	ldr	r3, [r7, #4]
10002384:	63da      	str	r2, [r3, #60]	; 0x3c
}
10002386:	46bd      	mov	sp, r7
10002388:	b002      	add	sp, #8
1000238a:	bd80      	pop	{r7, pc}

1000238c <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
1000238c:	b580      	push	{r7, lr}
1000238e:	b082      	sub	sp, #8
10002390:	af00      	add	r7, sp, #0
10002392:	6078      	str	r0, [r7, #4]
10002394:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
10002396:	687b      	ldr	r3, [r7, #4]
10002398:	683a      	ldr	r2, [r7, #0]
1000239a:	611a      	str	r2, [r3, #16]
}
1000239c:	46bd      	mov	sp, r7
1000239e:	b002      	add	sp, #8
100023a0:	bd80      	pop	{r7, pc}
100023a2:	46c0      	nop			; (mov r8, r8)

100023a4 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
100023a4:	b580      	push	{r7, lr}
100023a6:	b082      	sub	sp, #8
100023a8:	af00      	add	r7, sp, #0
100023aa:	6078      	str	r0, [r7, #4]
100023ac:	1c0a      	adds	r2, r1, #0
100023ae:	1cfb      	adds	r3, r7, #3
100023b0:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
100023b2:	687b      	ldr	r3, [r7, #4]
100023b4:	22a4      	movs	r2, #164	; 0xa4
100023b6:	589a      	ldr	r2, [r3, r2]
100023b8:	1cfb      	adds	r3, r7, #3
100023ba:	781b      	ldrb	r3, [r3, #0]
100023bc:	2101      	movs	r1, #1
100023be:	4099      	lsls	r1, r3
100023c0:	1c0b      	adds	r3, r1, #0
100023c2:	431a      	orrs	r2, r3
100023c4:	687b      	ldr	r3, [r7, #4]
100023c6:	21a4      	movs	r1, #164	; 0xa4
100023c8:	505a      	str	r2, [r3, r1]
}
100023ca:	46bd      	mov	sp, r7
100023cc:	b002      	add	sp, #8
100023ce:	bd80      	pop	{r7, pc}

100023d0 <PWM_CCU4_Init>:
  return version;
}

/* This function initializes the app */
PWM_CCU4_STATUS_t PWM_CCU4_Init(PWM_CCU4_t* handle_ptr)
{
100023d0:	b590      	push	{r4, r7, lr}
100023d2:	b087      	sub	sp, #28
100023d4:	af00      	add	r7, sp, #0
100023d6:	6078      	str	r0, [r7, #4]
  PWM_CCU4_STATUS_t status;
  GLOBAL_CCU4_STATUS_t status_ccu4_global;
  uint32_t frequency_module;
  uint32_t prescalar;

  status = PWM_CCU4_STATUS_FAILURE;
100023d8:	2317      	movs	r3, #23
100023da:	18fb      	adds	r3, r7, r3
100023dc:	2201      	movs	r2, #1
100023de:	701a      	strb	r2, [r3, #0]
  status_ccu4_global = GLOBAL_CCU4_STATUS_FAILURE;
100023e0:	2316      	movs	r3, #22
100023e2:	18fb      	adds	r3, r7, r3
100023e4:	2201      	movs	r2, #1
100023e6:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("PWM_CCU4_Init:handle_ptr is NULL", (handle_ptr != NULL));

  if (PWM_CCU4_STATE_UNINITIALIZED == handle_ptr->state)
100023e8:	687b      	ldr	r3, [r7, #4]
100023ea:	7f1b      	ldrb	r3, [r3, #28]
100023ec:	2b00      	cmp	r3, #0
100023ee:	d000      	beq.n	100023f2 <PWM_CCU4_Init+0x22>
100023f0:	e097      	b.n	10002522 <PWM_CCU4_Init+0x152>
  {
    /* Initialize consumed Apps */
    status_ccu4_global = GLOBAL_CCU4_Init(handle_ptr->config_ptr->global_ccu4_handle);
100023f2:	687b      	ldr	r3, [r7, #4]
100023f4:	681b      	ldr	r3, [r3, #0]
100023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
100023f8:	2216      	movs	r2, #22
100023fa:	18bc      	adds	r4, r7, r2
100023fc:	1c18      	adds	r0, r3, #0
100023fe:	f000 fa95 	bl	1000292c <GLOBAL_CCU4_Init>
10002402:	1c03      	adds	r3, r0, #0
10002404:	7023      	strb	r3, [r4, #0]

    /* Initialize CCU4x_CC4y slice */
    if (GLOBAL_CCU4_STATUS_SUCCESS == status_ccu4_global)
10002406:	2316      	movs	r3, #22
10002408:	18fb      	adds	r3, r7, r3
1000240a:	781b      	ldrb	r3, [r3, #0]
1000240c:	2b00      	cmp	r3, #0
1000240e:	d000      	beq.n	10002412 <PWM_CCU4_Init+0x42>
10002410:	e083      	b.n	1000251a <PWM_CCU4_Init+0x14a>
    {
      XMC_DEBUG("PWM_CCU4_Init:Initilizing slice");

      /* Configure CCU4x_CC4y slice as timer */
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ccu4_cc4_slice_timer_ptr);
10002412:	687b      	ldr	r3, [r7, #4]
10002414:	689a      	ldr	r2, [r3, #8]
10002416:	687b      	ldr	r3, [r7, #4]
10002418:	681b      	ldr	r3, [r3, #0]
1000241a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000241c:	1c10      	adds	r0, r2, #0
1000241e:	1c19      	adds	r1, r3, #0
10002420:	f7ff f8a2 	bl	10001568 <XMC_CCU4_SLICE_CompareInit>
      /* Set period match value of the timer  */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->period_value);
10002424:	687b      	ldr	r3, [r7, #4]
10002426:	689a      	ldr	r2, [r3, #8]
10002428:	687b      	ldr	r3, [r7, #4]
1000242a:	681b      	ldr	r3, [r3, #0]
1000242c:	885b      	ldrh	r3, [r3, #2]
1000242e:	1c10      	adds	r0, r2, #0
10002430:	1c19      	adds	r1, r3, #0
10002432:	f7ff ff83 	bl	1000233c <XMC_CCU4_SLICE_SetTimerPeriodMatch>

      /* Set timer compare match value for channel 1 */
      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t) handle_ptr->config_ptr->compare_value);
10002436:	687b      	ldr	r3, [r7, #4]
10002438:	689a      	ldr	r2, [r3, #8]
1000243a:	687b      	ldr	r3, [r7, #4]
1000243c:	681b      	ldr	r3, [r3, #0]
1000243e:	889b      	ldrh	r3, [r3, #4]
10002440:	1c10      	adds	r0, r2, #0
10002442:	1c19      	adds	r1, r3, #0
10002444:	f7ff ff94 	bl	10002370 <XMC_CCU4_SLICE_SetTimerCompareMatch>

      if (1U == handle_ptr->config_ptr->ccu4_cc4_slice_timer_ptr->mcm_enable)
10002448:	687b      	ldr	r3, [r7, #4]
1000244a:	681b      	ldr	r3, [r3, #0]
1000244c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000244e:	78db      	ldrb	r3, [r3, #3]
10002450:	2202      	movs	r2, #2
10002452:	4013      	ands	r3, r2
10002454:	b2db      	uxtb	r3, r3
10002456:	2b00      	cmp	r3, #0
10002458:	d008      	beq.n	1000246c <PWM_CCU4_Init+0x9c>
      {
        XMC_CCU4_SetMultiChannelShadowTransferMode(handle_ptr->ccu4_module_ptr,
1000245a:	687b      	ldr	r3, [r7, #4]
1000245c:	685a      	ldr	r2, [r3, #4]
                                                   (uint32_t) handle_ptr->config_ptr->mcm_shadow_txfr_mode);
1000245e:	687b      	ldr	r3, [r7, #4]
10002460:	681b      	ldr	r3, [r3, #0]
10002462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      /* Set timer compare match value for channel 1 */
      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t) handle_ptr->config_ptr->compare_value);

      if (1U == handle_ptr->config_ptr->ccu4_cc4_slice_timer_ptr->mcm_enable)
      {
        XMC_CCU4_SetMultiChannelShadowTransferMode(handle_ptr->ccu4_module_ptr,
10002464:	1c10      	adds	r0, r2, #0
10002466:	1c19      	adds	r1, r3, #0
10002468:	f7ff f864 	bl	10001534 <XMC_CCU4_SetMultiChannelShadowTransferMode>
        XMC_CCU4_SLICE_EnableCascadedShadowTransfer(handle_ptr->ccu4_slice_ptr);
      }
#endif

      /* Transfer value from shadow timer registers to actual timer registers */
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_module_ptr, handle_ptr->shadow_txfr_msk);
1000246c:	687b      	ldr	r3, [r7, #4]
1000246e:	685a      	ldr	r2, [r3, #4]
10002470:	687b      	ldr	r3, [r7, #4]
10002472:	691b      	ldr	r3, [r3, #16]
10002474:	1c10      	adds	r0, r2, #0
10002476:	1c19      	adds	r1, r3, #0
10002478:	f7ff ff88 	bl	1000238c <XMC_CCU4_EnableShadowTransfer>
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_module_ptr, handle_ptr->dither_shadow_txfr_msk);
1000247c:	687b      	ldr	r3, [r7, #4]
1000247e:	685a      	ldr	r2, [r3, #4]
10002480:	687b      	ldr	r3, [r7, #4]
10002482:	695b      	ldr	r3, [r3, #20]
10002484:	1c10      	adds	r0, r2, #0
10002486:	1c19      	adds	r1, r3, #0
10002488:	f7ff ff80 	bl	1000238c <XMC_CCU4_EnableShadowTransfer>

      /* Configure events */
      PWM_CCU4_lConfigure_Events(handle_ptr);
1000248c:	687b      	ldr	r3, [r7, #4]
1000248e:	1c18      	adds	r0, r3, #0
10002490:	f000 f8ec 	bl	1000266c <PWM_CCU4_lConfigure_Events>

      /* Enable the interrupts */
      PWM_CCU4_lInit_Interrupt(handle_ptr);
10002494:	687b      	ldr	r3, [r7, #4]
10002496:	1c18      	adds	r0, r3, #0
10002498:	f000 f84e 	bl	10002538 <PWM_CCU4_lInit_Interrupt>

      /*Initializes the GPIO*/
      if ((bool) true == handle_ptr->config_ptr->gpio_ch_out_enable)
1000249c:	687b      	ldr	r3, [r7, #4]
1000249e:	681b      	ldr	r3, [r3, #0]
100024a0:	223c      	movs	r2, #60	; 0x3c
100024a2:	5c9b      	ldrb	r3, [r3, r2]
100024a4:	2b00      	cmp	r3, #0
100024a6:	d00e      	beq.n	100024c6 <PWM_CCU4_Init+0xf6>
      {
        XMC_GPIO_Init(handle_ptr->config_ptr->gpio_ch_out_ptr, handle_ptr->config_ptr->gpio_ch_out_pin,
100024a8:	687b      	ldr	r3, [r7, #4]
100024aa:	681b      	ldr	r3, [r3, #0]
100024ac:	6c19      	ldr	r1, [r3, #64]	; 0x40
100024ae:	687b      	ldr	r3, [r7, #4]
100024b0:	681b      	ldr	r3, [r3, #0]
100024b2:	2244      	movs	r2, #68	; 0x44
100024b4:	5c9a      	ldrb	r2, [r3, r2]
                      handle_ptr->config_ptr->gpio_ch_out_config_ptr);
100024b6:	687b      	ldr	r3, [r7, #4]
100024b8:	681b      	ldr	r3, [r3, #0]
      PWM_CCU4_lInit_Interrupt(handle_ptr);

      /*Initializes the GPIO*/
      if ((bool) true == handle_ptr->config_ptr->gpio_ch_out_enable)
      {
        XMC_GPIO_Init(handle_ptr->config_ptr->gpio_ch_out_ptr, handle_ptr->config_ptr->gpio_ch_out_pin,
100024ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100024bc:	1c08      	adds	r0, r1, #0
100024be:	1c11      	adds	r1, r2, #0
100024c0:	1c1a      	adds	r2, r3, #0
100024c2:	f7fe fe27 	bl	10001114 <XMC_GPIO_Init>
                      handle_ptr->config_ptr->gpio_ch_out_config_ptr);
      }

      frequency_module = handle_ptr->config_ptr->global_ccu4_handle->module_frequency;
100024c6:	687b      	ldr	r3, [r7, #4]
100024c8:	681b      	ldr	r3, [r3, #0]
100024ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
100024cc:	681b      	ldr	r3, [r3, #0]
100024ce:	613b      	str	r3, [r7, #16]
      prescalar = (uint32_t) handle_ptr->config_ptr->ccu4_cc4_slice_timer_ptr->prescaler_initval;
100024d0:	687b      	ldr	r3, [r7, #4]
100024d2:	681b      	ldr	r3, [r3, #0]
100024d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100024d6:	791b      	ldrb	r3, [r3, #4]
100024d8:	071b      	lsls	r3, r3, #28
100024da:	0f1b      	lsrs	r3, r3, #28
100024dc:	b2db      	uxtb	r3, r3
100024de:	60fb      	str	r3, [r7, #12]
      frequency_module = frequency_module / ((uint32_t) 1 << prescalar);
100024e0:	68fb      	ldr	r3, [r7, #12]
100024e2:	693a      	ldr	r2, [r7, #16]
100024e4:	40da      	lsrs	r2, r3
100024e6:	1c13      	adds	r3, r2, #0
100024e8:	613b      	str	r3, [r7, #16]
      handle_ptr->frequency_tclk = frequency_module;
100024ea:	687b      	ldr	r3, [r7, #4]
100024ec:	693a      	ldr	r2, [r7, #16]
100024ee:	621a      	str	r2, [r3, #32]

      handle_ptr->state = PWM_CCU4_STATE_INITIALIZED;
100024f0:	687b      	ldr	r3, [r7, #4]
100024f2:	2201      	movs	r2, #1
100024f4:	771a      	strb	r2, [r3, #28]
      status = PWM_CCU4_STATUS_SUCCESS;
100024f6:	2317      	movs	r3, #23
100024f8:	18fb      	adds	r3, r7, r3
100024fa:	2200      	movs	r2, #0
100024fc:	701a      	strb	r2, [r3, #0]

      /* Start the PWM generation if start at initialization is enabled */
      if ((bool) true == handle_ptr->config_ptr->start_control)
100024fe:	687b      	ldr	r3, [r7, #4]
10002500:	681b      	ldr	r3, [r3, #0]
10002502:	781b      	ldrb	r3, [r3, #0]
10002504:	2b00      	cmp	r3, #0
10002506:	d010      	beq.n	1000252a <PWM_CCU4_Init+0x15a>
      {
        status = PWM_CCU4_Start(handle_ptr);
10002508:	2317      	movs	r3, #23
1000250a:	18fc      	adds	r4, r7, r3
1000250c:	687b      	ldr	r3, [r7, #4]
1000250e:	1c18      	adds	r0, r3, #0
10002510:	f000 f98a 	bl	10002828 <PWM_CCU4_Start>
10002514:	1c03      	adds	r3, r0, #0
10002516:	7023      	strb	r3, [r4, #0]
10002518:	e007      	b.n	1000252a <PWM_CCU4_Init+0x15a>
      }
    }
    else
    {
      handle_ptr->state = PWM_CCU4_STATE_UNINITIALIZED;
1000251a:	687b      	ldr	r3, [r7, #4]
1000251c:	2200      	movs	r2, #0
1000251e:	771a      	strb	r2, [r3, #28]
10002520:	e003      	b.n	1000252a <PWM_CCU4_Init+0x15a>
    }

  }
  else
  {
    status = PWM_CCU4_STATUS_ALREADY_INITIALIZED;
10002522:	2317      	movs	r3, #23
10002524:	18fb      	adds	r3, r7, r3
10002526:	2202      	movs	r2, #2
10002528:	701a      	strb	r2, [r3, #0]
    XMC_DEBUG("PWM_CCU4_Init:PWM_CCU4_STATUS_ALREADY_INITIALIZED");
  }

  return (status);
1000252a:	2317      	movs	r3, #23
1000252c:	18fb      	adds	r3, r7, r3
1000252e:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_CCU4_Init() api */
10002530:	1c18      	adds	r0, r3, #0
10002532:	46bd      	mov	sp, r7
10002534:	b007      	add	sp, #28
10002536:	bd90      	pop	{r4, r7, pc}

10002538 <PWM_CCU4_lInit_Interrupt>:

static void PWM_CCU4_lInit_Interrupt(PWM_CCU4_t* handle_ptr)
{
10002538:	b580      	push	{r7, lr}
1000253a:	b082      	sub	sp, #8
1000253c:	af00      	add	r7, sp, #0
1000253e:	6078      	str	r0, [r7, #4]

  /* Enable events. Bind event to corresponding service request node.Enable Interrupts. The user may choose to 
   disable the interrupts by LLD calls. */
  if ((bool) true == handle_ptr->config_ptr->int_per_match)
10002540:	687b      	ldr	r3, [r7, #4]
10002542:	681b      	ldr	r3, [r3, #0]
10002544:	799b      	ldrb	r3, [r3, #6]
10002546:	2b00      	cmp	r3, #0
10002548:	d00f      	beq.n	1000256a <PWM_CCU4_lInit_Interrupt+0x32>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt period match enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
1000254a:	687b      	ldr	r3, [r7, #4]
1000254c:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_per_match);
1000254e:	687b      	ldr	r3, [r7, #4]
10002550:	681b      	ldr	r3, [r3, #0]
  /* Enable events. Bind event to corresponding service request node.Enable Interrupts. The user may choose to 
   disable the interrupts by LLD calls. */
  if ((bool) true == handle_ptr->config_ptr->int_per_match)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt period match enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
10002552:	7b5b      	ldrb	r3, [r3, #13]
10002554:	1c10      	adds	r0, r2, #0
10002556:	2100      	movs	r1, #0
10002558:	1c1a      	adds	r2, r3, #0
1000255a:	f7ff fab5 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_per_match);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
1000255e:	687b      	ldr	r3, [r7, #4]
10002560:	689b      	ldr	r3, [r3, #8]
10002562:	1c18      	adds	r0, r3, #0
10002564:	2100      	movs	r1, #0
10002566:	f7ff ff1d 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }

  if ((bool) true == handle_ptr->config_ptr->int_cmp_match_up)
1000256a:	687b      	ldr	r3, [r7, #4]
1000256c:	681b      	ldr	r3, [r3, #0]
1000256e:	79db      	ldrb	r3, [r3, #7]
10002570:	2b00      	cmp	r3, #0
10002572:	d00f      	beq.n	10002594 <PWM_CCU4_lInit_Interrupt+0x5c>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt compare match up enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP,
10002574:	687b      	ldr	r3, [r7, #4]
10002576:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_cmp_match_up);
10002578:	687b      	ldr	r3, [r7, #4]
1000257a:	681b      	ldr	r3, [r3, #0]
  }

  if ((bool) true == handle_ptr->config_ptr->int_cmp_match_up)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt compare match up enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP,
1000257c:	7b9b      	ldrb	r3, [r3, #14]
1000257e:	1c10      	adds	r0, r2, #0
10002580:	2102      	movs	r1, #2
10002582:	1c1a      	adds	r2, r3, #0
10002584:	f7ff faa0 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_cmp_match_up);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
10002588:	687b      	ldr	r3, [r7, #4]
1000258a:	689b      	ldr	r3, [r3, #8]
1000258c:	1c18      	adds	r0, r3, #0
1000258e:	2102      	movs	r1, #2
10002590:	f7ff ff08 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }

  if ((bool) true == handle_ptr->config_ptr->int_cmp_match_down)
10002594:	687b      	ldr	r3, [r7, #4]
10002596:	681b      	ldr	r3, [r3, #0]
10002598:	7a1b      	ldrb	r3, [r3, #8]
1000259a:	2b00      	cmp	r3, #0
1000259c:	d00f      	beq.n	100025be <PWM_CCU4_lInit_Interrupt+0x86>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt compare match down enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN,
1000259e:	687b      	ldr	r3, [r7, #4]
100025a0:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_cmp_match_down);
100025a2:	687b      	ldr	r3, [r7, #4]
100025a4:	681b      	ldr	r3, [r3, #0]
  }

  if ((bool) true == handle_ptr->config_ptr->int_cmp_match_down)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt compare match down enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN,
100025a6:	7bdb      	ldrb	r3, [r3, #15]
100025a8:	1c10      	adds	r0, r2, #0
100025aa:	2103      	movs	r1, #3
100025ac:	1c1a      	adds	r2, r3, #0
100025ae:	f7ff fa8b 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_cmp_match_down);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN);
100025b2:	687b      	ldr	r3, [r7, #4]
100025b4:	689b      	ldr	r3, [r3, #8]
100025b6:	1c18      	adds	r0, r3, #0
100025b8:	2103      	movs	r1, #3
100025ba:	f7ff fef3 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }

  if ((bool) true == handle_ptr->config_ptr->int_one_match_down)
100025be:	687b      	ldr	r3, [r7, #4]
100025c0:	681b      	ldr	r3, [r3, #0]
100025c2:	7a5b      	ldrb	r3, [r3, #9]
100025c4:	2b00      	cmp	r3, #0
100025c6:	d00f      	beq.n	100025e8 <PWM_CCU4_lInit_Interrupt+0xb0>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt one match enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH,
100025c8:	687b      	ldr	r3, [r7, #4]
100025ca:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_one_match_down);
100025cc:	687b      	ldr	r3, [r7, #4]
100025ce:	681b      	ldr	r3, [r3, #0]
  }

  if ((bool) true == handle_ptr->config_ptr->int_one_match_down)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt one match enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH,
100025d0:	7c1b      	ldrb	r3, [r3, #16]
100025d2:	1c10      	adds	r0, r2, #0
100025d4:	2101      	movs	r1, #1
100025d6:	1c1a      	adds	r2, r3, #0
100025d8:	f7ff fa76 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_one_match_down);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH);
100025dc:	687b      	ldr	r3, [r7, #4]
100025de:	689b      	ldr	r3, [r3, #8]
100025e0:	1c18      	adds	r0, r3, #0
100025e2:	2101      	movs	r1, #1
100025e4:	f7ff fede 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }

  if ((bool) true == handle_ptr->config_ptr->int_e0)
100025e8:	687b      	ldr	r3, [r7, #4]
100025ea:	681b      	ldr	r3, [r3, #0]
100025ec:	7a9b      	ldrb	r3, [r3, #10]
100025ee:	2b00      	cmp	r3, #0
100025f0:	d00f      	beq.n	10002612 <PWM_CCU4_lInit_Interrupt+0xda>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt event 0 enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT0,
100025f2:	687b      	ldr	r3, [r7, #4]
100025f4:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_e0);
100025f6:	687b      	ldr	r3, [r7, #4]
100025f8:	681b      	ldr	r3, [r3, #0]
  }

  if ((bool) true == handle_ptr->config_ptr->int_e0)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt event 0 enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT0,
100025fa:	7c5b      	ldrb	r3, [r3, #17]
100025fc:	1c10      	adds	r0, r2, #0
100025fe:	2108      	movs	r1, #8
10002600:	1c1a      	adds	r2, r3, #0
10002602:	f7ff fa61 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_e0);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT0);
10002606:	687b      	ldr	r3, [r7, #4]
10002608:	689b      	ldr	r3, [r3, #8]
1000260a:	1c18      	adds	r0, r3, #0
1000260c:	2108      	movs	r1, #8
1000260e:	f7ff fec9 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }

  if ((bool) true == handle_ptr->config_ptr->int_e1)
10002612:	687b      	ldr	r3, [r7, #4]
10002614:	681b      	ldr	r3, [r3, #0]
10002616:	7adb      	ldrb	r3, [r3, #11]
10002618:	2b00      	cmp	r3, #0
1000261a:	d00f      	beq.n	1000263c <PWM_CCU4_lInit_Interrupt+0x104>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt event 1 enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT1,
1000261c:	687b      	ldr	r3, [r7, #4]
1000261e:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_e1);
10002620:	687b      	ldr	r3, [r7, #4]
10002622:	681b      	ldr	r3, [r3, #0]
  }

  if ((bool) true == handle_ptr->config_ptr->int_e1)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt event 1 enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT1,
10002624:	7c9b      	ldrb	r3, [r3, #18]
10002626:	1c10      	adds	r0, r2, #0
10002628:	2109      	movs	r1, #9
1000262a:	1c1a      	adds	r2, r3, #0
1000262c:	f7ff fa4c 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_e1);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT1);
10002630:	687b      	ldr	r3, [r7, #4]
10002632:	689b      	ldr	r3, [r3, #8]
10002634:	1c18      	adds	r0, r3, #0
10002636:	2109      	movs	r1, #9
10002638:	f7ff feb4 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }

  if ((bool) true == handle_ptr->config_ptr->int_e2)
1000263c:	687b      	ldr	r3, [r7, #4]
1000263e:	681b      	ldr	r3, [r3, #0]
10002640:	7b1b      	ldrb	r3, [r3, #12]
10002642:	2b00      	cmp	r3, #0
10002644:	d00f      	beq.n	10002666 <PWM_CCU4_lInit_Interrupt+0x12e>
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt event 2 enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT2,
10002646:	687b      	ldr	r3, [r7, #4]
10002648:	689a      	ldr	r2, [r3, #8]
                                    handle_ptr->config_ptr->sr_e2);
1000264a:	687b      	ldr	r3, [r7, #4]
1000264c:	681b      	ldr	r3, [r3, #0]
  }

  if ((bool) true == handle_ptr->config_ptr->int_e2)
  {
    XMC_DEBUG("PWM_CCU4_Init: Interrupt event 2 enable");
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT2,
1000264e:	7cdb      	ldrb	r3, [r3, #19]
10002650:	1c10      	adds	r0, r2, #0
10002652:	210a      	movs	r1, #10
10002654:	1c1a      	adds	r2, r3, #0
10002656:	f7ff fa37 	bl	10001ac8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->config_ptr->sr_e2);
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT2);
1000265a:	687b      	ldr	r3, [r7, #4]
1000265c:	689b      	ldr	r3, [r3, #8]
1000265e:	1c18      	adds	r0, r3, #0
10002660:	210a      	movs	r1, #10
10002662:	f7ff fe9f 	bl	100023a4 <XMC_CCU4_SLICE_EnableEvent>
  }
}
10002666:	46bd      	mov	sp, r7
10002668:	b002      	add	sp, #8
1000266a:	bd80      	pop	{r7, pc}

1000266c <PWM_CCU4_lConfigure_Events>:

static void PWM_CCU4_lConfigure_Events(PWM_CCU4_t* handle_ptr)
{
1000266c:	b590      	push	{r4, r7, lr}
1000266e:	b083      	sub	sp, #12
10002670:	af00      	add	r7, sp, #0
10002672:	6078      	str	r0, [r7, #4]

  /* Configure slice to a external event 0 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0,
10002674:	687b      	ldr	r3, [r7, #4]
10002676:	689a      	ldr	r2, [r3, #8]
                                handle_ptr->config_ptr->event0_config_ptr);
10002678:	687b      	ldr	r3, [r7, #4]
1000267a:	681b      	ldr	r3, [r3, #0]

static void PWM_CCU4_lConfigure_Events(PWM_CCU4_t* handle_ptr)
{

  /* Configure slice to a external event 0 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0,
1000267c:	695b      	ldr	r3, [r3, #20]
1000267e:	1c10      	adds	r0, r2, #0
10002680:	2101      	movs	r1, #1
10002682:	1c1a      	adds	r2, r3, #0
10002684:	f7ff f992 	bl	100019ac <XMC_CCU4_SLICE_ConfigureEvent>
                                handle_ptr->config_ptr->event0_config_ptr);

  /* Configure slice to a external event 1 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1,
10002688:	687b      	ldr	r3, [r7, #4]
1000268a:	689a      	ldr	r2, [r3, #8]
                                handle_ptr->config_ptr->event1_config_ptr);
1000268c:	687b      	ldr	r3, [r7, #4]
1000268e:	681b      	ldr	r3, [r3, #0]
  /* Configure slice to a external event 0 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0,
                                handle_ptr->config_ptr->event0_config_ptr);

  /* Configure slice to a external event 1 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1,
10002690:	699b      	ldr	r3, [r3, #24]
10002692:	1c10      	adds	r0, r2, #0
10002694:	2102      	movs	r1, #2
10002696:	1c1a      	adds	r2, r3, #0
10002698:	f7ff f988 	bl	100019ac <XMC_CCU4_SLICE_ConfigureEvent>
                                handle_ptr->config_ptr->event1_config_ptr);

  /* Configure slice to a external event 2 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_2,
1000269c:	687b      	ldr	r3, [r7, #4]
1000269e:	689a      	ldr	r2, [r3, #8]
                                handle_ptr->config_ptr->event2_config_ptr);
100026a0:	687b      	ldr	r3, [r7, #4]
100026a2:	681b      	ldr	r3, [r3, #0]
  /* Configure slice to a external event 1 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1,
                                handle_ptr->config_ptr->event1_config_ptr);

  /* Configure slice to a external event 2 */
  XMC_CCU4_SLICE_ConfigureEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_2,
100026a4:	69db      	ldr	r3, [r3, #28]
100026a6:	1c10      	adds	r0, r2, #0
100026a8:	2103      	movs	r1, #3
100026aa:	1c1a      	adds	r2, r3, #0
100026ac:	f7ff f97e 	bl	100019ac <XMC_CCU4_SLICE_ConfigureEvent>
                                handle_ptr->config_ptr->event2_config_ptr);

  /* External signal controls start of the timer */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_start_event)
100026b0:	687b      	ldr	r3, [r7, #4]
100026b2:	681b      	ldr	r3, [r3, #0]
100026b4:	2220      	movs	r2, #32
100026b6:	5c9b      	ldrb	r3, [r3, r2]
100026b8:	2b00      	cmp	r3, #0
100026ba:	d00c      	beq.n	100026d6 <PWM_CCU4_lConfigure_Events+0x6a>
  {
    XMC_CCU4_SLICE_StartConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_start_event,
100026bc:	687b      	ldr	r3, [r7, #4]
100026be:	6898      	ldr	r0, [r3, #8]
100026c0:	687b      	ldr	r3, [r7, #4]
100026c2:	681b      	ldr	r3, [r3, #0]
100026c4:	2220      	movs	r2, #32
100026c6:	5c99      	ldrb	r1, [r3, r2]
                               handle_ptr->config_ptr->ext_start_mode);
100026c8:	687b      	ldr	r3, [r7, #4]
100026ca:	681b      	ldr	r3, [r3, #0]
                                handle_ptr->config_ptr->event2_config_ptr);

  /* External signal controls start of the timer */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_start_event)
  {
    XMC_CCU4_SLICE_StartConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_start_event,
100026cc:	2221      	movs	r2, #33	; 0x21
100026ce:	5c9b      	ldrb	r3, [r3, r2]
100026d0:	1c1a      	adds	r2, r3, #0
100026d2:	f7fe ff7d 	bl	100015d0 <XMC_CCU4_SLICE_StartConfig>
                               handle_ptr->config_ptr->ext_start_mode);
  }

  /* External signal can stop the timer */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_stop_event)
100026d6:	687b      	ldr	r3, [r7, #4]
100026d8:	681b      	ldr	r3, [r3, #0]
100026da:	2222      	movs	r2, #34	; 0x22
100026dc:	5c9b      	ldrb	r3, [r3, r2]
100026de:	2b00      	cmp	r3, #0
100026e0:	d00c      	beq.n	100026fc <PWM_CCU4_lConfigure_Events+0x90>
  {
    XMC_CCU4_SLICE_StopConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_stop_event,
100026e2:	687b      	ldr	r3, [r7, #4]
100026e4:	6898      	ldr	r0, [r3, #8]
100026e6:	687b      	ldr	r3, [r7, #4]
100026e8:	681b      	ldr	r3, [r3, #0]
100026ea:	2222      	movs	r2, #34	; 0x22
100026ec:	5c99      	ldrb	r1, [r3, r2]
                              handle_ptr->config_ptr->ext_stop_mode);
100026ee:	687b      	ldr	r3, [r7, #4]
100026f0:	681b      	ldr	r3, [r3, #0]
  }

  /* External signal can stop the timer */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_stop_event)
  {
    XMC_CCU4_SLICE_StopConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_stop_event,
100026f2:	2223      	movs	r2, #35	; 0x23
100026f4:	5c9b      	ldrb	r3, [r3, r2]
100026f6:	1c1a      	adds	r2, r3, #0
100026f8:	f7fe ff9e 	bl	10001638 <XMC_CCU4_SLICE_StopConfig>
                              handle_ptr->config_ptr->ext_stop_mode);
  }

  /* External signal can change the timer counting direction */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_count_dir_event)
100026fc:	687b      	ldr	r3, [r7, #4]
100026fe:	681b      	ldr	r3, [r3, #0]
10002700:	2224      	movs	r2, #36	; 0x24
10002702:	5c9b      	ldrb	r3, [r3, r2]
10002704:	2b00      	cmp	r3, #0
10002706:	d009      	beq.n	1000271c <PWM_CCU4_lConfigure_Events+0xb0>
  {
    XMC_CCU4_SLICE_DirectionConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_count_dir_event);
10002708:	687b      	ldr	r3, [r7, #4]
1000270a:	6899      	ldr	r1, [r3, #8]
1000270c:	687b      	ldr	r3, [r7, #4]
1000270e:	681b      	ldr	r3, [r3, #0]
10002710:	2224      	movs	r2, #36	; 0x24
10002712:	5c9b      	ldrb	r3, [r3, r2]
10002714:	1c08      	adds	r0, r1, #0
10002716:	1c19      	adds	r1, r3, #0
10002718:	f7ff f860 	bl	100017dc <XMC_CCU4_SLICE_DirectionConfig>
  }
  /* External signal can stop the timer and the timer value remains same */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_gate_event)
1000271c:	687b      	ldr	r3, [r7, #4]
1000271e:	681b      	ldr	r3, [r3, #0]
10002720:	2225      	movs	r2, #37	; 0x25
10002722:	5c9b      	ldrb	r3, [r3, r2]
10002724:	2b00      	cmp	r3, #0
10002726:	d009      	beq.n	1000273c <PWM_CCU4_lConfigure_Events+0xd0>
  {
    XMC_CCU4_SLICE_GateConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_gate_event);
10002728:	687b      	ldr	r3, [r7, #4]
1000272a:	6899      	ldr	r1, [r3, #8]
1000272c:	687b      	ldr	r3, [r7, #4]
1000272e:	681b      	ldr	r3, [r3, #0]
10002730:	2225      	movs	r2, #37	; 0x25
10002732:	5c9b      	ldrb	r3, [r3, r2]
10002734:	1c08      	adds	r0, r1, #0
10002736:	1c19      	adds	r1, r3, #0
10002738:	f7ff f834 	bl	100017a4 <XMC_CCU4_SLICE_GateConfig>
  }
  /* Timer increments on external signal */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_count_event)
1000273c:	687b      	ldr	r3, [r7, #4]
1000273e:	681b      	ldr	r3, [r3, #0]
10002740:	2226      	movs	r2, #38	; 0x26
10002742:	5c9b      	ldrb	r3, [r3, r2]
10002744:	2b00      	cmp	r3, #0
10002746:	d009      	beq.n	1000275c <PWM_CCU4_lConfigure_Events+0xf0>
  {
    XMC_CCU4_SLICE_CountConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_count_event);
10002748:	687b      	ldr	r3, [r7, #4]
1000274a:	6899      	ldr	r1, [r3, #8]
1000274c:	687b      	ldr	r3, [r7, #4]
1000274e:	681b      	ldr	r3, [r3, #0]
10002750:	2226      	movs	r2, #38	; 0x26
10002752:	5c9b      	ldrb	r3, [r3, r2]
10002754:	1c08      	adds	r0, r1, #0
10002756:	1c19      	adds	r1, r3, #0
10002758:	f7ff f808 	bl	1000176c <XMC_CCU4_SLICE_CountConfig>
  }
  /* Timer gets loaded with compare register value or period register value on external signal */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_load_event)
1000275c:	687b      	ldr	r3, [r7, #4]
1000275e:	681b      	ldr	r3, [r3, #0]
10002760:	2227      	movs	r2, #39	; 0x27
10002762:	5c9b      	ldrb	r3, [r3, r2]
10002764:	2b00      	cmp	r3, #0
10002766:	d009      	beq.n	1000277c <PWM_CCU4_lConfigure_Events+0x110>
  {
    XMC_CCU4_SLICE_LoadConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_load_event);
10002768:	687b      	ldr	r3, [r7, #4]
1000276a:	6899      	ldr	r1, [r3, #8]
1000276c:	687b      	ldr	r3, [r7, #4]
1000276e:	681b      	ldr	r3, [r3, #0]
10002770:	2227      	movs	r2, #39	; 0x27
10002772:	5c9b      	ldrb	r3, [r3, r2]
10002774:	1c08      	adds	r0, r1, #0
10002776:	1c19      	adds	r1, r3, #0
10002778:	f7fe ff90 	bl	1000169c <XMC_CCU4_SLICE_LoadConfig>
  }
  /* External signal PWM signal (ST bit) output gets modulated by external signal */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_mod_event)
1000277c:	687b      	ldr	r3, [r7, #4]
1000277e:	681b      	ldr	r3, [r3, #0]
10002780:	2228      	movs	r2, #40	; 0x28
10002782:	5c9b      	ldrb	r3, [r3, r2]
10002784:	2b00      	cmp	r3, #0
10002786:	d010      	beq.n	100027aa <PWM_CCU4_lConfigure_Events+0x13e>
  {
    XMC_CCU4_SLICE_ModulationConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_mod_event,
10002788:	687b      	ldr	r3, [r7, #4]
1000278a:	6898      	ldr	r0, [r3, #8]
1000278c:	687b      	ldr	r3, [r7, #4]
1000278e:	681b      	ldr	r3, [r3, #0]
10002790:	2228      	movs	r2, #40	; 0x28
10002792:	5c99      	ldrb	r1, [r3, r2]
                                    handle_ptr->config_ptr->ext_mod_mode, handle_ptr->config_ptr->ext_mod_sync);
10002794:	687b      	ldr	r3, [r7, #4]
10002796:	681b      	ldr	r3, [r3, #0]
    XMC_CCU4_SLICE_LoadConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_load_event);
  }
  /* External signal PWM signal (ST bit) output gets modulated by external signal */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_mod_event)
  {
    XMC_CCU4_SLICE_ModulationConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_mod_event,
10002798:	2229      	movs	r2, #41	; 0x29
1000279a:	5c9c      	ldrb	r4, [r3, r2]
                                    handle_ptr->config_ptr->ext_mod_mode, handle_ptr->config_ptr->ext_mod_sync);
1000279c:	687b      	ldr	r3, [r7, #4]
1000279e:	681b      	ldr	r3, [r3, #0]
    XMC_CCU4_SLICE_LoadConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_load_event);
  }
  /* External signal PWM signal (ST bit) output gets modulated by external signal */
  if (XMC_CCU4_SLICE_EVENT_NONE != handle_ptr->config_ptr->ext_mod_event)
  {
    XMC_CCU4_SLICE_ModulationConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_mod_event,
100027a0:	222a      	movs	r2, #42	; 0x2a
100027a2:	5c9b      	ldrb	r3, [r3, r2]
100027a4:	1c22      	adds	r2, r4, #0
100027a6:	f7fe ff95 	bl	100016d4 <XMC_CCU4_SLICE_ModulationConfig>
                                    handle_ptr->config_ptr->ext_mod_mode, handle_ptr->config_ptr->ext_mod_sync);
  }

  /* PWM signal (ST bit) output gets modulated by external signal */
  if (XMC_CCU4_SLICE_EVENT_2 == handle_ptr->config_ptr->ext_trap_event)
100027aa:	687b      	ldr	r3, [r7, #4]
100027ac:	681b      	ldr	r3, [r3, #0]
100027ae:	222e      	movs	r2, #46	; 0x2e
100027b0:	5c9b      	ldrb	r3, [r3, r2]
100027b2:	2b03      	cmp	r3, #3
100027b4:	d117      	bne.n	100027e6 <PWM_CCU4_lConfigure_Events+0x17a>
  {
    XMC_CCU4_SLICE_TrapConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_trap_exit,
100027b6:	687b      	ldr	r3, [r7, #4]
100027b8:	6898      	ldr	r0, [r3, #8]
100027ba:	687b      	ldr	r3, [r7, #4]
100027bc:	681b      	ldr	r3, [r3, #0]
100027be:	2230      	movs	r2, #48	; 0x30
100027c0:	5c99      	ldrb	r1, [r3, r2]
                              handle_ptr->config_ptr->ext_trap_sync);
100027c2:	687b      	ldr	r3, [r7, #4]
100027c4:	681b      	ldr	r3, [r3, #0]
  }

  /* PWM signal (ST bit) output gets modulated by external signal */
  if (XMC_CCU4_SLICE_EVENT_2 == handle_ptr->config_ptr->ext_trap_event)
  {
    XMC_CCU4_SLICE_TrapConfig(handle_ptr->ccu4_slice_ptr, handle_ptr->config_ptr->ext_trap_exit,
100027c6:	222f      	movs	r2, #47	; 0x2f
100027c8:	5c9b      	ldrb	r3, [r3, r2]
100027ca:	1c1a      	adds	r2, r3, #0
100027cc:	f7ff f83a 	bl	10001844 <XMC_CCU4_SLICE_TrapConfig>
                              handle_ptr->config_ptr->ext_trap_sync);

    if ((bool) true == handle_ptr->config_ptr->ext_trap_enable)
100027d0:	687b      	ldr	r3, [r7, #4]
100027d2:	681b      	ldr	r3, [r3, #0]
100027d4:	222d      	movs	r2, #45	; 0x2d
100027d6:	5c9b      	ldrb	r3, [r3, r2]
100027d8:	2b00      	cmp	r3, #0
100027da:	d004      	beq.n	100027e6 <PWM_CCU4_lConfigure_Events+0x17a>
    {
      XMC_CCU4_SLICE_EnableTrap(handle_ptr->ccu4_slice_ptr);
100027dc:	687b      	ldr	r3, [r7, #4]
100027de:	689b      	ldr	r3, [r3, #8]
100027e0:	1c18      	adds	r0, r3, #0
100027e2:	f7ff fd93 	bl	1000230c <XMC_CCU4_SLICE_EnableTrap>
    }
  }
  if ((XMC_CCU4_SLICE_EVENT_1 == handle_ptr->config_ptr->ext_override_edge_event) && (XMC_CCU4_SLICE_EVENT_2
100027e6:	687b      	ldr	r3, [r7, #4]
100027e8:	681b      	ldr	r3, [r3, #0]
100027ea:	222b      	movs	r2, #43	; 0x2b
100027ec:	5c9b      	ldrb	r3, [r3, r2]
100027ee:	2b02      	cmp	r3, #2
100027f0:	d117      	bne.n	10002822 <PWM_CCU4_lConfigure_Events+0x1b6>
      == handle_ptr->config_ptr->ext_override_level_event))
100027f2:	687b      	ldr	r3, [r7, #4]
100027f4:	681b      	ldr	r3, [r3, #0]
100027f6:	222c      	movs	r2, #44	; 0x2c
100027f8:	5c9b      	ldrb	r3, [r3, r2]
    if ((bool) true == handle_ptr->config_ptr->ext_trap_enable)
    {
      XMC_CCU4_SLICE_EnableTrap(handle_ptr->ccu4_slice_ptr);
    }
  }
  if ((XMC_CCU4_SLICE_EVENT_1 == handle_ptr->config_ptr->ext_override_edge_event) && (XMC_CCU4_SLICE_EVENT_2
100027fa:	2b03      	cmp	r3, #3
100027fc:	d111      	bne.n	10002822 <PWM_CCU4_lConfigure_Events+0x1b6>
      == handle_ptr->config_ptr->ext_override_level_event))
  {
    XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(handle_ptr->ccu4_slice_ptr,
100027fe:	687b      	ldr	r3, [r7, #4]
10002800:	6899      	ldr	r1, [r3, #8]
                                                   handle_ptr->config_ptr->event1_config_ptr,
10002802:	687b      	ldr	r3, [r7, #4]
10002804:	681b      	ldr	r3, [r3, #0]
    }
  }
  if ((XMC_CCU4_SLICE_EVENT_1 == handle_ptr->config_ptr->ext_override_edge_event) && (XMC_CCU4_SLICE_EVENT_2
      == handle_ptr->config_ptr->ext_override_level_event))
  {
    XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(handle_ptr->ccu4_slice_ptr,
10002806:	699a      	ldr	r2, [r3, #24]
                                                   handle_ptr->config_ptr->event1_config_ptr,
                                                   handle_ptr->config_ptr->event2_config_ptr);
10002808:	687b      	ldr	r3, [r7, #4]
1000280a:	681b      	ldr	r3, [r3, #0]
    }
  }
  if ((XMC_CCU4_SLICE_EVENT_1 == handle_ptr->config_ptr->ext_override_edge_event) && (XMC_CCU4_SLICE_EVENT_2
      == handle_ptr->config_ptr->ext_override_level_event))
  {
    XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(handle_ptr->ccu4_slice_ptr,
1000280c:	69db      	ldr	r3, [r3, #28]
1000280e:	1c08      	adds	r0, r1, #0
10002810:	1c11      	adds	r1, r2, #0
10002812:	1c1a      	adds	r2, r3, #0
10002814:	f7ff f85c 	bl	100018d0 <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent>
                                                   handle_ptr->config_ptr->event1_config_ptr,
                                                   handle_ptr->config_ptr->event2_config_ptr);
    XMC_CCU4_SLICE_StatusBitOverrideConfig(handle_ptr->ccu4_slice_ptr);
10002818:	687b      	ldr	r3, [r7, #4]
1000281a:	689b      	ldr	r3, [r3, #8]
1000281c:	1c18      	adds	r0, r3, #0
1000281e:	f7fe fff9 	bl	10001814 <XMC_CCU4_SLICE_StatusBitOverrideConfig>
  }

}
10002822:	46bd      	mov	sp, r7
10002824:	b003      	add	sp, #12
10002826:	bd90      	pop	{r4, r7, pc}

10002828 <PWM_CCU4_Start>:
/**********************************************************************************************************/
/*Starts the CCU4_CC4 slice. This needs to be called even if external start is configured.*/
PWM_CCU4_STATUS_t PWM_CCU4_Start(PWM_CCU4_t* handle_ptr)
{
10002828:	b580      	push	{r7, lr}
1000282a:	b084      	sub	sp, #16
1000282c:	af00      	add	r7, sp, #0
1000282e:	6078      	str	r0, [r7, #4]
  PWM_CCU4_STATUS_t status;

  status = PWM_CCU4_STATUS_FAILURE;
10002830:	230f      	movs	r3, #15
10002832:	18fb      	adds	r3, r7, r3
10002834:	2201      	movs	r2, #1
10002836:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("PWM_CCU4_Start:handle_ptr NULL", (handle_ptr != NULL));
  if ((PWM_CCU4_STATE_INITIALIZED == handle_ptr->state) || (PWM_CCU4_STATE_STOPPED == handle_ptr->state))
10002838:	687b      	ldr	r3, [r7, #4]
1000283a:	7f1b      	ldrb	r3, [r3, #28]
1000283c:	2b01      	cmp	r3, #1
1000283e:	d003      	beq.n	10002848 <PWM_CCU4_Start+0x20>
10002840:	687b      	ldr	r3, [r7, #4]
10002842:	7f1b      	ldrb	r3, [r3, #28]
10002844:	2b03      	cmp	r3, #3
10002846:	d119      	bne.n	1000287c <PWM_CCU4_Start+0x54>
  {
    /* clear IDLE mode for the slice; Start timer */
    XMC_CCU4_EnableClock(handle_ptr->ccu4_module_ptr, handle_ptr->slice_number);
10002848:	687b      	ldr	r3, [r7, #4]
1000284a:	685a      	ldr	r2, [r3, #4]
1000284c:	687b      	ldr	r3, [r7, #4]
1000284e:	7b5b      	ldrb	r3, [r3, #13]
10002850:	1c10      	adds	r0, r2, #0
10002852:	1c19      	adds	r1, r3, #0
10002854:	f7ff fd4a 	bl	100022ec <XMC_CCU4_EnableClock>

    if (XMC_CCU4_SLICE_EVENT_NONE == handle_ptr->config_ptr->ext_start_event)
10002858:	687b      	ldr	r3, [r7, #4]
1000285a:	681b      	ldr	r3, [r3, #0]
1000285c:	2220      	movs	r2, #32
1000285e:	5c9b      	ldrb	r3, [r3, r2]
10002860:	2b00      	cmp	r3, #0
10002862:	d104      	bne.n	1000286e <PWM_CCU4_Start+0x46>
    {
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
10002864:	687b      	ldr	r3, [r7, #4]
10002866:	689b      	ldr	r3, [r3, #8]
10002868:	1c18      	adds	r0, r3, #0
1000286a:	f7ff fd5d 	bl	10002328 <XMC_CCU4_SLICE_StartTimer>
    }

    handle_ptr->state = PWM_CCU4_STATE_RUNNING;
1000286e:	687b      	ldr	r3, [r7, #4]
10002870:	2202      	movs	r2, #2
10002872:	771a      	strb	r2, [r3, #28]
    status = PWM_CCU4_STATUS_SUCCESS;
10002874:	230f      	movs	r3, #15
10002876:	18fb      	adds	r3, r7, r3
10002878:	2200      	movs	r2, #0
1000287a:	701a      	strb	r2, [r3, #0]
    XMC_DEBUG("PWM_CCU4_Start:start PWM");
  }
  return (status);
1000287c:	230f      	movs	r3, #15
1000287e:	18fb      	adds	r3, r7, r3
10002880:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_CCU4_Start() api */
10002882:	1c18      	adds	r0, r3, #0
10002884:	46bd      	mov	sp, r7
10002886:	b004      	add	sp, #16
10002888:	bd80      	pop	{r7, pc}
1000288a:	46c0      	nop			; (mov r8, r8)

1000288c <PWM_CCU4_SetDutyCycle>:

/**********************************************************************************************************/

/*Sets the duty cycle (uint32_t) for CCU4_CC4 slice. */
PWM_CCU4_STATUS_t PWM_CCU4_SetDutyCycle(PWM_CCU4_t* handle_ptr, uint32_t duty_cycle)
{
1000288c:	b580      	push	{r7, lr}
1000288e:	b086      	sub	sp, #24
10002890:	af00      	add	r7, sp, #0
10002892:	6078      	str	r0, [r7, #4]
10002894:	6039      	str	r1, [r7, #0]
  PWM_CCU4_STATUS_t status;
  uint32_t period;
  uint32_t compare;

  status = PWM_CCU4_STATUS_FAILURE;
10002896:	2317      	movs	r3, #23
10002898:	18fb      	adds	r3, r7, r3
1000289a:	2201      	movs	r2, #1
1000289c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("PWM_CCU4_SetDutyCycle:handle_ptr NULL", (handle_ptr != NULL));
  if (PWM_CCU4_STATE_UNINITIALIZED != handle_ptr->state)
1000289e:	687b      	ldr	r3, [r7, #4]
100028a0:	7f1b      	ldrb	r3, [r3, #28]
100028a2:	2b00      	cmp	r3, #0
100028a4:	d02d      	beq.n	10002902 <PWM_CCU4_SetDutyCycle+0x76>
  {
    /* duty cycle has to be in between 0 and 100 */
    if ((duty_cycle > PWM_CCU4_SYM_DUTY_MAX))
100028a6:	683b      	ldr	r3, [r7, #0]
100028a8:	4a19      	ldr	r2, [pc, #100]	; (10002910 <PWM_CCU4_SetDutyCycle+0x84>)
100028aa:	4293      	cmp	r3, r2
100028ac:	d829      	bhi.n	10002902 <PWM_CCU4_SetDutyCycle+0x76>
    {
      XMC_DEBUG("PWM_CCU4_SetDutyCycle:Cannot set duty cycle > 100%%");
    }
    else
    {
      period = (uint32_t) XMC_CCU4_SLICE_GetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr) + 1U;
100028ae:	687b      	ldr	r3, [r7, #4]
100028b0:	689b      	ldr	r3, [r3, #8]
100028b2:	1c18      	adds	r0, r3, #0
100028b4:	f7ff fd50 	bl	10002358 <XMC_CCU4_SLICE_GetTimerPeriodMatch>
100028b8:	1c03      	adds	r3, r0, #0
100028ba:	3301      	adds	r3, #1
100028bc:	613b      	str	r3, [r7, #16]

      /* Duty Cycle(symmetric) = (PR-CR1)+1 / period */
      compare = ((period * (PWM_CCU4_DUTY_FULL_SCALE - duty_cycle)) / PWM_CCU4_DUTY_FULL_SCALE);
100028be:	683b      	ldr	r3, [r7, #0]
100028c0:	4a13      	ldr	r2, [pc, #76]	; (10002910 <PWM_CCU4_SetDutyCycle+0x84>)
100028c2:	1ad3      	subs	r3, r2, r3
100028c4:	693a      	ldr	r2, [r7, #16]
100028c6:	4353      	muls	r3, r2
100028c8:	1c18      	adds	r0, r3, #0
100028ca:	4911      	ldr	r1, [pc, #68]	; (10002910 <PWM_CCU4_SetDutyCycle+0x84>)
100028cc:	f000 ffda 	bl	10003884 <__aeabi_uidiv>
100028d0:	1c03      	adds	r3, r0, #0
100028d2:	60fb      	str	r3, [r7, #12]

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t) compare);
100028d4:	687b      	ldr	r3, [r7, #4]
100028d6:	689a      	ldr	r2, [r3, #8]
100028d8:	68fb      	ldr	r3, [r7, #12]
100028da:	b29b      	uxth	r3, r3
100028dc:	1c10      	adds	r0, r2, #0
100028de:	1c19      	adds	r1, r3, #0
100028e0:	f7ff fd46 	bl	10002370 <XMC_CCU4_SLICE_SetTimerCompareMatch>
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_module_ptr, handle_ptr->shadow_txfr_msk);
100028e4:	687b      	ldr	r3, [r7, #4]
100028e6:	685a      	ldr	r2, [r3, #4]
100028e8:	687b      	ldr	r3, [r7, #4]
100028ea:	691b      	ldr	r3, [r3, #16]
100028ec:	1c10      	adds	r0, r2, #0
100028ee:	1c19      	adds	r1, r3, #0
100028f0:	f7ff fd4c 	bl	1000238c <XMC_CCU4_EnableShadowTransfer>

      handle_ptr->sym_duty = duty_cycle;
100028f4:	687b      	ldr	r3, [r7, #4]
100028f6:	683a      	ldr	r2, [r7, #0]
100028f8:	625a      	str	r2, [r3, #36]	; 0x24

      XMC_DEBUG("PWM_CCU4_SetDutyCycle:dutycycle set");
      status = PWM_CCU4_STATUS_SUCCESS;
100028fa:	2317      	movs	r3, #23
100028fc:	18fb      	adds	r3, r7, r3
100028fe:	2200      	movs	r2, #0
10002900:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
10002902:	2317      	movs	r3, #23
10002904:	18fb      	adds	r3, r7, r3
10002906:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_CCU4_SetDutyCycle() api */
10002908:	1c18      	adds	r0, r3, #0
1000290a:	46bd      	mov	sp, r7
1000290c:	b006      	add	sp, #24
1000290e:	bd80      	pop	{r7, pc}
10002910:	00002710 	.word	0x00002710

10002914 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
10002914:	b580      	push	{r7, lr}
10002916:	b082      	sub	sp, #8
10002918:	af00      	add	r7, sp, #0
1000291a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
1000291c:	687b      	ldr	r3, [r7, #4]
1000291e:	2280      	movs	r2, #128	; 0x80
10002920:	0052      	lsls	r2, r2, #1
10002922:	60da      	str	r2, [r3, #12]
}
10002924:	46bd      	mov	sp, r7
10002926:	b002      	add	sp, #8
10002928:	bd80      	pop	{r7, pc}
1000292a:	46c0      	nop			; (mov r8, r8)

1000292c <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
1000292c:	b580      	push	{r7, lr}
1000292e:	b082      	sub	sp, #8
10002930:	af00      	add	r7, sp, #0
10002932:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
10002934:	687b      	ldr	r3, [r7, #4]
10002936:	7b5b      	ldrb	r3, [r3, #13]
10002938:	2201      	movs	r2, #1
1000293a:	4053      	eors	r3, r2
1000293c:	b2db      	uxtb	r3, r3
1000293e:	2b00      	cmp	r3, #0
10002940:	d00f      	beq.n	10002962 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
10002942:	687b      	ldr	r3, [r7, #4]
10002944:	689a      	ldr	r2, [r3, #8]
10002946:	687b      	ldr	r3, [r7, #4]
10002948:	7b1b      	ldrb	r3, [r3, #12]
1000294a:	1c10      	adds	r0, r2, #0
1000294c:	1c19      	adds	r1, r3, #0
1000294e:	f7fe fdcd 	bl	100014ec <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
10002952:	687b      	ldr	r3, [r7, #4]
10002954:	689b      	ldr	r3, [r3, #8]
10002956:	1c18      	adds	r0, r3, #0
10002958:	f7ff ffdc 	bl	10002914 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
1000295c:	687b      	ldr	r3, [r7, #4]
1000295e:	2201      	movs	r2, #1
10002960:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
10002962:	2300      	movs	r3, #0
}
10002964:	1c18      	adds	r0, r3, #0
10002966:	46bd      	mov	sp, r7
10002968:	b002      	add	sp, #8
1000296a:	bd80      	pop	{r7, pc}

1000296c <XMC_VADC_GLOBAL_SHS_SetAnalogReference>:
 * \par<b>Related APIs:</b><BR>
 * None.
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_SHS_SetAnalogReference(XMC_VADC_GLOBAL_SHS_t *const shs_ptr,
    const XMC_VADC_GLOBAL_SHS_AREF_t aref)
{
1000296c:	b580      	push	{r7, lr}
1000296e:	b082      	sub	sp, #8
10002970:	af00      	add	r7, sp, #0
10002972:	6078      	str	r0, [r7, #4]
10002974:	1c0a      	adds	r2, r1, #0
10002976:	1cbb      	adds	r3, r7, #2
10002978:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_StepperInit:Wrong SHS Pointer",
             (shs_ptr == (XMC_VADC_GLOBAL_SHS_t *)(void *)SHS0))

  shs_ptr->SHSCFG = (shs_ptr->SHSCFG & (uint32_t)~SHS_SHSCFG_AREF_Msk) | (uint32_t)aref | SHS_SHSCFG_SCWC_Msk;
1000297a:	687b      	ldr	r3, [r7, #4]
1000297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1000297e:	4a06      	ldr	r2, [pc, #24]	; (10002998 <XMC_VADC_GLOBAL_SHS_SetAnalogReference+0x2c>)
10002980:	401a      	ands	r2, r3
10002982:	1cbb      	adds	r3, r7, #2
10002984:	881b      	ldrh	r3, [r3, #0]
10002986:	4313      	orrs	r3, r2
10002988:	2280      	movs	r2, #128	; 0x80
1000298a:	0212      	lsls	r2, r2, #8
1000298c:	431a      	orrs	r2, r3
1000298e:	687b      	ldr	r3, [r7, #4]
10002990:	641a      	str	r2, [r3, #64]	; 0x40
}
10002992:	46bd      	mov	sp, r7
10002994:	b002      	add	sp, #8
10002996:	bd80      	pop	{r7, pc}
10002998:	fffff3ff 	.word	0xfffff3ff

1000299c <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
1000299c:	b580      	push	{r7, lr}
1000299e:	b082      	sub	sp, #8
100029a0:	af00      	add	r7, sp, #0
100029a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL));
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
100029a4:	687b      	ldr	r3, [r7, #4]
100029a6:	7c1b      	ldrb	r3, [r3, #16]
100029a8:	2b02      	cmp	r3, #2
100029aa:	d119      	bne.n	100029e0 <GLOBAL_ADC_Init+0x44>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
100029ac:	687b      	ldr	r3, [r7, #4]
100029ae:	685a      	ldr	r2, [r3, #4]
100029b0:	687b      	ldr	r3, [r7, #4]
100029b2:	681b      	ldr	r3, [r3, #0]
100029b4:	1c10      	adds	r0, r2, #0
100029b6:	1c19      	adds	r1, r3, #0
100029b8:	f7ff f908 	bl	10001bcc <XMC_VADC_GLOBAL_Init>
#if(XMC_VADC_SHS_AVAILABLE == 1U)
    XMC_VADC_GLOBAL_SHS_SetClockDivider(handle_ptr->global_shs_ptr, (uint8_t) GLOBAL_ADC_DIVS_VALUE);
#endif
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
#if(XMC_VADC_SHS_AVAILABLE == 1U)
    XMC_VADC_GLOBAL_SHS_SetAnalogReference(handle_ptr->global_shs_ptr, GLOBAL_ADC_AREF_VALUE);
100029bc:	687b      	ldr	r3, [r7, #4]
100029be:	689b      	ldr	r3, [r3, #8]
100029c0:	1c18      	adds	r0, r3, #0
100029c2:	2100      	movs	r1, #0
100029c4:	f7ff ffd2 	bl	1000296c <XMC_VADC_GLOBAL_SHS_SetAnalogReference>
#endif
    if((bool)true == handle_ptr->enable_startup_calibration)
100029c8:	687b      	ldr	r3, [r7, #4]
100029ca:	7c5b      	ldrb	r3, [r3, #17]
100029cc:	2b00      	cmp	r3, #0
100029ce:	d004      	beq.n	100029da <GLOBAL_ADC_Init+0x3e>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
100029d0:	687b      	ldr	r3, [r7, #4]
100029d2:	685b      	ldr	r3, [r3, #4]
100029d4:	1c18      	adds	r0, r3, #0
100029d6:	f7ff f943 	bl	10001c60 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
100029da:	687b      	ldr	r3, [r7, #4]
100029dc:	2200      	movs	r2, #0
100029de:	741a      	strb	r2, [r3, #16]
  }
  return (handle_ptr->init_state);
100029e0:	687b      	ldr	r3, [r7, #4]
100029e2:	7c1b      	ldrb	r3, [r3, #16]
}
100029e4:	1c18      	adds	r0, r3, #0
100029e6:	46bd      	mov	sp, r7
100029e8:	b002      	add	sp, #8
100029ea:	bd80      	pop	{r7, pc}

100029ec <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
100029ec:	b580      	push	{r7, lr}
100029ee:	b082      	sub	sp, #8
100029f0:	af00      	add	r7, sp, #0
100029f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
100029f4:	687b      	ldr	r3, [r7, #4]
100029f6:	6819      	ldr	r1, [r3, #0]
100029f8:	687b      	ldr	r3, [r7, #4]
100029fa:	7b1a      	ldrb	r2, [r3, #12]
100029fc:	687b      	ldr	r3, [r7, #4]
100029fe:	3304      	adds	r3, #4
10002a00:	1c08      	adds	r0, r1, #0
10002a02:	1c11      	adds	r1, r2, #0
10002a04:	1c1a      	adds	r2, r3, #0
10002a06:	f7fe fb85 	bl	10001114 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
10002a0a:	687b      	ldr	r3, [r7, #4]
10002a0c:	6819      	ldr	r1, [r3, #0]
10002a0e:	687b      	ldr	r3, [r7, #4]
10002a10:	7b1a      	ldrb	r2, [r3, #12]
10002a12:	687b      	ldr	r3, [r7, #4]
10002a14:	7b5b      	ldrb	r3, [r3, #13]
10002a16:	1c08      	adds	r0, r1, #0
10002a18:	1c11      	adds	r1, r2, #0
10002a1a:	1c1a      	adds	r2, r3, #0
10002a1c:	f7ff f8a8 	bl	10001b70 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
10002a20:	2300      	movs	r3, #0
}
10002a22:	1c18      	adds	r0, r3, #0
10002a24:	46bd      	mov	sp, r7
10002a26:	b002      	add	sp, #8
10002a28:	bd80      	pop	{r7, pc}
10002a2a:	46c0      	nop			; (mov r8, r8)

10002a2c <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
10002a2c:	b580      	push	{r7, lr}
10002a2e:	af00      	add	r7, sp, #0
#if UC_SERIES == XMC14
  /* Enable Prefetch unit */
  SCU_GENERAL->PFUCR &= ~SCU_GENERAL_PFUCR_PFUBYP_Msk;
#endif
}
10002a30:	46bd      	mov	sp, r7
10002a32:	bd80      	pop	{r7, pc}

10002a34 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
10002a34:	b580      	push	{r7, lr}
10002a36:	b084      	sub	sp, #16
10002a38:	af00      	add	r7, sp, #0
10002a3a:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
10002a3c:	230f      	movs	r3, #15
10002a3e:	18fb      	adds	r3, r7, r3
10002a40:	2200      	movs	r2, #0
10002a42:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10002a44:	230e      	movs	r3, #14
10002a46:	18fb      	adds	r3, r7, r3
10002a48:	2200      	movs	r2, #0
10002a4a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
10002a4c:	230d      	movs	r3, #13
10002a4e:	18fb      	adds	r3, r7, r3
10002a50:	2200      	movs	r2, #0
10002a52:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10002a54:	230c      	movs	r3, #12
10002a56:	18fb      	adds	r3, r7, r3
10002a58:	2200      	movs	r2, #0
10002a5a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
10002a5c:	230b      	movs	r3, #11
10002a5e:	18fb      	adds	r3, r7, r3
10002a60:	2200      	movs	r2, #0
10002a62:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("CLOCK_XMC1_Init: CLOCK_XMC1 APP handle pointer uninitialized", (handle != NULL));

  if (handle->init_status == false)
10002a64:	687b      	ldr	r3, [r7, #4]
10002a66:	781b      	ldrb	r3, [r3, #0]
10002a68:	2201      	movs	r2, #1
10002a6a:	4053      	eors	r3, r2
10002a6c:	b2db      	uxtb	r3, r3
10002a6e:	2b00      	cmp	r3, #0
10002a70:	d01b      	beq.n	10002aaa <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10002a72:	230e      	movs	r3, #14
10002a74:	18fa      	adds	r2, r7, r3
10002a76:	230d      	movs	r3, #13
10002a78:	18fb      	adds	r3, r7, r3
10002a7a:	7812      	ldrb	r2, [r2, #0]
10002a7c:	781b      	ldrb	r3, [r3, #0]
10002a7e:	4313      	orrs	r3, r2
10002a80:	b2da      	uxtb	r2, r3
10002a82:	230c      	movs	r3, #12
10002a84:	18fb      	adds	r3, r7, r3
10002a86:	781b      	ldrb	r3, [r3, #0]
10002a88:	4313      	orrs	r3, r2
10002a8a:	b2d9      	uxtb	r1, r3
10002a8c:	230f      	movs	r3, #15
10002a8e:	18fb      	adds	r3, r7, r3
10002a90:	220b      	movs	r2, #11
10002a92:	18ba      	adds	r2, r7, r2
10002a94:	7812      	ldrb	r2, [r2, #0]
10002a96:	430a      	orrs	r2, r1
10002a98:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
10002a9a:	230f      	movs	r3, #15
10002a9c:	18fb      	adds	r3, r7, r3
10002a9e:	781b      	ldrb	r3, [r3, #0]
10002aa0:	2b00      	cmp	r3, #0
10002aa2:	d102      	bne.n	10002aaa <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10002aa4:	687b      	ldr	r3, [r7, #4]
10002aa6:	2201      	movs	r2, #1
10002aa8:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
10002aaa:	230f      	movs	r3, #15
10002aac:	18fb      	adds	r3, r7, r3
10002aae:	781b      	ldrb	r3, [r3, #0]
}
10002ab0:	1c18      	adds	r0, r3, #0
10002ab2:	46bd      	mov	sp, r7
10002ab4:	b004      	add	sp, #16
10002ab6:	bd80      	pop	{r7, pc}

10002ab8 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10002ab8:	b590      	push	{r4, r7, lr}
10002aba:	b085      	sub	sp, #20
10002abc:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
10002abe:	1d3b      	adds	r3, r7, #4
10002ac0:	4a04      	ldr	r2, [pc, #16]	; (10002ad4 <SystemCoreClockSetup+0x1c>)
10002ac2:	ca13      	ldmia	r2!, {r0, r1, r4}
10002ac4:	c313      	stmia	r3!, {r0, r1, r4}
  .idiv = 1U,  /**< 8 Bit integer divider */

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
10002ac6:	1d3b      	adds	r3, r7, #4
10002ac8:	1c18      	adds	r0, r3, #0
10002aca:	f7fe fbfb 	bl	100012c4 <XMC_SCU_CLOCK_Init>
}
10002ace:	46bd      	mov	sp, r7
10002ad0:	b005      	add	sp, #20
10002ad2:	bd90      	pop	{r4, r7, pc}
10002ad4:	10007528 	.word	0x10007528

10002ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002ad8:	b580      	push	{r7, lr}
10002ada:	b082      	sub	sp, #8
10002adc:	af00      	add	r7, sp, #0
10002ade:	1c02      	adds	r2, r0, #0
10002ae0:	1dfb      	adds	r3, r7, #7
10002ae2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002ae4:	1dfb      	adds	r3, r7, #7
10002ae6:	781b      	ldrb	r3, [r3, #0]
10002ae8:	2b7f      	cmp	r3, #127	; 0x7f
10002aea:	d809      	bhi.n	10002b00 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002aec:	4b06      	ldr	r3, [pc, #24]	; (10002b08 <__NVIC_EnableIRQ+0x30>)
10002aee:	1dfa      	adds	r2, r7, #7
10002af0:	7812      	ldrb	r2, [r2, #0]
10002af2:	1c11      	adds	r1, r2, #0
10002af4:	221f      	movs	r2, #31
10002af6:	400a      	ands	r2, r1
10002af8:	2101      	movs	r1, #1
10002afa:	4091      	lsls	r1, r2
10002afc:	1c0a      	adds	r2, r1, #0
10002afe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002b00:	46bd      	mov	sp, r7
10002b02:	b002      	add	sp, #8
10002b04:	bd80      	pop	{r7, pc}
10002b06:	46c0      	nop			; (mov r8, r8)
10002b08:	e000e100 	.word	0xe000e100

10002b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002b0c:	b5b0      	push	{r4, r5, r7, lr}
10002b0e:	b082      	sub	sp, #8
10002b10:	af00      	add	r7, sp, #0
10002b12:	1c02      	adds	r2, r0, #0
10002b14:	6039      	str	r1, [r7, #0]
10002b16:	1dfb      	adds	r3, r7, #7
10002b18:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002b1a:	1dfb      	adds	r3, r7, #7
10002b1c:	781b      	ldrb	r3, [r3, #0]
10002b1e:	2b7f      	cmp	r3, #127	; 0x7f
10002b20:	d827      	bhi.n	10002b72 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002b22:	4c2d      	ldr	r4, [pc, #180]	; (10002bd8 <__NVIC_SetPriority+0xcc>)
10002b24:	1dfb      	adds	r3, r7, #7
10002b26:	781b      	ldrb	r3, [r3, #0]
10002b28:	b25b      	sxtb	r3, r3
10002b2a:	089b      	lsrs	r3, r3, #2
10002b2c:	492a      	ldr	r1, [pc, #168]	; (10002bd8 <__NVIC_SetPriority+0xcc>)
10002b2e:	1dfa      	adds	r2, r7, #7
10002b30:	7812      	ldrb	r2, [r2, #0]
10002b32:	b252      	sxtb	r2, r2
10002b34:	0892      	lsrs	r2, r2, #2
10002b36:	32c0      	adds	r2, #192	; 0xc0
10002b38:	0092      	lsls	r2, r2, #2
10002b3a:	5852      	ldr	r2, [r2, r1]
10002b3c:	1df9      	adds	r1, r7, #7
10002b3e:	7809      	ldrb	r1, [r1, #0]
10002b40:	1c08      	adds	r0, r1, #0
10002b42:	2103      	movs	r1, #3
10002b44:	4001      	ands	r1, r0
10002b46:	00c9      	lsls	r1, r1, #3
10002b48:	1c08      	adds	r0, r1, #0
10002b4a:	21ff      	movs	r1, #255	; 0xff
10002b4c:	4081      	lsls	r1, r0
10002b4e:	43c9      	mvns	r1, r1
10002b50:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002b52:	683a      	ldr	r2, [r7, #0]
10002b54:	0192      	lsls	r2, r2, #6
10002b56:	20ff      	movs	r0, #255	; 0xff
10002b58:	4002      	ands	r2, r0
10002b5a:	1df8      	adds	r0, r7, #7
10002b5c:	7800      	ldrb	r0, [r0, #0]
10002b5e:	1c05      	adds	r5, r0, #0
10002b60:	2003      	movs	r0, #3
10002b62:	4028      	ands	r0, r5
10002b64:	00c0      	lsls	r0, r0, #3
10002b66:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002b68:	430a      	orrs	r2, r1
10002b6a:	33c0      	adds	r3, #192	; 0xc0
10002b6c:	009b      	lsls	r3, r3, #2
10002b6e:	511a      	str	r2, [r3, r4]
10002b70:	e02e      	b.n	10002bd0 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002b72:	4c1a      	ldr	r4, [pc, #104]	; (10002bdc <__NVIC_SetPriority+0xd0>)
10002b74:	1dfb      	adds	r3, r7, #7
10002b76:	781b      	ldrb	r3, [r3, #0]
10002b78:	1c1a      	adds	r2, r3, #0
10002b7a:	230f      	movs	r3, #15
10002b7c:	4013      	ands	r3, r2
10002b7e:	3b08      	subs	r3, #8
10002b80:	0899      	lsrs	r1, r3, #2
10002b82:	4a16      	ldr	r2, [pc, #88]	; (10002bdc <__NVIC_SetPriority+0xd0>)
10002b84:	1dfb      	adds	r3, r7, #7
10002b86:	781b      	ldrb	r3, [r3, #0]
10002b88:	1c18      	adds	r0, r3, #0
10002b8a:	230f      	movs	r3, #15
10002b8c:	4003      	ands	r3, r0
10002b8e:	3b08      	subs	r3, #8
10002b90:	089b      	lsrs	r3, r3, #2
10002b92:	3306      	adds	r3, #6
10002b94:	009b      	lsls	r3, r3, #2
10002b96:	18d3      	adds	r3, r2, r3
10002b98:	685b      	ldr	r3, [r3, #4]
10002b9a:	1dfa      	adds	r2, r7, #7
10002b9c:	7812      	ldrb	r2, [r2, #0]
10002b9e:	1c10      	adds	r0, r2, #0
10002ba0:	2203      	movs	r2, #3
10002ba2:	4002      	ands	r2, r0
10002ba4:	00d2      	lsls	r2, r2, #3
10002ba6:	1c10      	adds	r0, r2, #0
10002ba8:	22ff      	movs	r2, #255	; 0xff
10002baa:	4082      	lsls	r2, r0
10002bac:	43d2      	mvns	r2, r2
10002bae:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002bb0:	683b      	ldr	r3, [r7, #0]
10002bb2:	019b      	lsls	r3, r3, #6
10002bb4:	20ff      	movs	r0, #255	; 0xff
10002bb6:	4003      	ands	r3, r0
10002bb8:	1df8      	adds	r0, r7, #7
10002bba:	7800      	ldrb	r0, [r0, #0]
10002bbc:	1c05      	adds	r5, r0, #0
10002bbe:	2003      	movs	r0, #3
10002bc0:	4028      	ands	r0, r5
10002bc2:	00c0      	lsls	r0, r0, #3
10002bc4:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002bc6:	431a      	orrs	r2, r3
10002bc8:	1d8b      	adds	r3, r1, #6
10002bca:	009b      	lsls	r3, r3, #2
10002bcc:	18e3      	adds	r3, r4, r3
10002bce:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10002bd0:	46bd      	mov	sp, r7
10002bd2:	b002      	add	sp, #8
10002bd4:	bdb0      	pop	{r4, r5, r7, pc}
10002bd6:	46c0      	nop			; (mov r8, r8)
10002bd8:	e000e100 	.word	0xe000e100
10002bdc:	e000ed00 	.word	0xe000ed00

10002be0 <XMC_VADC_GLOBAL_ResultInit>:
 * None
 *
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_ResultInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_RESULT_CONFIG_t *config)
{
10002be0:	b580      	push	{r7, lr}
10002be2:	b082      	sub	sp, #8
10002be4:	af00      	add	r7, sp, #0
10002be6:	6078      	str	r0, [r7, #4]
10002be8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_ResultInit:Wrong Module Pointer", (global_ptr == VADC))

  /* Configure GLOBRCR*/
  global_ptr->GLOBRCR = config->g_rcr;
10002bea:	683b      	ldr	r3, [r7, #0]
10002bec:	6819      	ldr	r1, [r3, #0]
10002bee:	687a      	ldr	r2, [r7, #4]
10002bf0:	23a0      	movs	r3, #160	; 0xa0
10002bf2:	009b      	lsls	r3, r3, #2
10002bf4:	50d1      	str	r1, [r2, r3]
}
10002bf6:	46bd      	mov	sp, r7
10002bf8:	b002      	add	sp, #8
10002bfa:	bd80      	pop	{r7, pc}

10002bfc <XMC_VADC_GLOBAL_BackgroundTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerConversion(XMC_VADC_GLOBAL_t *const global_ptr)
{
10002bfc:	b580      	push	{r7, lr}
10002bfe:	b082      	sub	sp, #8
10002c00:	af00      	add	r7, sp, #0
10002c02:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundTriggerConversion:Wrong Module Pointer", (global_ptr == VADC))
  global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_LDEV_Msk;
10002c04:	687a      	ldr	r2, [r7, #4]
10002c06:	2381      	movs	r3, #129	; 0x81
10002c08:	009b      	lsls	r3, r3, #2
10002c0a:	58d3      	ldr	r3, [r2, r3]
10002c0c:	2280      	movs	r2, #128	; 0x80
10002c0e:	0092      	lsls	r2, r2, #2
10002c10:	431a      	orrs	r2, r3
10002c12:	1c11      	adds	r1, r2, #0
10002c14:	687a      	ldr	r2, [r7, #4]
10002c16:	2381      	movs	r3, #129	; 0x81
10002c18:	009b      	lsls	r3, r3, #2
10002c1a:	50d1      	str	r1, [r2, r3]
}
10002c1c:	46bd      	mov	sp, r7
10002c1e:	b002      	add	sp, #8
10002c20:	bd80      	pop	{r7, pc}
10002c22:	46c0      	nop			; (mov r8, r8)

10002c24 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>:
 *  XMC_VADC_GLOBAL_BackgroundAddMultipleChannels()<BR>
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(XMC_VADC_GLOBAL_t *const global_ptr,
    const uint32_t grp_num,
    const uint32_t ch_num)
{
10002c24:	b580      	push	{r7, lr}
10002c26:	b084      	sub	sp, #16
10002c28:	af00      	add	r7, sp, #0
10002c2a:	60f8      	str	r0, [r7, #12]
10002c2c:	60b9      	str	r1, [r7, #8]
10002c2e:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Group Number", ((grp_num) < XMC_VADC_MAXIMUM_NUM_GROUPS))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Channel Number",
             ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  global_ptr->BRSSEL[grp_num] |= (uint32_t)((uint32_t)1 << ch_num);
10002c30:	68fb      	ldr	r3, [r7, #12]
10002c32:	68ba      	ldr	r2, [r7, #8]
10002c34:	3260      	adds	r2, #96	; 0x60
10002c36:	0092      	lsls	r2, r2, #2
10002c38:	58d2      	ldr	r2, [r2, r3]
10002c3a:	687b      	ldr	r3, [r7, #4]
10002c3c:	2101      	movs	r1, #1
10002c3e:	4099      	lsls	r1, r3
10002c40:	1c0b      	adds	r3, r1, #0
10002c42:	431a      	orrs	r2, r3
10002c44:	1c11      	adds	r1, r2, #0
10002c46:	68fb      	ldr	r3, [r7, #12]
10002c48:	68ba      	ldr	r2, [r7, #8]
10002c4a:	3260      	adds	r2, #96	; 0x60
10002c4c:	0092      	lsls	r2, r2, #2
10002c4e:	50d1      	str	r1, [r2, r3]
}
10002c50:	46bd      	mov	sp, r7
10002c52:	b004      	add	sp, #16
10002c54:	bd80      	pop	{r7, pc}
10002c56:	46c0      	nop			; (mov r8, r8)

10002c58 <ADC_MEASUREMENT_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_STATUS_t ADC_MEASUREMENT_Init(ADC_MEASUREMENT_t *const handle_ptr)
{
10002c58:	b590      	push	{r4, r7, lr}
10002c5a:	b085      	sub	sp, #20
10002c5c:	af00      	add	r7, sp, #0
10002c5e:	6078      	str	r0, [r7, #4]
  uint8_t j;
  ADC_MEASUREMENT_STATUS_t status;

  XMC_ASSERT("ADC_MEASUREMENT_Init:Invalid handle_ptr", (handle_ptr != NULL));

  if (ADC_MEASUREMENT_STATUS_UNINITIALIZED == handle_ptr->init_state)
10002c60:	687b      	ldr	r3, [r7, #4]
10002c62:	7e1b      	ldrb	r3, [r3, #24]
10002c64:	2b02      	cmp	r3, #2
10002c66:	d000      	beq.n	10002c6a <ADC_MEASUREMENT_Init+0x12>
10002c68:	e08b      	b.n	10002d82 <ADC_MEASUREMENT_Init+0x12a>
  {
    /* Call the function to initialise Clock and ADC global functional units*/
    status = (ADC_MEASUREMENT_STATUS_t) GLOBAL_ADC_Init(handle_ptr->global_handle);
10002c6a:	687b      	ldr	r3, [r7, #4]
10002c6c:	68db      	ldr	r3, [r3, #12]
10002c6e:	220e      	movs	r2, #14
10002c70:	18bc      	adds	r4, r7, r2
10002c72:	1c18      	adds	r0, r3, #0
10002c74:	f7ff fe92 	bl	1000299c <GLOBAL_ADC_Init>
10002c78:	1c03      	adds	r3, r0, #0
10002c7a:	7023      	strb	r3, [r4, #0]
  
    /*Initialize the Global Conversion class 0*/
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
10002c7c:	687b      	ldr	r3, [r7, #4]
10002c7e:	68db      	ldr	r3, [r3, #12]
10002c80:	685a      	ldr	r2, [r3, #4]
10002c82:	687b      	ldr	r3, [r7, #4]
10002c84:	689b      	ldr	r3, [r3, #8]
10002c86:	681b      	ldr	r3, [r3, #0]
10002c88:	1c10      	adds	r0, r2, #0
10002c8a:	1c19      	adds	r1, r3, #0
10002c8c:	2200      	movs	r2, #0
10002c8e:	2300      	movs	r3, #0
10002c90:	f7fe ffd0 	bl	10001c34 <XMC_VADC_GLOBAL_InputClassInit>
                                      XMC_VADC_GROUP_CONV_STD,ADC_MEASUREMENT_ICLASS_NUM);
#if (UC_SERIES == XMC11)
    /*Initialize the Global Conversion class 1*/
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
10002c94:	687b      	ldr	r3, [r7, #4]
10002c96:	68db      	ldr	r3, [r3, #12]
10002c98:	685a      	ldr	r2, [r3, #4]
10002c9a:	687b      	ldr	r3, [r7, #4]
10002c9c:	689b      	ldr	r3, [r3, #8]
10002c9e:	681b      	ldr	r3, [r3, #0]
10002ca0:	1c10      	adds	r0, r2, #0
10002ca2:	1c19      	adds	r1, r3, #0
10002ca4:	2200      	movs	r2, #0
10002ca6:	2301      	movs	r3, #1
10002ca8:	f7fe ffc4 	bl	10001c34 <XMC_VADC_GLOBAL_InputClassInit>
                                      XMC_VADC_GROUP_CONV_STD,ADC_MEASUREMENT_ICLASS_NUM_XMC11);
#endif
  
    /* Initialize the Background Scan hardware */
    XMC_VADC_GLOBAL_BackgroundInit(handle_ptr->global_handle->module_ptr, handle_ptr->backgnd_config_handle);
10002cac:	687b      	ldr	r3, [r7, #4]
10002cae:	68db      	ldr	r3, [r3, #12]
10002cb0:	685a      	ldr	r2, [r3, #4]
10002cb2:	687b      	ldr	r3, [r7, #4]
10002cb4:	685b      	ldr	r3, [r3, #4]
10002cb6:	1c10      	adds	r0, r2, #0
10002cb8:	1c19      	adds	r1, r3, #0
10002cba:	f7ff f821 	bl	10001d00 <XMC_VADC_GLOBAL_BackgroundInit>
  
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
10002cbe:	687b      	ldr	r3, [r7, #4]
10002cc0:	68db      	ldr	r3, [r3, #12]
10002cc2:	685a      	ldr	r2, [r3, #4]
10002cc4:	687b      	ldr	r3, [r7, #4]
10002cc6:	681b      	ldr	r3, [r3, #0]
10002cc8:	685b      	ldr	r3, [r3, #4]
10002cca:	1c10      	adds	r0, r2, #0
10002ccc:	1c19      	adds	r1, r3, #0
10002cce:	f7ff ff87 	bl	10002be0 <XMC_VADC_GLOBAL_ResultInit>
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
10002cd2:	230f      	movs	r3, #15
10002cd4:	18fb      	adds	r3, r7, r3
10002cd6:	2200      	movs	r2, #0
10002cd8:	701a      	strb	r2, [r3, #0]
10002cda:	e01a      	b.n	10002d12 <ADC_MEASUREMENT_Init+0xba>
    {
      indexed = handle_ptr->array->channel_array[j];
10002cdc:	687b      	ldr	r3, [r7, #4]
10002cde:	681b      	ldr	r3, [r3, #0]
10002ce0:	220f      	movs	r2, #15
10002ce2:	18ba      	adds	r2, r7, r2
10002ce4:	7812      	ldrb	r2, [r2, #0]
10002ce6:	0092      	lsls	r2, r2, #2
10002ce8:	58d3      	ldr	r3, [r2, r3]
10002cea:	60bb      	str	r3, [r7, #8]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
10002cec:	687b      	ldr	r3, [r7, #4]
10002cee:	68db      	ldr	r3, [r3, #12]
10002cf0:	685a      	ldr	r2, [r3, #4]
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
10002cf2:	68bb      	ldr	r3, [r7, #8]
10002cf4:	781b      	ldrb	r3, [r3, #0]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
10002cf6:	1c19      	adds	r1, r3, #0
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
10002cf8:	68bb      	ldr	r3, [r7, #8]
10002cfa:	785b      	ldrb	r3, [r3, #1]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
10002cfc:	1c10      	adds	r0, r2, #0
10002cfe:	1c1a      	adds	r2, r3, #0
10002d00:	f7ff ff90 	bl	10002c24 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
10002d04:	230f      	movs	r3, #15
10002d06:	18fb      	adds	r3, r7, r3
10002d08:	781a      	ldrb	r2, [r3, #0]
10002d0a:	230f      	movs	r3, #15
10002d0c:	18fb      	adds	r3, r7, r3
10002d0e:	3201      	adds	r2, #1
10002d10:	701a      	strb	r2, [r3, #0]
10002d12:	230f      	movs	r3, #15
10002d14:	18fb      	adds	r3, r7, r3
10002d16:	781b      	ldrb	r3, [r3, #0]
10002d18:	2b00      	cmp	r3, #0
10002d1a:	d0df      	beq.n	10002cdc <ADC_MEASUREMENT_Init+0x84>
  XMC_SCU_SetInterruptControl(handle_ptr->req_src_intr_handle->node_id,
                              ((handle_ptr->req_src_intr_handle->node_id << 8) | handle_ptr->req_src_intr_handle->irqctrl));
#endif
    }
#else /* Selected device is XMC11*/
    XMC_VADC_GLOBAL_SetResultEventInterruptNode(handle_ptr->global_handle->module_ptr, handle_ptr->srv_req_node );
10002d1c:	687b      	ldr	r3, [r7, #4]
10002d1e:	68db      	ldr	r3, [r3, #12]
10002d20:	685a      	ldr	r2, [r3, #4]
10002d22:	687b      	ldr	r3, [r7, #4]
10002d24:	7e5b      	ldrb	r3, [r3, #25]
10002d26:	1c10      	adds	r0, r2, #0
10002d28:	1c19      	adds	r1, r3, #0
10002d2a:	f7fe ffb9 	bl	10001ca0 <XMC_VADC_GLOBAL_SetResultEventInterruptNode>
#ifdef ADC_MEASUREMENT_CPU_1X /* End of single measurement is enabled*/
    NVIC_SetPriority((IRQn_Type)handle_ptr->result_intr_handle->node_id,
10002d2e:	687b      	ldr	r3, [r7, #4]
10002d30:	691b      	ldr	r3, [r3, #16]
10002d32:	681b      	ldr	r3, [r3, #0]
10002d34:	b2da      	uxtb	r2, r3
                            handle_ptr->result_intr_handle->priority);
10002d36:	687b      	ldr	r3, [r7, #4]
10002d38:	691b      	ldr	r3, [r3, #16]
#endif
    }
#else /* Selected device is XMC11*/
    XMC_VADC_GLOBAL_SetResultEventInterruptNode(handle_ptr->global_handle->module_ptr, handle_ptr->srv_req_node );
#ifdef ADC_MEASUREMENT_CPU_1X /* End of single measurement is enabled*/
    NVIC_SetPriority((IRQn_Type)handle_ptr->result_intr_handle->node_id,
10002d3a:	685b      	ldr	r3, [r3, #4]
10002d3c:	b252      	sxtb	r2, r2
10002d3e:	1c10      	adds	r0, r2, #0
10002d40:	1c19      	adds	r1, r3, #0
10002d42:	f7ff fee3 	bl	10002b0c <__NVIC_SetPriority>
                            handle_ptr->result_intr_handle->priority);

    /* Enable Background Scan Request source IRQ */
    NVIC_EnableIRQ((IRQn_Type)handle_ptr->result_intr_handle->node_id);
10002d46:	687b      	ldr	r3, [r7, #4]
10002d48:	691b      	ldr	r3, [r3, #16]
10002d4a:	681b      	ldr	r3, [r3, #0]
10002d4c:	b2db      	uxtb	r3, r3
10002d4e:	b25b      	sxtb	r3, r3
10002d50:	1c18      	adds	r0, r3, #0
10002d52:	f7ff fec1 	bl	10002ad8 <__NVIC_EnableIRQ>
#endif
#endif
    /* Mux Configuration is done*/
    if (handle_ptr->mux_config != NULL)
10002d56:	687b      	ldr	r3, [r7, #4]
10002d58:	695b      	ldr	r3, [r3, #20]
10002d5a:	2b00      	cmp	r3, #0
10002d5c:	d002      	beq.n	10002d64 <ADC_MEASUREMENT_Init+0x10c>
    {
      (handle_ptr->mux_config)();
10002d5e:	687b      	ldr	r3, [r7, #4]
10002d60:	695b      	ldr	r3, [r3, #20]
10002d62:	4798      	blx	r3
    }
  
    if (handle_ptr->start_conversion != (bool)false)
10002d64:	687b      	ldr	r3, [r7, #4]
10002d66:	7e9b      	ldrb	r3, [r3, #26]
10002d68:	2b00      	cmp	r3, #0
10002d6a:	d005      	beq.n	10002d78 <ADC_MEASUREMENT_Init+0x120>
    {
      /* Start conversion manually using load event trigger*/
      XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
10002d6c:	687b      	ldr	r3, [r7, #4]
10002d6e:	68db      	ldr	r3, [r3, #12]
10002d70:	685b      	ldr	r3, [r3, #4]
10002d72:	1c18      	adds	r0, r3, #0
10002d74:	f7ff ff42 	bl	10002bfc <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
    }
    handle_ptr->init_state = status;
10002d78:	687b      	ldr	r3, [r7, #4]
10002d7a:	220e      	movs	r2, #14
10002d7c:	18ba      	adds	r2, r7, r2
10002d7e:	7812      	ldrb	r2, [r2, #0]
10002d80:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
10002d82:	687b      	ldr	r3, [r7, #4]
10002d84:	7e1b      	ldrb	r3, [r3, #24]
}
10002d86:	1c18      	adds	r0, r3, #0
10002d88:	46bd      	mov	sp, r7
10002d8a:	b005      	add	sp, #20
10002d8c:	bd90      	pop	{r4, r7, pc}
10002d8e:	46c0      	nop			; (mov r8, r8)

10002d90 <ADC_MEASUREMENT_StartConversion>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/

/* This API will Software trigger ADC Background request source and starts conversion*/
void ADC_MEASUREMENT_StartConversion(ADC_MEASUREMENT_t *const handle_ptr)
{
10002d90:	b580      	push	{r7, lr}
10002d92:	b082      	sub	sp, #8
10002d94:	af00      	add	r7, sp, #0
10002d96:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("ADC_MEASUREMENT_Start:Invalid handle_ptr", (handle_ptr != NULL));

  /* Generate a load event to start background request source conversion*/
  XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
10002d98:	687b      	ldr	r3, [r7, #4]
10002d9a:	68db      	ldr	r3, [r3, #12]
10002d9c:	685b      	ldr	r3, [r3, #4]
10002d9e:	1c18      	adds	r0, r3, #0
10002da0:	f7ff ff2c 	bl	10002bfc <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
}
10002da4:	46bd      	mov	sp, r7
10002da6:	b002      	add	sp, #8
10002da8:	bd80      	pop	{r7, pc}
10002daa:	46c0      	nop			; (mov r8, r8)

10002dac <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
10002dac:	b590      	push	{r4, r7, lr}
10002dae:	b083      	sub	sp, #12
10002db0:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
10002db2:	1dfb      	adds	r3, r7, #7
10002db4:	2200      	movs	r2, #0
10002db6:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
10002db8:	1dfc      	adds	r4, r7, #7
10002dba:	4b53      	ldr	r3, [pc, #332]	; (10002f08 <DAVE_Init+0x15c>)
10002dbc:	1c18      	adds	r0, r3, #0
10002dbe:	f7ff fe39 	bl	10002a34 <CLOCK_XMC1_Init>
10002dc2:	1c03      	adds	r3, r0, #0
10002dc4:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
10002dc6:	1dfb      	adds	r3, r7, #7
10002dc8:	781b      	ldrb	r3, [r3, #0]
10002dca:	2b00      	cmp	r3, #0
10002dcc:	d106      	bne.n	10002ddc <DAVE_Init+0x30>
  {
	 /**  Initialization of ADC_MEASUREMENT APP instance ADC_SENSOR */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_Init(&ADC_SENSOR); 
10002dce:	1dfc      	adds	r4, r7, #7
10002dd0:	4b4e      	ldr	r3, [pc, #312]	; (10002f0c <DAVE_Init+0x160>)
10002dd2:	1c18      	adds	r0, r3, #0
10002dd4:	f7ff ff40 	bl	10002c58 <ADC_MEASUREMENT_Init>
10002dd8:	1c03      	adds	r3, r0, #0
10002dda:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002ddc:	1dfb      	adds	r3, r7, #7
10002dde:	781b      	ldrb	r3, [r3, #0]
10002de0:	2b00      	cmp	r3, #0
10002de2:	d106      	bne.n	10002df2 <DAVE_Init+0x46>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_USB_SI */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_USB_SI); 
10002de4:	1dfc      	adds	r4, r7, #7
10002de6:	4b4a      	ldr	r3, [pc, #296]	; (10002f10 <DAVE_Init+0x164>)
10002de8:	1c18      	adds	r0, r3, #0
10002dea:	f7ff fdff 	bl	100029ec <DIGITAL_IO_Init>
10002dee:	1c03      	adds	r3, r0, #0
10002df0:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002df2:	1dfb      	adds	r3, r7, #7
10002df4:	781b      	ldrb	r3, [r3, #0]
10002df6:	2b00      	cmp	r3, #0
10002df8:	d106      	bne.n	10002e08 <DAVE_Init+0x5c>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_USB_OE */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_USB_OE); 
10002dfa:	1dfc      	adds	r4, r7, #7
10002dfc:	4b45      	ldr	r3, [pc, #276]	; (10002f14 <DAVE_Init+0x168>)
10002dfe:	1c18      	adds	r0, r3, #0
10002e00:	f7ff fdf4 	bl	100029ec <DIGITAL_IO_Init>
10002e04:	1c03      	adds	r3, r0, #0
10002e06:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e08:	1dfb      	adds	r3, r7, #7
10002e0a:	781b      	ldrb	r3, [r3, #0]
10002e0c:	2b00      	cmp	r3, #0
10002e0e:	d106      	bne.n	10002e1e <DAVE_Init+0x72>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_LED_R_STATUS */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_LED_R_STATUS); 
10002e10:	1dfc      	adds	r4, r7, #7
10002e12:	4b41      	ldr	r3, [pc, #260]	; (10002f18 <DAVE_Init+0x16c>)
10002e14:	1c18      	adds	r0, r3, #0
10002e16:	f7ff fde9 	bl	100029ec <DIGITAL_IO_Init>
10002e1a:	1c03      	adds	r3, r0, #0
10002e1c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e1e:	1dfb      	adds	r3, r7, #7
10002e20:	781b      	ldrb	r3, [r3, #0]
10002e22:	2b00      	cmp	r3, #0
10002e24:	d106      	bne.n	10002e34 <DAVE_Init+0x88>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_SW_USB */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_SW_USB); 
10002e26:	1dfc      	adds	r4, r7, #7
10002e28:	4b3c      	ldr	r3, [pc, #240]	; (10002f1c <DAVE_Init+0x170>)
10002e2a:	1c18      	adds	r0, r3, #0
10002e2c:	f7ff fdde 	bl	100029ec <DIGITAL_IO_Init>
10002e30:	1c03      	adds	r3, r0, #0
10002e32:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e34:	1dfb      	adds	r3, r7, #7
10002e36:	781b      	ldrb	r3, [r3, #0]
10002e38:	2b00      	cmp	r3, #0
10002e3a:	d106      	bne.n	10002e4a <DAVE_Init+0x9e>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_SW_UP */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_SW_UP); 
10002e3c:	1dfc      	adds	r4, r7, #7
10002e3e:	4b38      	ldr	r3, [pc, #224]	; (10002f20 <DAVE_Init+0x174>)
10002e40:	1c18      	adds	r0, r3, #0
10002e42:	f7ff fdd3 	bl	100029ec <DIGITAL_IO_Init>
10002e46:	1c03      	adds	r3, r0, #0
10002e48:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e4a:	1dfb      	adds	r3, r7, #7
10002e4c:	781b      	ldrb	r3, [r3, #0]
10002e4e:	2b00      	cmp	r3, #0
10002e50:	d106      	bne.n	10002e60 <DAVE_Init+0xb4>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_SW_DOWN */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_SW_DOWN); 
10002e52:	1dfc      	adds	r4, r7, #7
10002e54:	4b33      	ldr	r3, [pc, #204]	; (10002f24 <DAVE_Init+0x178>)
10002e56:	1c18      	adds	r0, r3, #0
10002e58:	f7ff fdc8 	bl	100029ec <DIGITAL_IO_Init>
10002e5c:	1c03      	adds	r3, r0, #0
10002e5e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e60:	1dfb      	adds	r3, r7, #7
10002e62:	781b      	ldrb	r3, [r3, #0]
10002e64:	2b00      	cmp	r3, #0
10002e66:	d106      	bne.n	10002e76 <DAVE_Init+0xca>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_USBPWR_2 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_USBPWR_2); 
10002e68:	1dfc      	adds	r4, r7, #7
10002e6a:	4b2f      	ldr	r3, [pc, #188]	; (10002f28 <DAVE_Init+0x17c>)
10002e6c:	1c18      	adds	r0, r3, #0
10002e6e:	f7ff fdbd 	bl	100029ec <DIGITAL_IO_Init>
10002e72:	1c03      	adds	r3, r0, #0
10002e74:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e76:	1dfb      	adds	r3, r7, #7
10002e78:	781b      	ldrb	r3, [r3, #0]
10002e7a:	2b00      	cmp	r3, #0
10002e7c:	d106      	bne.n	10002e8c <DAVE_Init+0xe0>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_USBPWR_1 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_USBPWR_1); 
10002e7e:	1dfc      	adds	r4, r7, #7
10002e80:	4b2a      	ldr	r3, [pc, #168]	; (10002f2c <DAVE_Init+0x180>)
10002e82:	1c18      	adds	r0, r3, #0
10002e84:	f7ff fdb2 	bl	100029ec <DIGITAL_IO_Init>
10002e88:	1c03      	adds	r3, r0, #0
10002e8a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002e8c:	1dfb      	adds	r3, r7, #7
10002e8e:	781b      	ldrb	r3, [r3, #0]
10002e90:	2b00      	cmp	r3, #0
10002e92:	d106      	bne.n	10002ea2 <DAVE_Init+0xf6>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_RELAY */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_RELAY); 
10002e94:	1dfc      	adds	r4, r7, #7
10002e96:	4b26      	ldr	r3, [pc, #152]	; (10002f30 <DAVE_Init+0x184>)
10002e98:	1c18      	adds	r0, r3, #0
10002e9a:	f7ff fda7 	bl	100029ec <DIGITAL_IO_Init>
10002e9e:	1c03      	adds	r3, r0, #0
10002ea0:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002ea2:	1dfb      	adds	r3, r7, #7
10002ea4:	781b      	ldrb	r3, [r3, #0]
10002ea6:	2b00      	cmp	r3, #0
10002ea8:	d106      	bne.n	10002eb8 <DAVE_Init+0x10c>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_LED_USB2 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_LED_USB2); 
10002eaa:	1dfc      	adds	r4, r7, #7
10002eac:	4b21      	ldr	r3, [pc, #132]	; (10002f34 <DAVE_Init+0x188>)
10002eae:	1c18      	adds	r0, r3, #0
10002eb0:	f7ff fd9c 	bl	100029ec <DIGITAL_IO_Init>
10002eb4:	1c03      	adds	r3, r0, #0
10002eb6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002eb8:	1dfb      	adds	r3, r7, #7
10002eba:	781b      	ldrb	r3, [r3, #0]
10002ebc:	2b00      	cmp	r3, #0
10002ebe:	d106      	bne.n	10002ece <DAVE_Init+0x122>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_LED_USB1 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_LED_USB1); 
10002ec0:	1dfc      	adds	r4, r7, #7
10002ec2:	4b1d      	ldr	r3, [pc, #116]	; (10002f38 <DAVE_Init+0x18c>)
10002ec4:	1c18      	adds	r0, r3, #0
10002ec6:	f7ff fd91 	bl	100029ec <DIGITAL_IO_Init>
10002eca:	1c03      	adds	r3, r0, #0
10002ecc:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002ece:	1dfb      	adds	r3, r7, #7
10002ed0:	781b      	ldrb	r3, [r3, #0]
10002ed2:	2b00      	cmp	r3, #0
10002ed4:	d106      	bne.n	10002ee4 <DAVE_Init+0x138>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
10002ed6:	1dfc      	adds	r4, r7, #7
10002ed8:	4b18      	ldr	r3, [pc, #96]	; (10002f3c <DAVE_Init+0x190>)
10002eda:	1c18      	adds	r0, r3, #0
10002edc:	f7ff f9be 	bl	1000225c <SYSTIMER_Init>
10002ee0:	1c03      	adds	r3, r0, #0
10002ee2:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002ee4:	1dfb      	adds	r3, r7, #7
10002ee6:	781b      	ldrb	r3, [r3, #0]
10002ee8:	2b00      	cmp	r3, #0
10002eea:	d106      	bne.n	10002efa <DAVE_Init+0x14e>
  {
	 /**  Initialization of PWM_CCU4 APP instance PWM_CCU4_LED_STATUS */
	 init_status = (DAVE_STATUS_t)PWM_CCU4_Init(&PWM_CCU4_LED_STATUS); 
10002eec:	1dfc      	adds	r4, r7, #7
10002eee:	4b14      	ldr	r3, [pc, #80]	; (10002f40 <DAVE_Init+0x194>)
10002ef0:	1c18      	adds	r0, r3, #0
10002ef2:	f7ff fa6d 	bl	100023d0 <PWM_CCU4_Init>
10002ef6:	1c03      	adds	r3, r0, #0
10002ef8:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
10002efa:	1dfb      	adds	r3, r7, #7
10002efc:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
10002efe:	1c18      	adds	r0, r3, #0
10002f00:	46bd      	mov	sp, r7
10002f02:	b003      	add	sp, #12
10002f04:	bd90      	pop	{r4, r7, pc}
10002f06:	46c0      	nop			; (mov r8, r8)
10002f08:	20000658 	.word	0x20000658
10002f0c:	20000578 	.word	0x20000578
10002f10:	10007478 	.word	0x10007478
10002f14:	10007488 	.word	0x10007488
10002f18:	10007498 	.word	0x10007498
10002f1c:	100074a8 	.word	0x100074a8
10002f20:	100074b8 	.word	0x100074b8
10002f24:	100074c8 	.word	0x100074c8
10002f28:	100074d8 	.word	0x100074d8
10002f2c:	100074e8 	.word	0x100074e8
10002f30:	100074f8 	.word	0x100074f8
10002f34:	10007508 	.word	0x10007508
10002f38:	10007518 	.word	0x10007518
10002f3c:	20000654 	.word	0x20000654
10002f40:	20000520 	.word	0x20000520

10002f44 <XMC_VADC_GLOBAL_GetDetailedResult>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_VADC_GLOBAL_GetResult()
 */
__STATIC_INLINE uint32_t XMC_VADC_GLOBAL_GetDetailedResult(XMC_VADC_GLOBAL_t *const global_ptr)
{
10002f44:	b580      	push	{r7, lr}
10002f46:	b082      	sub	sp, #8
10002f48:	af00      	add	r7, sp, #0
10002f4a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_GetDetailedResult:Wrong Module Pointer", (global_ptr == VADC))

  return (global_ptr->GLOBRES);
10002f4c:	687a      	ldr	r2, [r7, #4]
10002f4e:	23c0      	movs	r3, #192	; 0xc0
10002f50:	009b      	lsls	r3, r3, #2
10002f52:	58d3      	ldr	r3, [r2, r3]
}
10002f54:	1c18      	adds	r0, r3, #0
10002f56:	46bd      	mov	sp, r7
10002f58:	b002      	add	sp, #8
10002f5a:	bd80      	pop	{r7, pc}

10002f5c <ADC_MEASUREMENT_GetGlobalDetailedResult>:
    return 0;
  }
 @endcode
 */
__STATIC_INLINE uint32_t ADC_MEASUREMENT_GetGlobalDetailedResult(void)
{
10002f5c:	b580      	push	{r7, lr}
10002f5e:	b082      	sub	sp, #8
10002f60:	af00      	add	r7, sp, #0
  uint32_t result;
  result = XMC_VADC_GLOBAL_GetDetailedResult(ADC_MEASUREMENT_MODULE_PTR);
10002f62:	4b05      	ldr	r3, [pc, #20]	; (10002f78 <ADC_MEASUREMENT_GetGlobalDetailedResult+0x1c>)
10002f64:	1c18      	adds	r0, r3, #0
10002f66:	f7ff ffed 	bl	10002f44 <XMC_VADC_GLOBAL_GetDetailedResult>
10002f6a:	1c03      	adds	r3, r0, #0
10002f6c:	607b      	str	r3, [r7, #4]

  return (result);
10002f6e:	687b      	ldr	r3, [r7, #4]
}
10002f70:	1c18      	adds	r0, r3, #0
10002f72:	46bd      	mov	sp, r7
10002f74:	b002      	add	sp, #8
10002f76:	bd80      	pop	{r7, pc}
10002f78:	48030000 	.word	0x48030000

10002f7c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10002f7c:	b580      	push	{r7, lr}
10002f7e:	b082      	sub	sp, #8
10002f80:	af00      	add	r7, sp, #0
10002f82:	6078      	str	r0, [r7, #4]
10002f84:	1c0a      	adds	r2, r1, #0
10002f86:	1cfb      	adds	r3, r7, #3
10002f88:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
10002f8a:	1cfb      	adds	r3, r7, #3
10002f8c:	781b      	ldrb	r3, [r3, #0]
10002f8e:	2201      	movs	r2, #1
10002f90:	409a      	lsls	r2, r3
10002f92:	687b      	ldr	r3, [r7, #4]
10002f94:	605a      	str	r2, [r3, #4]
}
10002f96:	46bd      	mov	sp, r7
10002f98:	b002      	add	sp, #8
10002f9a:	bd80      	pop	{r7, pc}

10002f9c <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10002f9c:	b580      	push	{r7, lr}
10002f9e:	b082      	sub	sp, #8
10002fa0:	af00      	add	r7, sp, #0
10002fa2:	6078      	str	r0, [r7, #4]
10002fa4:	1c0a      	adds	r2, r1, #0
10002fa6:	1cfb      	adds	r3, r7, #3
10002fa8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
10002faa:	1cfb      	adds	r3, r7, #3
10002fac:	781b      	ldrb	r3, [r3, #0]
10002fae:	2280      	movs	r2, #128	; 0x80
10002fb0:	0252      	lsls	r2, r2, #9
10002fb2:	409a      	lsls	r2, r3
10002fb4:	687b      	ldr	r3, [r7, #4]
10002fb6:	605a      	str	r2, [r3, #4]
}
10002fb8:	46bd      	mov	sp, r7
10002fba:	b002      	add	sp, #8
10002fbc:	bd80      	pop	{r7, pc}
10002fbe:	46c0      	nop			; (mov r8, r8)

10002fc0 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10002fc0:	b580      	push	{r7, lr}
10002fc2:	b082      	sub	sp, #8
10002fc4:	af00      	add	r7, sp, #0
10002fc6:	6078      	str	r0, [r7, #4]
10002fc8:	1c0a      	adds	r2, r1, #0
10002fca:	1cfb      	adds	r3, r7, #3
10002fcc:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
10002fce:	687b      	ldr	r3, [r7, #4]
10002fd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10002fd2:	1cfb      	adds	r3, r7, #3
10002fd4:	781b      	ldrb	r3, [r3, #0]
10002fd6:	40da      	lsrs	r2, r3
10002fd8:	1c13      	adds	r3, r2, #0
10002fda:	2201      	movs	r2, #1
10002fdc:	4013      	ands	r3, r2
}
10002fde:	1c18      	adds	r0, r3, #0
10002fe0:	46bd      	mov	sp, r7
10002fe2:	b002      	add	sp, #8
10002fe4:	bd80      	pop	{r7, pc}
10002fe6:	46c0      	nop			; (mov r8, r8)

10002fe8 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10002fe8:	b580      	push	{r7, lr}
10002fea:	b082      	sub	sp, #8
10002fec:	af00      	add	r7, sp, #0
10002fee:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10002ff0:	687b      	ldr	r3, [r7, #4]
10002ff2:	681a      	ldr	r2, [r3, #0]
10002ff4:	687b      	ldr	r3, [r7, #4]
10002ff6:	7b1b      	ldrb	r3, [r3, #12]
10002ff8:	1c10      	adds	r0, r2, #0
10002ffa:	1c19      	adds	r1, r3, #0
10002ffc:	f7ff ffbe 	bl	10002f7c <XMC_GPIO_SetOutputHigh>
}
10003000:	46bd      	mov	sp, r7
10003002:	b002      	add	sp, #8
10003004:	bd80      	pop	{r7, pc}
10003006:	46c0      	nop			; (mov r8, r8)

10003008 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10003008:	b580      	push	{r7, lr}
1000300a:	b082      	sub	sp, #8
1000300c:	af00      	add	r7, sp, #0
1000300e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10003010:	687b      	ldr	r3, [r7, #4]
10003012:	681a      	ldr	r2, [r3, #0]
10003014:	687b      	ldr	r3, [r7, #4]
10003016:	7b1b      	ldrb	r3, [r3, #12]
10003018:	1c10      	adds	r0, r2, #0
1000301a:	1c19      	adds	r1, r3, #0
1000301c:	f7ff ffbe 	bl	10002f9c <XMC_GPIO_SetOutputLow>
}
10003020:	46bd      	mov	sp, r7
10003022:	b002      	add	sp, #8
10003024:	bd80      	pop	{r7, pc}
10003026:	46c0      	nop			; (mov r8, r8)

10003028 <DIGITAL_IO_GetInput>:
* }
*  @endcode
*/

__STATIC_INLINE uint32_t DIGITAL_IO_GetInput(const DIGITAL_IO_t *const handler)
{
10003028:	b580      	push	{r7, lr}
1000302a:	b082      	sub	sp, #8
1000302c:	af00      	add	r7, sp, #0
1000302e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_GetInput: handler null pointer", handler != NULL);
  return XMC_GPIO_GetInput(handler->gpio_port, handler->gpio_pin);
10003030:	687b      	ldr	r3, [r7, #4]
10003032:	681a      	ldr	r2, [r3, #0]
10003034:	687b      	ldr	r3, [r7, #4]
10003036:	7b1b      	ldrb	r3, [r3, #12]
10003038:	1c10      	adds	r0, r2, #0
1000303a:	1c19      	adds	r1, r3, #0
1000303c:	f7ff ffc0 	bl	10002fc0 <XMC_GPIO_GetInput>
10003040:	1c03      	adds	r3, r0, #0
}
10003042:	1c18      	adds	r0, r3, #0
10003044:	46bd      	mov	sp, r7
10003046:	b002      	add	sp, #8
10003048:	bd80      	pop	{r7, pc}
1000304a:	46c0      	nop			; (mov r8, r8)

1000304c <reset_status_led_to_relay_state>:
}

//****************************************************************************
// reset_status_led_to_relay_state - gets state of relay and sets relay led according
//****************************************************************************
void reset_status_led_to_relay_state(){
1000304c:	b580      	push	{r7, lr}
1000304e:	b082      	sub	sp, #8
10003050:	af00      	add	r7, sp, #0
	uint32_t state = DIGITAL_IO_GetInput(&IO_RELAY);
10003052:	4b0f      	ldr	r3, [pc, #60]	; (10003090 <reset_status_led_to_relay_state+0x44>)
10003054:	1c18      	adds	r0, r3, #0
10003056:	f7ff ffe7 	bl	10003028 <DIGITAL_IO_GetInput>
1000305a:	1c03      	adds	r3, r0, #0
1000305c:	607b      	str	r3, [r7, #4]
	if(state == 0){
1000305e:	687b      	ldr	r3, [r7, #4]
10003060:	2b00      	cmp	r3, #0
10003062:	d109      	bne.n	10003078 <reset_status_led_to_relay_state+0x2c>
		led_status_pattern = LED_OFF;
10003064:	4b0b      	ldr	r3, [pc, #44]	; (10003094 <reset_status_led_to_relay_state+0x48>)
10003066:	2200      	movs	r2, #0
10003068:	701a      	strb	r2, [r3, #0]
		PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_OFF);
1000306a:	4b0b      	ldr	r3, [pc, #44]	; (10003098 <reset_status_led_to_relay_state+0x4c>)
1000306c:	4a0b      	ldr	r2, [pc, #44]	; (1000309c <reset_status_led_to_relay_state+0x50>)
1000306e:	1c18      	adds	r0, r3, #0
10003070:	1c11      	adds	r1, r2, #0
10003072:	f7ff fc0b 	bl	1000288c <PWM_CCU4_SetDutyCycle>
10003076:	e007      	b.n	10003088 <reset_status_led_to_relay_state+0x3c>
	}
	else{
		led_status_pattern = LED_ON;
10003078:	4b06      	ldr	r3, [pc, #24]	; (10003094 <reset_status_led_to_relay_state+0x48>)
1000307a:	2201      	movs	r2, #1
1000307c:	701a      	strb	r2, [r3, #0]
		PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_ON);
1000307e:	4b06      	ldr	r3, [pc, #24]	; (10003098 <reset_status_led_to_relay_state+0x4c>)
10003080:	1c18      	adds	r0, r3, #0
10003082:	2100      	movs	r1, #0
10003084:	f7ff fc02 	bl	1000288c <PWM_CCU4_SetDutyCycle>
	}
}
10003088:	46bd      	mov	sp, r7
1000308a:	b002      	add	sp, #8
1000308c:	bd80      	pop	{r7, pc}
1000308e:	46c0      	nop			; (mov r8, r8)
10003090:	100074f8 	.word	0x100074f8
10003094:	20000660 	.word	0x20000660
10003098:	20000520 	.word	0x20000520
1000309c:	00002710 	.word	0x00002710

100030a0 <manage_status_led>:

//****************************************************************************
// manage_leds -
//****************************************************************************

void manage_status_led(){
100030a0:	b580      	push	{r7, lr}
100030a2:	af00      	add	r7, sp, #0
	static uint16_t led_number_state;
	static uint32_t led_number_state_timestamp;
	static uint16_t led_number_state_length;

	// Check target pattern an initiate
	if(led_status_pattern != led_status_pattern_last){
100030a4:	4b43      	ldr	r3, [pc, #268]	; (100031b4 <manage_status_led+0x114>)
100030a6:	781a      	ldrb	r2, [r3, #0]
100030a8:	4b43      	ldr	r3, [pc, #268]	; (100031b8 <manage_status_led+0x118>)
100030aa:	781b      	ldrb	r3, [r3, #0]
100030ac:	429a      	cmp	r2, r3
100030ae:	d030      	beq.n	10003112 <manage_status_led+0x72>
		switch (led_status_pattern){
100030b0:	4b40      	ldr	r3, [pc, #256]	; (100031b4 <manage_status_led+0x114>)
100030b2:	781b      	ldrb	r3, [r3, #0]
100030b4:	2b01      	cmp	r3, #1
100030b6:	d00a      	beq.n	100030ce <manage_status_led+0x2e>
100030b8:	2b02      	cmp	r3, #2
100030ba:	d00e      	beq.n	100030da <manage_status_led+0x3a>
100030bc:	2b00      	cmp	r3, #0
100030be:	d124      	bne.n	1000310a <manage_status_led+0x6a>
			case LED_OFF:
				PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_OFF);
100030c0:	4b3e      	ldr	r3, [pc, #248]	; (100031bc <manage_status_led+0x11c>)
100030c2:	4a3f      	ldr	r2, [pc, #252]	; (100031c0 <manage_status_led+0x120>)
100030c4:	1c18      	adds	r0, r3, #0
100030c6:	1c11      	adds	r1, r2, #0
100030c8:	f7ff fbe0 	bl	1000288c <PWM_CCU4_SetDutyCycle>
				break;
100030cc:	e01d      	b.n	1000310a <manage_status_led+0x6a>
			case LED_ON:
				PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_ON);
100030ce:	4b3b      	ldr	r3, [pc, #236]	; (100031bc <manage_status_led+0x11c>)
100030d0:	1c18      	adds	r0, r3, #0
100030d2:	2100      	movs	r1, #0
100030d4:	f7ff fbda 	bl	1000288c <PWM_CCU4_SetDutyCycle>
				break;
100030d8:	e017      	b.n	1000310a <manage_status_led+0x6a>
			case LED_NUMBER:
				if(led_number >= 1){
100030da:	4b3a      	ldr	r3, [pc, #232]	; (100031c4 <manage_status_led+0x124>)
100030dc:	881b      	ldrh	r3, [r3, #0]
100030de:	2b00      	cmp	r3, #0
100030e0:	d012      	beq.n	10003108 <manage_status_led+0x68>
					led_number_state_timestamp = SYSTIMER_GetTime();
100030e2:	f7ff f8f7 	bl	100022d4 <SYSTIMER_GetTime>
100030e6:	1c02      	adds	r2, r0, #0
100030e8:	4b37      	ldr	r3, [pc, #220]	; (100031c8 <manage_status_led+0x128>)
100030ea:	601a      	str	r2, [r3, #0]
					led_number_state_length = LED_PULSE_SHORT;
100030ec:	4b37      	ldr	r3, [pc, #220]	; (100031cc <manage_status_led+0x12c>)
100030ee:	2296      	movs	r2, #150	; 0x96
100030f0:	0052      	lsls	r2, r2, #1
100030f2:	801a      	strh	r2, [r3, #0]
					PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_OFF);
100030f4:	4b31      	ldr	r3, [pc, #196]	; (100031bc <manage_status_led+0x11c>)
100030f6:	4a32      	ldr	r2, [pc, #200]	; (100031c0 <manage_status_led+0x120>)
100030f8:	1c18      	adds	r0, r3, #0
100030fa:	1c11      	adds	r1, r2, #0
100030fc:	f7ff fbc6 	bl	1000288c <PWM_CCU4_SetDutyCycle>
					led_number_state = 0;
10003100:	4b33      	ldr	r3, [pc, #204]	; (100031d0 <manage_status_led+0x130>)
10003102:	2200      	movs	r2, #0
10003104:	801a      	strh	r2, [r3, #0]
				}
				break;
10003106:	e7ff      	b.n	10003108 <manage_status_led+0x68>
10003108:	46c0      	nop			; (mov r8, r8)
		}
		led_status_pattern_last = led_status_pattern;
1000310a:	4b2a      	ldr	r3, [pc, #168]	; (100031b4 <manage_status_led+0x114>)
1000310c:	781a      	ldrb	r2, [r3, #0]
1000310e:	4b2a      	ldr	r3, [pc, #168]	; (100031b8 <manage_status_led+0x118>)
10003110:	701a      	strb	r2, [r3, #0]
	}

	// Handle LED_NUMBER pattern
	if(led_status_pattern == LED_NUMBER){
10003112:	4b28      	ldr	r3, [pc, #160]	; (100031b4 <manage_status_led+0x114>)
10003114:	781b      	ldrb	r3, [r3, #0]
10003116:	2b02      	cmp	r3, #2
10003118:	d149      	bne.n	100031ae <manage_status_led+0x10e>
		if((SYSTIMER_GetTime() - led_number_state_timestamp) / 1000 >= led_number_state_length){
1000311a:	f7ff f8db 	bl	100022d4 <SYSTIMER_GetTime>
1000311e:	1c02      	adds	r2, r0, #0
10003120:	4b29      	ldr	r3, [pc, #164]	; (100031c8 <manage_status_led+0x128>)
10003122:	681b      	ldr	r3, [r3, #0]
10003124:	1ad3      	subs	r3, r2, r3
10003126:	1c18      	adds	r0, r3, #0
10003128:	23fa      	movs	r3, #250	; 0xfa
1000312a:	0099      	lsls	r1, r3, #2
1000312c:	f000 fbaa 	bl	10003884 <__aeabi_uidiv>
10003130:	1c03      	adds	r3, r0, #0
10003132:	1c1a      	adds	r2, r3, #0
10003134:	4b25      	ldr	r3, [pc, #148]	; (100031cc <manage_status_led+0x12c>)
10003136:	881b      	ldrh	r3, [r3, #0]
10003138:	429a      	cmp	r2, r3
1000313a:	d338      	bcc.n	100031ae <manage_status_led+0x10e>
			// Next state
			led_number_state++;
1000313c:	4b24      	ldr	r3, [pc, #144]	; (100031d0 <manage_status_led+0x130>)
1000313e:	881b      	ldrh	r3, [r3, #0]
10003140:	3301      	adds	r3, #1
10003142:	b29a      	uxth	r2, r3
10003144:	4b22      	ldr	r3, [pc, #136]	; (100031d0 <manage_status_led+0x130>)
10003146:	801a      	strh	r2, [r3, #0]

			// Check if LED must be powered on or off for this state
			if(led_number_state % 2)
10003148:	4b21      	ldr	r3, [pc, #132]	; (100031d0 <manage_status_led+0x130>)
1000314a:	881b      	ldrh	r3, [r3, #0]
1000314c:	2201      	movs	r2, #1
1000314e:	4013      	ands	r3, r2
10003150:	b29b      	uxth	r3, r3
10003152:	2b00      	cmp	r3, #0
10003154:	d005      	beq.n	10003162 <manage_status_led+0xc2>
				PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_ON);
10003156:	4b19      	ldr	r3, [pc, #100]	; (100031bc <manage_status_led+0x11c>)
10003158:	1c18      	adds	r0, r3, #0
1000315a:	2100      	movs	r1, #0
1000315c:	f7ff fb96 	bl	1000288c <PWM_CCU4_SetDutyCycle>
10003160:	e005      	b.n	1000316e <manage_status_led+0xce>
			else
				PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_OFF);
10003162:	4b16      	ldr	r3, [pc, #88]	; (100031bc <manage_status_led+0x11c>)
10003164:	4a16      	ldr	r2, [pc, #88]	; (100031c0 <manage_status_led+0x120>)
10003166:	1c18      	adds	r0, r3, #0
10003168:	1c11      	adds	r1, r2, #0
1000316a:	f7ff fb8f 	bl	1000288c <PWM_CCU4_SetDutyCycle>

			// Detect last low phase and make it longer
			if(led_number_state == (led_number*2))
1000316e:	4b18      	ldr	r3, [pc, #96]	; (100031d0 <manage_status_led+0x130>)
10003170:	881b      	ldrh	r3, [r3, #0]
10003172:	1c1a      	adds	r2, r3, #0
10003174:	4b13      	ldr	r3, [pc, #76]	; (100031c4 <manage_status_led+0x124>)
10003176:	881b      	ldrh	r3, [r3, #0]
10003178:	005b      	lsls	r3, r3, #1
1000317a:	429a      	cmp	r2, r3
1000317c:	d103      	bne.n	10003186 <manage_status_led+0xe6>
				led_number_state_length = LED_PULSE_LONG;
1000317e:	4b13      	ldr	r3, [pc, #76]	; (100031cc <manage_status_led+0x12c>)
10003180:	4a14      	ldr	r2, [pc, #80]	; (100031d4 <manage_status_led+0x134>)
10003182:	801a      	strh	r2, [r3, #0]
10003184:	e003      	b.n	1000318e <manage_status_led+0xee>
			else
				led_number_state_length = LED_PULSE_SHORT;
10003186:	4b11      	ldr	r3, [pc, #68]	; (100031cc <manage_status_led+0x12c>)
10003188:	2296      	movs	r2, #150	; 0x96
1000318a:	0052      	lsls	r2, r2, #1
1000318c:	801a      	strh	r2, [r3, #0]

			// Store current time
			led_number_state_timestamp = SYSTIMER_GetTime();
1000318e:	f7ff f8a1 	bl	100022d4 <SYSTIMER_GetTime>
10003192:	1c02      	adds	r2, r0, #0
10003194:	4b0c      	ldr	r3, [pc, #48]	; (100031c8 <manage_status_led+0x128>)
10003196:	601a      	str	r2, [r3, #0]

			// Check if LED pattern is finished
			if(led_number_state > led_number*2){
10003198:	4b0d      	ldr	r3, [pc, #52]	; (100031d0 <manage_status_led+0x130>)
1000319a:	881b      	ldrh	r3, [r3, #0]
1000319c:	1c1a      	adds	r2, r3, #0
1000319e:	4b09      	ldr	r3, [pc, #36]	; (100031c4 <manage_status_led+0x124>)
100031a0:	881b      	ldrh	r3, [r3, #0]
100031a2:	005b      	lsls	r3, r3, #1
100031a4:	429a      	cmp	r2, r3
100031a6:	dd02      	ble.n	100031ae <manage_status_led+0x10e>
				//led_status_pattern = LED_OFF;
				led_number_state = 1;
100031a8:	4b09      	ldr	r3, [pc, #36]	; (100031d0 <manage_status_led+0x130>)
100031aa:	2201      	movs	r2, #1
100031ac:	801a      	strh	r2, [r3, #0]
			}
		}
	}
}
100031ae:	46bd      	mov	sp, r7
100031b0:	bd80      	pop	{r7, pc}
100031b2:	46c0      	nop			; (mov r8, r8)
100031b4:	20000660 	.word	0x20000660
100031b8:	20000661 	.word	0x20000661
100031bc:	20000520 	.word	0x20000520
100031c0:	00002710 	.word	0x00002710
100031c4:	20000662 	.word	0x20000662
100031c8:	20000698 	.word	0x20000698
100031cc:	2000069c 	.word	0x2000069c
100031d0:	2000069e 	.word	0x2000069e
100031d4:	0000044c 	.word	0x0000044c

100031d8 <main>:

//****************************************************************************
// main - primary loop function
//****************************************************************************
int main(void)
{
100031d8:	b590      	push	{r4, r7, lr}
100031da:	b085      	sub	sp, #20
100031dc:	af00      	add	r7, sp, #0
	// Initialization of DAVE APPs
	DAVE_STATUS_t status;
	status = DAVE_Init();
100031de:	230b      	movs	r3, #11
100031e0:	18fc      	adds	r4, r7, r3
100031e2:	f7ff fde3 	bl	10002dac <DAVE_Init>
100031e6:	1c03      	adds	r3, r0, #0
100031e8:	7023      	strb	r3, [r4, #0]

	// Error routine
	if (status != DAVE_STATUS_SUCCESS) {
100031ea:	230b      	movs	r3, #11
100031ec:	18fb      	adds	r3, r7, r3
100031ee:	781b      	ldrb	r3, [r3, #0]
100031f0:	2b00      	cmp	r3, #0
100031f2:	d000      	beq.n	100031f6 <main+0x1e>
		while(1U){
		}
100031f4:	e7fe      	b.n	100031f4 <main+0x1c>
	}

	/// - Set initial state -
	// Enable USB chip and switch to USB1
	DIGITAL_IO_SetOutputLow(&IO_USB_SI);
100031f6:	4bcd      	ldr	r3, [pc, #820]	; (1000352c <main+0x354>)
100031f8:	1c18      	adds	r0, r3, #0
100031fa:	f7ff ff05 	bl	10003008 <DIGITAL_IO_SetOutputLow>
	DIGITAL_IO_SetOutputLow(&IO_USB_OE);
100031fe:	4bcc      	ldr	r3, [pc, #816]	; (10003530 <main+0x358>)
10003200:	1c18      	adds	r0, r3, #0
10003202:	f7ff ff01 	bl	10003008 <DIGITAL_IO_SetOutputLow>
	// Enable USB1
	DIGITAL_IO_SetOutputHigh(&IO_USBPWR_1);
10003206:	4bcb      	ldr	r3, [pc, #812]	; (10003534 <main+0x35c>)
10003208:	1c18      	adds	r0, r3, #0
1000320a:	f7ff feed 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputLow(&IO_LED_USB1);
1000320e:	4bca      	ldr	r3, [pc, #808]	; (10003538 <main+0x360>)
10003210:	1c18      	adds	r0, r3, #0
10003212:	f7ff fef9 	bl	10003008 <DIGITAL_IO_SetOutputLow>
	// Disable USB2
	DIGITAL_IO_SetOutputLow(&IO_USBPWR_2);
10003216:	4bc9      	ldr	r3, [pc, #804]	; (1000353c <main+0x364>)
10003218:	1c18      	adds	r0, r3, #0
1000321a:	f7ff fef5 	bl	10003008 <DIGITAL_IO_SetOutputLow>
	DIGITAL_IO_SetOutputHigh(&IO_LED_USB2);
1000321e:	4bc8      	ldr	r3, [pc, #800]	; (10003540 <main+0x368>)
10003220:	1c18      	adds	r0, r3, #0
10003222:	f7ff fee1 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
	// Disable Relay and set LED off
	DIGITAL_IO_SetOutputLow(&IO_RELAY);
10003226:	4bc7      	ldr	r3, [pc, #796]	; (10003544 <main+0x36c>)
10003228:	1c18      	adds	r0, r3, #0
1000322a:	f7ff feed 	bl	10003008 <DIGITAL_IO_SetOutputLow>
	PWM_CCU4_SetDutyCycle(&PWM_CCU4_LED_STATUS, PWM_FULL_OFF);
1000322e:	4bc6      	ldr	r3, [pc, #792]	; (10003548 <main+0x370>)
10003230:	4ac6      	ldr	r2, [pc, #792]	; (1000354c <main+0x374>)
10003232:	1c18      	adds	r0, r3, #0
10003234:	1c11      	adds	r1, r2, #0
10003236:	f7ff fb29 	bl	1000288c <PWM_CCU4_SetDutyCycle>
	// Initialize next value conversion
	ADC_MEASUREMENT_StartConversion(&ADC_SENSOR);
1000323a:	4bc5      	ldr	r3, [pc, #788]	; (10003550 <main+0x378>)
1000323c:	1c18      	adds	r0, r3, #0
1000323e:	f7ff fda7 	bl	10002d90 <ADC_MEASUREMENT_StartConversion>

	int main_loop_count = 0;
10003242:	2300      	movs	r3, #0
10003244:	60fb      	str	r3, [r7, #12]

	// Main loop
	while(1U)
	{
		// - Status LED handling -
		manage_status_led();
10003246:	f7ff ff2b 	bl	100030a0 <manage_status_led>
		main_loop_count++;
1000324a:	68fb      	ldr	r3, [r7, #12]
1000324c:	3301      	adds	r3, #1
1000324e:	60fb      	str	r3, [r7, #12]
		systime_debug = SYSTIMER_GetTime();
10003250:	f7ff f840 	bl	100022d4 <SYSTIMER_GetTime>
10003254:	1c03      	adds	r3, r0, #0
10003256:	1c1a      	adds	r2, r3, #0
10003258:	4bbe      	ldr	r3, [pc, #760]	; (10003554 <main+0x37c>)
1000325a:	601a      	str	r2, [r3, #0]

		/// - Button handling -
		// Detect press and save current system time
		if(button_usb_pressed_timestamp == 0 && DIGITAL_IO_GetInput(&IO_SW_USB) == SW_ON)
1000325c:	4bbe      	ldr	r3, [pc, #760]	; (10003558 <main+0x380>)
1000325e:	681b      	ldr	r3, [r3, #0]
10003260:	2b00      	cmp	r3, #0
10003262:	d10a      	bne.n	1000327a <main+0xa2>
10003264:	4bbd      	ldr	r3, [pc, #756]	; (1000355c <main+0x384>)
10003266:	1c18      	adds	r0, r3, #0
10003268:	f7ff fede 	bl	10003028 <DIGITAL_IO_GetInput>
1000326c:	1e03      	subs	r3, r0, #0
1000326e:	d104      	bne.n	1000327a <main+0xa2>
			button_usb_pressed_timestamp = SYSTIMER_GetTime();
10003270:	f7ff f830 	bl	100022d4 <SYSTIMER_GetTime>
10003274:	1c02      	adds	r2, r0, #0
10003276:	4bb8      	ldr	r3, [pc, #736]	; (10003558 <main+0x380>)
10003278:	601a      	str	r2, [r3, #0]
		if(button_up_pressed_timestamp == 0 && DIGITAL_IO_GetInput(&IO_SW_UP) == SW_ON)
1000327a:	4bb9      	ldr	r3, [pc, #740]	; (10003560 <main+0x388>)
1000327c:	681b      	ldr	r3, [r3, #0]
1000327e:	2b00      	cmp	r3, #0
10003280:	d10a      	bne.n	10003298 <main+0xc0>
10003282:	4bb8      	ldr	r3, [pc, #736]	; (10003564 <main+0x38c>)
10003284:	1c18      	adds	r0, r3, #0
10003286:	f7ff fecf 	bl	10003028 <DIGITAL_IO_GetInput>
1000328a:	1e03      	subs	r3, r0, #0
1000328c:	d104      	bne.n	10003298 <main+0xc0>
			button_up_pressed_timestamp = SYSTIMER_GetTime();
1000328e:	f7ff f821 	bl	100022d4 <SYSTIMER_GetTime>
10003292:	1c02      	adds	r2, r0, #0
10003294:	4bb2      	ldr	r3, [pc, #712]	; (10003560 <main+0x388>)
10003296:	601a      	str	r2, [r3, #0]
		if(button_down_pressed_timestamp == 0 && DIGITAL_IO_GetInput(&IO_SW_DOWN) == SW_ON)
10003298:	4bb3      	ldr	r3, [pc, #716]	; (10003568 <main+0x390>)
1000329a:	681b      	ldr	r3, [r3, #0]
1000329c:	2b00      	cmp	r3, #0
1000329e:	d10a      	bne.n	100032b6 <main+0xde>
100032a0:	4bb2      	ldr	r3, [pc, #712]	; (1000356c <main+0x394>)
100032a2:	1c18      	adds	r0, r3, #0
100032a4:	f7ff fec0 	bl	10003028 <DIGITAL_IO_GetInput>
100032a8:	1e03      	subs	r3, r0, #0
100032aa:	d104      	bne.n	100032b6 <main+0xde>
			button_down_pressed_timestamp = SYSTIMER_GetTime();
100032ac:	f7ff f812 	bl	100022d4 <SYSTIMER_GetTime>
100032b0:	1c02      	adds	r2, r0, #0
100032b2:	4bad      	ldr	r3, [pc, #692]	; (10003568 <main+0x390>)
100032b4:	601a      	str	r2, [r3, #0]
		// If a press in ongoing and release is detected, calculate time difference
		if(button_usb_pressed_timestamp != 0 && DIGITAL_IO_GetInput(&IO_SW_USB) == SW_OFF){
100032b6:	4ba8      	ldr	r3, [pc, #672]	; (10003558 <main+0x380>)
100032b8:	681b      	ldr	r3, [r3, #0]
100032ba:	2b00      	cmp	r3, #0
100032bc:	d028      	beq.n	10003310 <main+0x138>
100032be:	4ba7      	ldr	r3, [pc, #668]	; (1000355c <main+0x384>)
100032c0:	1c18      	adds	r0, r3, #0
100032c2:	f7ff feb1 	bl	10003028 <DIGITAL_IO_GetInput>
100032c6:	1e03      	subs	r3, r0, #0
100032c8:	2b01      	cmp	r3, #1
100032ca:	d121      	bne.n	10003310 <main+0x138>
			button_usb_pressed_duration = (SYSTIMER_GetTime() - button_usb_pressed_timestamp) / 1000; // convert us to ms
100032cc:	f7ff f802 	bl	100022d4 <SYSTIMER_GetTime>
100032d0:	1c02      	adds	r2, r0, #0
100032d2:	4ba1      	ldr	r3, [pc, #644]	; (10003558 <main+0x380>)
100032d4:	681b      	ldr	r3, [r3, #0]
100032d6:	1ad3      	subs	r3, r2, r3
100032d8:	1c18      	adds	r0, r3, #0
100032da:	23fa      	movs	r3, #250	; 0xfa
100032dc:	0099      	lsls	r1, r3, #2
100032de:	f000 fad1 	bl	10003884 <__aeabi_uidiv>
100032e2:	1c03      	adds	r3, r0, #0
100032e4:	b29a      	uxth	r2, r3
100032e6:	4ba2      	ldr	r3, [pc, #648]	; (10003570 <main+0x398>)
100032e8:	801a      	strh	r2, [r3, #0]
			button_usb_pressed_timestamp = 0;
100032ea:	4b9b      	ldr	r3, [pc, #620]	; (10003558 <main+0x380>)
100032ec:	2200      	movs	r2, #0
100032ee:	601a      	str	r2, [r3, #0]
			// Interpret button press and activate "button pressed" marker
			if(button_usb_pressed_duration >= BTN_LONG_PRESS_DURATION)
100032f0:	4b9f      	ldr	r3, [pc, #636]	; (10003570 <main+0x398>)
100032f2:	881b      	ldrh	r3, [r3, #0]
100032f4:	4a9f      	ldr	r2, [pc, #636]	; (10003574 <main+0x39c>)
100032f6:	4293      	cmp	r3, r2
100032f8:	d903      	bls.n	10003302 <main+0x12a>
				buttonpress_usb = BTNPRESS_LONG;
100032fa:	4b9f      	ldr	r3, [pc, #636]	; (10003578 <main+0x3a0>)
100032fc:	2202      	movs	r2, #2
100032fe:	701a      	strb	r2, [r3, #0]
10003300:	e006      	b.n	10003310 <main+0x138>
			else if(button_usb_pressed_duration >= BTN_STD_PRESS_DURATION)
10003302:	4b9b      	ldr	r3, [pc, #620]	; (10003570 <main+0x398>)
10003304:	881b      	ldrh	r3, [r3, #0]
10003306:	2b3b      	cmp	r3, #59	; 0x3b
10003308:	d902      	bls.n	10003310 <main+0x138>
				buttonpress_usb = BTNPRESS_STD;
1000330a:	4b9b      	ldr	r3, [pc, #620]	; (10003578 <main+0x3a0>)
1000330c:	2201      	movs	r2, #1
1000330e:	701a      	strb	r2, [r3, #0]


		}
		if(button_up_pressed_timestamp != 0 && DIGITAL_IO_GetInput(&IO_SW_UP) == SW_OFF){
10003310:	4b93      	ldr	r3, [pc, #588]	; (10003560 <main+0x388>)
10003312:	681b      	ldr	r3, [r3, #0]
10003314:	2b00      	cmp	r3, #0
10003316:	d032      	beq.n	1000337e <main+0x1a6>
10003318:	4b92      	ldr	r3, [pc, #584]	; (10003564 <main+0x38c>)
1000331a:	1c18      	adds	r0, r3, #0
1000331c:	f7ff fe84 	bl	10003028 <DIGITAL_IO_GetInput>
10003320:	1e03      	subs	r3, r0, #0
10003322:	2b01      	cmp	r3, #1
10003324:	d12b      	bne.n	1000337e <main+0x1a6>
			button_up_pressed_duration = (SYSTIMER_GetTime() - button_up_pressed_timestamp) / 1000; // convert us to ms
10003326:	f7fe ffd5 	bl	100022d4 <SYSTIMER_GetTime>
1000332a:	1c02      	adds	r2, r0, #0
1000332c:	4b8c      	ldr	r3, [pc, #560]	; (10003560 <main+0x388>)
1000332e:	681b      	ldr	r3, [r3, #0]
10003330:	1ad3      	subs	r3, r2, r3
10003332:	1c18      	adds	r0, r3, #0
10003334:	23fa      	movs	r3, #250	; 0xfa
10003336:	0099      	lsls	r1, r3, #2
10003338:	f000 faa4 	bl	10003884 <__aeabi_uidiv>
1000333c:	1c03      	adds	r3, r0, #0
1000333e:	b29a      	uxth	r2, r3
10003340:	4b8e      	ldr	r3, [pc, #568]	; (1000357c <main+0x3a4>)
10003342:	801a      	strh	r2, [r3, #0]
			button_up_pressed_timestamp = 0;
10003344:	4b86      	ldr	r3, [pc, #536]	; (10003560 <main+0x388>)
10003346:	2200      	movs	r2, #0
10003348:	601a      	str	r2, [r3, #0]
			// Interpret button press and activate "button pressed" marker
			if(button_up_pressed_duration >= BTN_LONG_PRESS_DURATION){
1000334a:	4b8c      	ldr	r3, [pc, #560]	; (1000357c <main+0x3a4>)
1000334c:	881b      	ldrh	r3, [r3, #0]
1000334e:	4a89      	ldr	r2, [pc, #548]	; (10003574 <main+0x39c>)
10003350:	4293      	cmp	r3, r2
10003352:	d908      	bls.n	10003366 <main+0x18e>
				buttonpress_up = BTNPRESS_LONG;
10003354:	4b8a      	ldr	r3, [pc, #552]	; (10003580 <main+0x3a8>)
10003356:	2202      	movs	r2, #2
10003358:	701a      	strb	r2, [r3, #0]
				button_usb_pressed_long_debug++;
1000335a:	4b8a      	ldr	r3, [pc, #552]	; (10003584 <main+0x3ac>)
1000335c:	681b      	ldr	r3, [r3, #0]
1000335e:	1c5a      	adds	r2, r3, #1
10003360:	4b88      	ldr	r3, [pc, #544]	; (10003584 <main+0x3ac>)
10003362:	601a      	str	r2, [r3, #0]
10003364:	e00b      	b.n	1000337e <main+0x1a6>
			}
			else if(button_up_pressed_duration >= BTN_STD_PRESS_DURATION){
10003366:	4b85      	ldr	r3, [pc, #532]	; (1000357c <main+0x3a4>)
10003368:	881b      	ldrh	r3, [r3, #0]
1000336a:	2b3b      	cmp	r3, #59	; 0x3b
1000336c:	d907      	bls.n	1000337e <main+0x1a6>
				buttonpress_up = BTNPRESS_STD;
1000336e:	4b84      	ldr	r3, [pc, #528]	; (10003580 <main+0x3a8>)
10003370:	2201      	movs	r2, #1
10003372:	701a      	strb	r2, [r3, #0]
				button_usb_pressed_debug++;
10003374:	4b84      	ldr	r3, [pc, #528]	; (10003588 <main+0x3b0>)
10003376:	681b      	ldr	r3, [r3, #0]
10003378:	1c5a      	adds	r2, r3, #1
1000337a:	4b83      	ldr	r3, [pc, #524]	; (10003588 <main+0x3b0>)
1000337c:	601a      	str	r2, [r3, #0]
			}

		}
		if(button_down_pressed_timestamp != 0 && DIGITAL_IO_GetInput(&IO_SW_DOWN) == SW_OFF){
1000337e:	4b7a      	ldr	r3, [pc, #488]	; (10003568 <main+0x390>)
10003380:	681b      	ldr	r3, [r3, #0]
10003382:	2b00      	cmp	r3, #0
10003384:	d028      	beq.n	100033d8 <main+0x200>
10003386:	4b79      	ldr	r3, [pc, #484]	; (1000356c <main+0x394>)
10003388:	1c18      	adds	r0, r3, #0
1000338a:	f7ff fe4d 	bl	10003028 <DIGITAL_IO_GetInput>
1000338e:	1e03      	subs	r3, r0, #0
10003390:	2b01      	cmp	r3, #1
10003392:	d121      	bne.n	100033d8 <main+0x200>
			button_down_pressed_duration = (SYSTIMER_GetTime() - button_down_pressed_timestamp) / 1000; // convert us to ms
10003394:	f7fe ff9e 	bl	100022d4 <SYSTIMER_GetTime>
10003398:	1c02      	adds	r2, r0, #0
1000339a:	4b73      	ldr	r3, [pc, #460]	; (10003568 <main+0x390>)
1000339c:	681b      	ldr	r3, [r3, #0]
1000339e:	1ad3      	subs	r3, r2, r3
100033a0:	1c18      	adds	r0, r3, #0
100033a2:	23fa      	movs	r3, #250	; 0xfa
100033a4:	0099      	lsls	r1, r3, #2
100033a6:	f000 fa6d 	bl	10003884 <__aeabi_uidiv>
100033aa:	1c03      	adds	r3, r0, #0
100033ac:	b29a      	uxth	r2, r3
100033ae:	4b77      	ldr	r3, [pc, #476]	; (1000358c <main+0x3b4>)
100033b0:	801a      	strh	r2, [r3, #0]
			button_down_pressed_timestamp = 0;
100033b2:	4b6d      	ldr	r3, [pc, #436]	; (10003568 <main+0x390>)
100033b4:	2200      	movs	r2, #0
100033b6:	601a      	str	r2, [r3, #0]
			// Interpret button press and activate "button pressed" marker. The code that is reacting to it must reset it afterwards!
			if(button_down_pressed_duration >= BTN_LONG_PRESS_DURATION)
100033b8:	4b74      	ldr	r3, [pc, #464]	; (1000358c <main+0x3b4>)
100033ba:	881b      	ldrh	r3, [r3, #0]
100033bc:	4a6d      	ldr	r2, [pc, #436]	; (10003574 <main+0x39c>)
100033be:	4293      	cmp	r3, r2
100033c0:	d903      	bls.n	100033ca <main+0x1f2>
				buttonpress_down = BTNPRESS_LONG;
100033c2:	4b73      	ldr	r3, [pc, #460]	; (10003590 <main+0x3b8>)
100033c4:	2202      	movs	r2, #2
100033c6:	701a      	strb	r2, [r3, #0]
100033c8:	e006      	b.n	100033d8 <main+0x200>
			else if(button_down_pressed_duration >= BTN_STD_PRESS_DURATION)
100033ca:	4b70      	ldr	r3, [pc, #448]	; (1000358c <main+0x3b4>)
100033cc:	881b      	ldrh	r3, [r3, #0]
100033ce:	2b3b      	cmp	r3, #59	; 0x3b
100033d0:	d902      	bls.n	100033d8 <main+0x200>
				buttonpress_down = BTNPRESS_STD;
100033d2:	4b6f      	ldr	r3, [pc, #444]	; (10003590 <main+0x3b8>)
100033d4:	2201      	movs	r2, #1
100033d6:	701a      	strb	r2, [r3, #0]
		}

		/// - USB Channel handling -
		switch (USB_state){
100033d8:	4b6e      	ldr	r3, [pc, #440]	; (10003594 <main+0x3bc>)
100033da:	781b      	ldrb	r3, [r3, #0]
100033dc:	2b01      	cmp	r3, #1
100033de:	d023      	beq.n	10003428 <main+0x250>
100033e0:	2b02      	cmp	r3, #2
100033e2:	d041      	beq.n	10003468 <main+0x290>
100033e4:	2b00      	cmp	r3, #0
100033e6:	d140      	bne.n	1000346a <main+0x292>
			case USB_1_active:
				// State code - none atm

				// Transition statement
				if(buttonpress_usb == BTNPRESS_STD){
100033e8:	4b63      	ldr	r3, [pc, #396]	; (10003578 <main+0x3a0>)
100033ea:	781b      	ldrb	r3, [r3, #0]
100033ec:	2b01      	cmp	r3, #1
100033ee:	d11a      	bne.n	10003426 <main+0x24e>
					DIGITAL_IO_SetOutputLow(&IO_USBPWR_1);
100033f0:	4b50      	ldr	r3, [pc, #320]	; (10003534 <main+0x35c>)
100033f2:	1c18      	adds	r0, r3, #0
100033f4:	f7ff fe08 	bl	10003008 <DIGITAL_IO_SetOutputLow>
					DIGITAL_IO_SetOutputHigh(&IO_USB_SI);
100033f8:	4b4c      	ldr	r3, [pc, #304]	; (1000352c <main+0x354>)
100033fa:	1c18      	adds	r0, r3, #0
100033fc:	f7ff fdf4 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
					DIGITAL_IO_SetOutputLow(&IO_LED_USB2);
10003400:	4b4f      	ldr	r3, [pc, #316]	; (10003540 <main+0x368>)
10003402:	1c18      	adds	r0, r3, #0
10003404:	f7ff fe00 	bl	10003008 <DIGITAL_IO_SetOutputLow>
					DIGITAL_IO_SetOutputHigh(&IO_LED_USB1);
10003408:	4b4b      	ldr	r3, [pc, #300]	; (10003538 <main+0x360>)
1000340a:	1c18      	adds	r0, r3, #0
1000340c:	f7ff fdec 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
					DIGITAL_IO_SetOutputHigh(&IO_USBPWR_2);
10003410:	4b4a      	ldr	r3, [pc, #296]	; (1000353c <main+0x364>)
10003412:	1c18      	adds	r0, r3, #0
10003414:	f7ff fde8 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
					buttonpress_usb = BTNPRESS_NOT;
10003418:	4b57      	ldr	r3, [pc, #348]	; (10003578 <main+0x3a0>)
1000341a:	2200      	movs	r2, #0
1000341c:	701a      	strb	r2, [r3, #0]

					USB_state = USB_2_active;
1000341e:	4b5d      	ldr	r3, [pc, #372]	; (10003594 <main+0x3bc>)
10003420:	2201      	movs	r2, #1
10003422:	701a      	strb	r2, [r3, #0]
				}
				break;
10003424:	e021      	b.n	1000346a <main+0x292>
10003426:	e020      	b.n	1000346a <main+0x292>
			case USB_2_active:
				// State code - none atm

				// Transition statement
				if(buttonpress_usb == BTNPRESS_STD){
10003428:	4b53      	ldr	r3, [pc, #332]	; (10003578 <main+0x3a0>)
1000342a:	781b      	ldrb	r3, [r3, #0]
1000342c:	2b01      	cmp	r3, #1
1000342e:	d11a      	bne.n	10003466 <main+0x28e>
					DIGITAL_IO_SetOutputLow(&IO_USBPWR_2);
10003430:	4b42      	ldr	r3, [pc, #264]	; (1000353c <main+0x364>)
10003432:	1c18      	adds	r0, r3, #0
10003434:	f7ff fde8 	bl	10003008 <DIGITAL_IO_SetOutputLow>
					DIGITAL_IO_SetOutputLow(&IO_USB_SI);
10003438:	4b3c      	ldr	r3, [pc, #240]	; (1000352c <main+0x354>)
1000343a:	1c18      	adds	r0, r3, #0
1000343c:	f7ff fde4 	bl	10003008 <DIGITAL_IO_SetOutputLow>
					DIGITAL_IO_SetOutputLow(&IO_LED_USB1);
10003440:	4b3d      	ldr	r3, [pc, #244]	; (10003538 <main+0x360>)
10003442:	1c18      	adds	r0, r3, #0
10003444:	f7ff fde0 	bl	10003008 <DIGITAL_IO_SetOutputLow>
					DIGITAL_IO_SetOutputHigh(&IO_LED_USB2);
10003448:	4b3d      	ldr	r3, [pc, #244]	; (10003540 <main+0x368>)
1000344a:	1c18      	adds	r0, r3, #0
1000344c:	f7ff fdcc 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
					DIGITAL_IO_SetOutputHigh(&IO_USBPWR_1);
10003450:	4b38      	ldr	r3, [pc, #224]	; (10003534 <main+0x35c>)
10003452:	1c18      	adds	r0, r3, #0
10003454:	f7ff fdc8 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
					buttonpress_usb = BTNPRESS_NOT;
10003458:	4b47      	ldr	r3, [pc, #284]	; (10003578 <main+0x3a0>)
1000345a:	2200      	movs	r2, #0
1000345c:	701a      	strb	r2, [r3, #0]

					USB_state = USB_1_active;
1000345e:	4b4d      	ldr	r3, [pc, #308]	; (10003594 <main+0x3bc>)
10003460:	2200      	movs	r2, #0
10003462:	701a      	strb	r2, [r3, #0]
				}
				break;
10003464:	e001      	b.n	1000346a <main+0x292>
10003466:	e000      	b.n	1000346a <main+0x292>
			case USB_inactive:
				// Currently not implemented!
				break;
10003468:	46c0      	nop			; (mov r8, r8)
		}
		/// - Relay handling -
		// Check for state change triggers based on current state
		switch (relay_state){
1000346a:	4b4b      	ldr	r3, [pc, #300]	; (10003598 <main+0x3c0>)
1000346c:	781b      	ldrb	r3, [r3, #0]
1000346e:	2b00      	cmp	r3, #0
10003470:	d04a      	beq.n	10003508 <main+0x330>
10003472:	2b01      	cmp	r3, #1
10003474:	d000      	beq.n	10003478 <main+0x2a0>
10003476:	e0d2      	b.n	1000361e <main+0x446>
			case RELAY_LOW:
				// State code
				// Check if upper threshold is exceeded. If it is and timestamp is not already set - save timestamp. If timestamp is already saved and threshold is not exceeded anymore reset timestamp
				if     (ADC_val_upper_thres_exceed_timestamp == 0 && ADC_val_current > ADC_upper_threshold){
10003478:	4b48      	ldr	r3, [pc, #288]	; (1000359c <main+0x3c4>)
1000347a:	681b      	ldr	r3, [r3, #0]
1000347c:	2b00      	cmp	r3, #0
1000347e:	d10c      	bne.n	1000349a <main+0x2c2>
10003480:	4b47      	ldr	r3, [pc, #284]	; (100035a0 <main+0x3c8>)
10003482:	681b      	ldr	r3, [r3, #0]
10003484:	1e1a      	subs	r2, r3, #0
10003486:	4b47      	ldr	r3, [pc, #284]	; (100035a4 <main+0x3cc>)
10003488:	681b      	ldr	r3, [r3, #0]
1000348a:	429a      	cmp	r2, r3
1000348c:	d205      	bcs.n	1000349a <main+0x2c2>
					ADC_val_upper_thres_exceed_timestamp = SYSTIMER_GetTime();
1000348e:	f7fe ff21 	bl	100022d4 <SYSTIMER_GetTime>
10003492:	1c02      	adds	r2, r0, #0
10003494:	4b41      	ldr	r3, [pc, #260]	; (1000359c <main+0x3c4>)
10003496:	601a      	str	r2, [r3, #0]
10003498:	e00d      	b.n	100034b6 <main+0x2de>
				}
				else if(ADC_val_upper_thres_exceed_timestamp != 0 && ADC_val_current < ADC_upper_threshold){
1000349a:	4b40      	ldr	r3, [pc, #256]	; (1000359c <main+0x3c4>)
1000349c:	681b      	ldr	r3, [r3, #0]
1000349e:	2b00      	cmp	r3, #0
100034a0:	d009      	beq.n	100034b6 <main+0x2de>
100034a2:	4b3f      	ldr	r3, [pc, #252]	; (100035a0 <main+0x3c8>)
100034a4:	681b      	ldr	r3, [r3, #0]
100034a6:	1e1a      	subs	r2, r3, #0
100034a8:	4b3e      	ldr	r3, [pc, #248]	; (100035a4 <main+0x3cc>)
100034aa:	681b      	ldr	r3, [r3, #0]
100034ac:	429a      	cmp	r2, r3
100034ae:	d902      	bls.n	100034b6 <main+0x2de>
					ADC_val_upper_thres_exceed_timestamp = 0;
100034b0:	4b3a      	ldr	r3, [pc, #232]	; (1000359c <main+0x3c4>)
100034b2:	2200      	movs	r2, #0
100034b4:	601a      	str	r2, [r3, #0]
				}

				// Transition statement
				// Check if threshold are exceeded long enough to trigger a switch
				if(ADC_val_upper_thres_exceed_timestamp != 0){
100034b6:	4b39      	ldr	r3, [pc, #228]	; (1000359c <main+0x3c4>)
100034b8:	681b      	ldr	r3, [r3, #0]
100034ba:	2b00      	cmp	r3, #0
100034bc:	d023      	beq.n	10003506 <main+0x32e>
					uint16_t upperThresholdExceedDuration = (SYSTIMER_GetTime() - ADC_val_upper_thres_exceed_timestamp)/1000;
100034be:	f7fe ff09 	bl	100022d4 <SYSTIMER_GetTime>
100034c2:	1c02      	adds	r2, r0, #0
100034c4:	4b35      	ldr	r3, [pc, #212]	; (1000359c <main+0x3c4>)
100034c6:	681b      	ldr	r3, [r3, #0]
100034c8:	1ad3      	subs	r3, r2, r3
100034ca:	1c18      	adds	r0, r3, #0
100034cc:	23fa      	movs	r3, #250	; 0xfa
100034ce:	0099      	lsls	r1, r3, #2
100034d0:	f000 f9d8 	bl	10003884 <__aeabi_uidiv>
100034d4:	1c03      	adds	r3, r0, #0
100034d6:	1c1a      	adds	r2, r3, #0
100034d8:	2308      	movs	r3, #8
100034da:	18fb      	adds	r3, r7, r3
100034dc:	801a      	strh	r2, [r3, #0]
					if(upperThresholdExceedDuration > relay_threshold_latchtime){
100034de:	4b32      	ldr	r3, [pc, #200]	; (100035a8 <main+0x3d0>)
100034e0:	881b      	ldrh	r3, [r3, #0]
100034e2:	2208      	movs	r2, #8
100034e4:	18ba      	adds	r2, r7, r2
100034e6:	8812      	ldrh	r2, [r2, #0]
100034e8:	429a      	cmp	r2, r3
100034ea:	d90c      	bls.n	10003506 <main+0x32e>
						relay_state = RELAY_HIGH;
100034ec:	4b2a      	ldr	r3, [pc, #168]	; (10003598 <main+0x3c0>)
100034ee:	2200      	movs	r2, #0
100034f0:	701a      	strb	r2, [r3, #0]
						DIGITAL_IO_SetOutputHigh(&IO_RELAY);
100034f2:	4b14      	ldr	r3, [pc, #80]	; (10003544 <main+0x36c>)
100034f4:	1c18      	adds	r0, r3, #0
100034f6:	f7ff fd77 	bl	10002fe8 <DIGITAL_IO_SetOutputHigh>
						reset_status_led_to_relay_state();
100034fa:	f7ff fda7 	bl	1000304c <reset_status_led_to_relay_state>
						ADC_val_upper_thres_exceed_timestamp = 0;
100034fe:	4b27      	ldr	r3, [pc, #156]	; (1000359c <main+0x3c4>)
10003500:	2200      	movs	r2, #0
10003502:	601a      	str	r2, [r3, #0]
					}
				}
				break;
10003504:	e08b      	b.n	1000361e <main+0x446>
10003506:	e08a      	b.n	1000361e <main+0x446>
			case RELAY_HIGH:
				// State code
				// Check if lower threshold is exceeded. If it is and timestamp is not already set - save timestamp. If timestamp is already saved and threshold is not exceeded anymore reset timestamp
				if(ADC_val_lower_thres_exceed_timestamp == 0 && ADC_val_current < ADC_lower_threshold){
10003508:	4b28      	ldr	r3, [pc, #160]	; (100035ac <main+0x3d4>)
1000350a:	681b      	ldr	r3, [r3, #0]
1000350c:	2b00      	cmp	r3, #0
1000350e:	d151      	bne.n	100035b4 <main+0x3dc>
10003510:	4b27      	ldr	r3, [pc, #156]	; (100035b0 <main+0x3d8>)
10003512:	681b      	ldr	r3, [r3, #0]
10003514:	1e1a      	subs	r2, r3, #0
10003516:	4b23      	ldr	r3, [pc, #140]	; (100035a4 <main+0x3cc>)
10003518:	681b      	ldr	r3, [r3, #0]
1000351a:	429a      	cmp	r2, r3
1000351c:	d94a      	bls.n	100035b4 <main+0x3dc>
					ADC_val_lower_thres_exceed_timestamp = SYSTIMER_GetTime();
1000351e:	f7fe fed9 	bl	100022d4 <SYSTIMER_GetTime>
10003522:	1c02      	adds	r2, r0, #0
10003524:	4b21      	ldr	r3, [pc, #132]	; (100035ac <main+0x3d4>)
10003526:	601a      	str	r2, [r3, #0]
10003528:	e052      	b.n	100035d0 <main+0x3f8>
1000352a:	46c0      	nop			; (mov r8, r8)
1000352c:	10007478 	.word	0x10007478
10003530:	10007488 	.word	0x10007488
10003534:	100074e8 	.word	0x100074e8
10003538:	10007518 	.word	0x10007518
1000353c:	100074d8 	.word	0x100074d8
10003540:	10007508 	.word	0x10007508
10003544:	100074f8 	.word	0x100074f8
10003548:	20000520 	.word	0x20000520
1000354c:	00002710 	.word	0x00002710
10003550:	20000578 	.word	0x20000578
10003554:	20000690 	.word	0x20000690
10003558:	20000668 	.word	0x20000668
1000355c:	100074a8 	.word	0x100074a8
10003560:	2000066c 	.word	0x2000066c
10003564:	100074b8 	.word	0x100074b8
10003568:	20000670 	.word	0x20000670
1000356c:	100074c8 	.word	0x100074c8
10003570:	20000674 	.word	0x20000674
10003574:	000003e7 	.word	0x000003e7
10003578:	20000664 	.word	0x20000664
1000357c:	20000676 	.word	0x20000676
10003580:	20000665 	.word	0x20000665
10003584:	2000068c 	.word	0x2000068c
10003588:	20000688 	.word	0x20000688
1000358c:	20000678 	.word	0x20000678
10003590:	20000666 	.word	0x20000666
10003594:	200007c9 	.word	0x200007c9
10003598:	200007c8 	.word	0x200007c8
1000359c:	20000680 	.word	0x20000680
100035a0:	20000598 	.word	0x20000598
100035a4:	2000067c 	.word	0x2000067c
100035a8:	20000594 	.word	0x20000594
100035ac:	20000684 	.word	0x20000684
100035b0:	2000059c 	.word	0x2000059c
				}
				else if(ADC_val_lower_thres_exceed_timestamp != 0 && ADC_val_current > ADC_lower_threshold){
100035b4:	4b8f      	ldr	r3, [pc, #572]	; (100037f4 <main+0x61c>)
100035b6:	681b      	ldr	r3, [r3, #0]
100035b8:	2b00      	cmp	r3, #0
100035ba:	d009      	beq.n	100035d0 <main+0x3f8>
100035bc:	4b8e      	ldr	r3, [pc, #568]	; (100037f8 <main+0x620>)
100035be:	681b      	ldr	r3, [r3, #0]
100035c0:	1e1a      	subs	r2, r3, #0
100035c2:	4b8e      	ldr	r3, [pc, #568]	; (100037fc <main+0x624>)
100035c4:	681b      	ldr	r3, [r3, #0]
100035c6:	429a      	cmp	r2, r3
100035c8:	d202      	bcs.n	100035d0 <main+0x3f8>
					ADC_val_lower_thres_exceed_timestamp = 0;
100035ca:	4b8a      	ldr	r3, [pc, #552]	; (100037f4 <main+0x61c>)
100035cc:	2200      	movs	r2, #0
100035ce:	601a      	str	r2, [r3, #0]
				}

				// Transition statement
				// Check if threshold are exceeded long enough to trigger a switch
				if(ADC_val_lower_thres_exceed_timestamp != 0){
100035d0:	4b88      	ldr	r3, [pc, #544]	; (100037f4 <main+0x61c>)
100035d2:	681b      	ldr	r3, [r3, #0]
100035d4:	2b00      	cmp	r3, #0
100035d6:	d021      	beq.n	1000361c <main+0x444>
					uint16_t lowerThresholdExceedDuration = (SYSTIMER_GetTime() - ADC_val_lower_thres_exceed_timestamp)/1000;
100035d8:	f7fe fe7c 	bl	100022d4 <SYSTIMER_GetTime>
100035dc:	1c02      	adds	r2, r0, #0
100035de:	4b85      	ldr	r3, [pc, #532]	; (100037f4 <main+0x61c>)
100035e0:	681b      	ldr	r3, [r3, #0]
100035e2:	1ad3      	subs	r3, r2, r3
100035e4:	1c18      	adds	r0, r3, #0
100035e6:	23fa      	movs	r3, #250	; 0xfa
100035e8:	0099      	lsls	r1, r3, #2
100035ea:	f000 f94b 	bl	10003884 <__aeabi_uidiv>
100035ee:	1c03      	adds	r3, r0, #0
100035f0:	1c1a      	adds	r2, r3, #0
100035f2:	1dbb      	adds	r3, r7, #6
100035f4:	801a      	strh	r2, [r3, #0]
					if(lowerThresholdExceedDuration > relay_threshold_latchtime){
100035f6:	4b82      	ldr	r3, [pc, #520]	; (10003800 <main+0x628>)
100035f8:	881b      	ldrh	r3, [r3, #0]
100035fa:	1dba      	adds	r2, r7, #6
100035fc:	8812      	ldrh	r2, [r2, #0]
100035fe:	429a      	cmp	r2, r3
10003600:	d90c      	bls.n	1000361c <main+0x444>
						relay_state = RELAY_LOW;
10003602:	4b80      	ldr	r3, [pc, #512]	; (10003804 <main+0x62c>)
10003604:	2201      	movs	r2, #1
10003606:	701a      	strb	r2, [r3, #0]
						DIGITAL_IO_SetOutputLow(&IO_RELAY);
10003608:	4b7f      	ldr	r3, [pc, #508]	; (10003808 <main+0x630>)
1000360a:	1c18      	adds	r0, r3, #0
1000360c:	f7ff fcfc 	bl	10003008 <DIGITAL_IO_SetOutputLow>
						reset_status_led_to_relay_state();
10003610:	f7ff fd1c 	bl	1000304c <reset_status_led_to_relay_state>
						ADC_val_lower_thres_exceed_timestamp = 0;
10003614:	4b77      	ldr	r3, [pc, #476]	; (100037f4 <main+0x61c>)
10003616:	2200      	movs	r2, #0
10003618:	601a      	str	r2, [r3, #0]
					}
				}
				break;
1000361a:	e7ff      	b.n	1000361c <main+0x444>
1000361c:	46c0      	nop			; (mov r8, r8)
		}
		// Init next value conversion
		ADC_MEASUREMENT_StartConversion(&ADC_SENSOR);
1000361e:	4b7b      	ldr	r3, [pc, #492]	; (1000380c <main+0x634>)
10003620:	1c18      	adds	r0, r3, #0
10003622:	f7ff fbb5 	bl	10002d90 <ADC_MEASUREMENT_StartConversion>

		/// - Relay settings handling - Todo auto exit menus after time?, led signal when reaching max?, upper threshold cant be lower than lower threshold?
		switch(setup_state){
10003626:	4b7a      	ldr	r3, [pc, #488]	; (10003810 <main+0x638>)
10003628:	781b      	ldrb	r3, [r3, #0]
1000362a:	2b01      	cmp	r3, #1
1000362c:	d039      	beq.n	100036a2 <main+0x4ca>
1000362e:	dc02      	bgt.n	10003636 <main+0x45e>
10003630:	2b00      	cmp	r3, #0
10003632:	d007      	beq.n	10003644 <main+0x46c>
10003634:	e0d3      	b.n	100037de <main+0x606>
10003636:	2b02      	cmp	r3, #2
10003638:	d100      	bne.n	1000363c <main+0x464>
1000363a:	e066      	b.n	1000370a <main+0x532>
1000363c:	2b03      	cmp	r3, #3
1000363e:	d100      	bne.n	10003642 <main+0x46a>
10003640:	e097      	b.n	10003772 <main+0x59a>
10003642:	e0cc      	b.n	100037de <main+0x606>
			case SETUP_IDLE:
				/// Interpret button press and change to according setup sub-menu (state)
				// A long  press of up or down brings system in time setup menu
				// A short press of up         brings system in upper threshold setup menu
				// A short press of down       brings system in lower threshold setup menu
				if(buttonpress_up == BTNPRESS_LONG || buttonpress_down == BTNPRESS_LONG){
10003644:	4b73      	ldr	r3, [pc, #460]	; (10003814 <main+0x63c>)
10003646:	781b      	ldrb	r3, [r3, #0]
10003648:	2b02      	cmp	r3, #2
1000364a:	d003      	beq.n	10003654 <main+0x47c>
1000364c:	4b72      	ldr	r3, [pc, #456]	; (10003818 <main+0x640>)
1000364e:	781b      	ldrb	r3, [r3, #0]
10003650:	2b02      	cmp	r3, #2
10003652:	d109      	bne.n	10003668 <main+0x490>
					setup_state = SETUP_TIME_TH;
10003654:	4b6e      	ldr	r3, [pc, #440]	; (10003810 <main+0x638>)
10003656:	2203      	movs	r2, #3
10003658:	701a      	strb	r2, [r3, #0]
					led_status_pattern = LED_NUMBER;
1000365a:	4b70      	ldr	r3, [pc, #448]	; (1000381c <main+0x644>)
1000365c:	2202      	movs	r2, #2
1000365e:	701a      	strb	r2, [r3, #0]
					led_number = 1;
10003660:	4b6f      	ldr	r3, [pc, #444]	; (10003820 <main+0x648>)
10003662:	2201      	movs	r2, #1
10003664:	801a      	strh	r2, [r3, #0]
10003666:	e01b      	b.n	100036a0 <main+0x4c8>
				}
				else if(buttonpress_up == BTNPRESS_STD){
10003668:	4b6a      	ldr	r3, [pc, #424]	; (10003814 <main+0x63c>)
1000366a:	781b      	ldrb	r3, [r3, #0]
1000366c:	2b01      	cmp	r3, #1
1000366e:	d109      	bne.n	10003684 <main+0x4ac>
					setup_state = SETUP_UPPER_TH;
10003670:	4b67      	ldr	r3, [pc, #412]	; (10003810 <main+0x638>)
10003672:	2201      	movs	r2, #1
10003674:	701a      	strb	r2, [r3, #0]
					led_status_pattern = LED_NUMBER;
10003676:	4b69      	ldr	r3, [pc, #420]	; (1000381c <main+0x644>)
10003678:	2202      	movs	r2, #2
1000367a:	701a      	strb	r2, [r3, #0]
					led_number = 2;
1000367c:	4b68      	ldr	r3, [pc, #416]	; (10003820 <main+0x648>)
1000367e:	2202      	movs	r2, #2
10003680:	801a      	strh	r2, [r3, #0]
10003682:	e00d      	b.n	100036a0 <main+0x4c8>
				}
				else if(buttonpress_down == BTNPRESS_STD){
10003684:	4b64      	ldr	r3, [pc, #400]	; (10003818 <main+0x640>)
10003686:	781b      	ldrb	r3, [r3, #0]
10003688:	2b01      	cmp	r3, #1
1000368a:	d109      	bne.n	100036a0 <main+0x4c8>
					setup_state = SETUP_LOWER_TH;
1000368c:	4b60      	ldr	r3, [pc, #384]	; (10003810 <main+0x638>)
1000368e:	2202      	movs	r2, #2
10003690:	701a      	strb	r2, [r3, #0]
					led_status_pattern = LED_NUMBER;
10003692:	4b62      	ldr	r3, [pc, #392]	; (1000381c <main+0x644>)
10003694:	2202      	movs	r2, #2
10003696:	701a      	strb	r2, [r3, #0]
					led_number = 3;
10003698:	4b61      	ldr	r3, [pc, #388]	; (10003820 <main+0x648>)
1000369a:	2203      	movs	r2, #3
1000369c:	801a      	strh	r2, [r3, #0]
				}
				break;
1000369e:	e09e      	b.n	100037de <main+0x606>
100036a0:	e09d      	b.n	100037de <main+0x606>

				/// Interpret button press:
				// A long  press of up or down brings system back to setup idle
				// A short press of up         increases the upper threshold value
				// A short press of down       decreases the upper threshold value
				if(buttonpress_up == BTNPRESS_LONG || buttonpress_down == BTNPRESS_LONG){
100036a2:	4b5c      	ldr	r3, [pc, #368]	; (10003814 <main+0x63c>)
100036a4:	781b      	ldrb	r3, [r3, #0]
100036a6:	2b02      	cmp	r3, #2
100036a8:	d003      	beq.n	100036b2 <main+0x4da>
100036aa:	4b5b      	ldr	r3, [pc, #364]	; (10003818 <main+0x640>)
100036ac:	781b      	ldrb	r3, [r3, #0]
100036ae:	2b02      	cmp	r3, #2
100036b0:	d105      	bne.n	100036be <main+0x4e6>
					setup_state = SETUP_IDLE;
100036b2:	4b57      	ldr	r3, [pc, #348]	; (10003810 <main+0x638>)
100036b4:	2200      	movs	r2, #0
100036b6:	701a      	strb	r2, [r3, #0]
					reset_status_led_to_relay_state();
100036b8:	f7ff fcc8 	bl	1000304c <reset_status_led_to_relay_state>
100036bc:	e024      	b.n	10003708 <main+0x530>
				}
				else if(buttonpress_up == BTNPRESS_STD){
100036be:	4b55      	ldr	r3, [pc, #340]	; (10003814 <main+0x63c>)
100036c0:	781b      	ldrb	r3, [r3, #0]
100036c2:	2b01      	cmp	r3, #1
100036c4:	d10e      	bne.n	100036e4 <main+0x50c>
					ADC_upper_threshold += ADC_THRESHOLD_INCREMENT;
100036c6:	4b57      	ldr	r3, [pc, #348]	; (10003824 <main+0x64c>)
100036c8:	681b      	ldr	r3, [r3, #0]
100036ca:	337c      	adds	r3, #124	; 0x7c
100036cc:	1c1a      	adds	r2, r3, #0
100036ce:	4b55      	ldr	r3, [pc, #340]	; (10003824 <main+0x64c>)
100036d0:	601a      	str	r2, [r3, #0]
					if(ADC_upper_threshold > ADC_THRESHOLD_MAX)
100036d2:	4b54      	ldr	r3, [pc, #336]	; (10003824 <main+0x64c>)
100036d4:	681b      	ldr	r3, [r3, #0]
100036d6:	4a54      	ldr	r2, [pc, #336]	; (10003828 <main+0x650>)
100036d8:	4293      	cmp	r3, r2
100036da:	dd15      	ble.n	10003708 <main+0x530>
						ADC_upper_threshold = ADC_THRESHOLD_MAX;
100036dc:	4b51      	ldr	r3, [pc, #324]	; (10003824 <main+0x64c>)
100036de:	4a52      	ldr	r2, [pc, #328]	; (10003828 <main+0x650>)
100036e0:	601a      	str	r2, [r3, #0]
					if(ADC_upper_threshold <= 0)
						ADC_upper_threshold = 0;
					//if(ADC_upper_threshold <= ADC_lower_threshold)
						//ADC_upper_threshold = ADC_lower_threshold;
				}
				break;
100036e2:	e07c      	b.n	100037de <main+0x606>
				else if(buttonpress_up == BTNPRESS_STD){
					ADC_upper_threshold += ADC_THRESHOLD_INCREMENT;
					if(ADC_upper_threshold > ADC_THRESHOLD_MAX)
						ADC_upper_threshold = ADC_THRESHOLD_MAX;
				}
				else if(buttonpress_down == BTNPRESS_STD){
100036e4:	4b4c      	ldr	r3, [pc, #304]	; (10003818 <main+0x640>)
100036e6:	781b      	ldrb	r3, [r3, #0]
100036e8:	2b01      	cmp	r3, #1
100036ea:	d10d      	bne.n	10003708 <main+0x530>
					ADC_upper_threshold -= ADC_THRESHOLD_INCREMENT;
100036ec:	4b4d      	ldr	r3, [pc, #308]	; (10003824 <main+0x64c>)
100036ee:	681b      	ldr	r3, [r3, #0]
100036f0:	3b7c      	subs	r3, #124	; 0x7c
100036f2:	1c1a      	adds	r2, r3, #0
100036f4:	4b4b      	ldr	r3, [pc, #300]	; (10003824 <main+0x64c>)
100036f6:	601a      	str	r2, [r3, #0]
					if(ADC_upper_threshold <= 0)
100036f8:	4b4a      	ldr	r3, [pc, #296]	; (10003824 <main+0x64c>)
100036fa:	681b      	ldr	r3, [r3, #0]
100036fc:	2b00      	cmp	r3, #0
100036fe:	dc03      	bgt.n	10003708 <main+0x530>
						ADC_upper_threshold = 0;
10003700:	4b48      	ldr	r3, [pc, #288]	; (10003824 <main+0x64c>)
10003702:	2200      	movs	r2, #0
10003704:	601a      	str	r2, [r3, #0]
					//if(ADC_upper_threshold <= ADC_lower_threshold)
						//ADC_upper_threshold = ADC_lower_threshold;
				}
				break;
10003706:	e06a      	b.n	100037de <main+0x606>
10003708:	e069      	b.n	100037de <main+0x606>

				/// Interpret button press:
				// A long  press of up or down brings system back to setup idle
				// A short press of up         increases the lower threshold value
				// A short press of down       decreases the lower threshold value
				if(buttonpress_up == BTNPRESS_LONG || buttonpress_down == BTNPRESS_LONG){
1000370a:	4b42      	ldr	r3, [pc, #264]	; (10003814 <main+0x63c>)
1000370c:	781b      	ldrb	r3, [r3, #0]
1000370e:	2b02      	cmp	r3, #2
10003710:	d003      	beq.n	1000371a <main+0x542>
10003712:	4b41      	ldr	r3, [pc, #260]	; (10003818 <main+0x640>)
10003714:	781b      	ldrb	r3, [r3, #0]
10003716:	2b02      	cmp	r3, #2
10003718:	d105      	bne.n	10003726 <main+0x54e>
					setup_state = SETUP_IDLE;
1000371a:	4b3d      	ldr	r3, [pc, #244]	; (10003810 <main+0x638>)
1000371c:	2200      	movs	r2, #0
1000371e:	701a      	strb	r2, [r3, #0]
					reset_status_led_to_relay_state();
10003720:	f7ff fc94 	bl	1000304c <reset_status_led_to_relay_state>
10003724:	e024      	b.n	10003770 <main+0x598>
				}
				else if(buttonpress_up == BTNPRESS_STD){
10003726:	4b3b      	ldr	r3, [pc, #236]	; (10003814 <main+0x63c>)
10003728:	781b      	ldrb	r3, [r3, #0]
1000372a:	2b01      	cmp	r3, #1
1000372c:	d10e      	bne.n	1000374c <main+0x574>
					ADC_lower_threshold += ADC_THRESHOLD_INCREMENT;
1000372e:	4b32      	ldr	r3, [pc, #200]	; (100037f8 <main+0x620>)
10003730:	681b      	ldr	r3, [r3, #0]
10003732:	337c      	adds	r3, #124	; 0x7c
10003734:	1c1a      	adds	r2, r3, #0
10003736:	4b30      	ldr	r3, [pc, #192]	; (100037f8 <main+0x620>)
10003738:	601a      	str	r2, [r3, #0]
					if(ADC_lower_threshold > ADC_THRESHOLD_MAX)
1000373a:	4b2f      	ldr	r3, [pc, #188]	; (100037f8 <main+0x620>)
1000373c:	681b      	ldr	r3, [r3, #0]
1000373e:	4a3a      	ldr	r2, [pc, #232]	; (10003828 <main+0x650>)
10003740:	4293      	cmp	r3, r2
10003742:	dd15      	ble.n	10003770 <main+0x598>
						ADC_lower_threshold = ADC_THRESHOLD_MAX;
10003744:	4b2c      	ldr	r3, [pc, #176]	; (100037f8 <main+0x620>)
10003746:	4a38      	ldr	r2, [pc, #224]	; (10003828 <main+0x650>)
10003748:	601a      	str	r2, [r3, #0]
				else if(buttonpress_down == BTNPRESS_STD){
					ADC_lower_threshold -= ADC_THRESHOLD_INCREMENT;
					if(ADC_lower_threshold <= 0)
						ADC_lower_threshold = 0;
				}
				break;
1000374a:	e048      	b.n	100037de <main+0x606>
				else if(buttonpress_up == BTNPRESS_STD){
					ADC_lower_threshold += ADC_THRESHOLD_INCREMENT;
					if(ADC_lower_threshold > ADC_THRESHOLD_MAX)
						ADC_lower_threshold = ADC_THRESHOLD_MAX;
				}
				else if(buttonpress_down == BTNPRESS_STD){
1000374c:	4b32      	ldr	r3, [pc, #200]	; (10003818 <main+0x640>)
1000374e:	781b      	ldrb	r3, [r3, #0]
10003750:	2b01      	cmp	r3, #1
10003752:	d10d      	bne.n	10003770 <main+0x598>
					ADC_lower_threshold -= ADC_THRESHOLD_INCREMENT;
10003754:	4b28      	ldr	r3, [pc, #160]	; (100037f8 <main+0x620>)
10003756:	681b      	ldr	r3, [r3, #0]
10003758:	3b7c      	subs	r3, #124	; 0x7c
1000375a:	1c1a      	adds	r2, r3, #0
1000375c:	4b26      	ldr	r3, [pc, #152]	; (100037f8 <main+0x620>)
1000375e:	601a      	str	r2, [r3, #0]
					if(ADC_lower_threshold <= 0)
10003760:	4b25      	ldr	r3, [pc, #148]	; (100037f8 <main+0x620>)
10003762:	681b      	ldr	r3, [r3, #0]
10003764:	2b00      	cmp	r3, #0
10003766:	dc03      	bgt.n	10003770 <main+0x598>
						ADC_lower_threshold = 0;
10003768:	4b23      	ldr	r3, [pc, #140]	; (100037f8 <main+0x620>)
1000376a:	2200      	movs	r2, #0
1000376c:	601a      	str	r2, [r3, #0]
				}
				break;
1000376e:	e036      	b.n	100037de <main+0x606>
10003770:	e035      	b.n	100037de <main+0x606>
			case SETUP_TIME_TH:
				/// Interpret button press:
				// A long  press of up or down brings system back to setup idle
				// A short press of up         increases the threshold exceed time
				// A short press of down       decreases the threshold exceed time
				if(buttonpress_up == BTNPRESS_LONG || buttonpress_down == BTNPRESS_LONG){
10003772:	4b28      	ldr	r3, [pc, #160]	; (10003814 <main+0x63c>)
10003774:	781b      	ldrb	r3, [r3, #0]
10003776:	2b02      	cmp	r3, #2
10003778:	d003      	beq.n	10003782 <main+0x5aa>
1000377a:	4b27      	ldr	r3, [pc, #156]	; (10003818 <main+0x640>)
1000377c:	781b      	ldrb	r3, [r3, #0]
1000377e:	2b02      	cmp	r3, #2
10003780:	d105      	bne.n	1000378e <main+0x5b6>
					setup_state = SETUP_IDLE;
10003782:	4b23      	ldr	r3, [pc, #140]	; (10003810 <main+0x638>)
10003784:	2200      	movs	r2, #0
10003786:	701a      	strb	r2, [r3, #0]
					reset_status_led_to_relay_state();
10003788:	f7ff fc60 	bl	1000304c <reset_status_led_to_relay_state>
1000378c:	e026      	b.n	100037dc <main+0x604>
				}
				else if(buttonpress_up == BTNPRESS_STD){
1000378e:	4b21      	ldr	r3, [pc, #132]	; (10003814 <main+0x63c>)
10003790:	781b      	ldrb	r3, [r3, #0]
10003792:	2b01      	cmp	r3, #1
10003794:	d10f      	bne.n	100037b6 <main+0x5de>
					relay_threshold_latchtime += RELAY_LATCHTIME_INCREMENT;
10003796:	4b1a      	ldr	r3, [pc, #104]	; (10003800 <main+0x628>)
10003798:	881b      	ldrh	r3, [r3, #0]
1000379a:	33f5      	adds	r3, #245	; 0xf5
1000379c:	33ff      	adds	r3, #255	; 0xff
1000379e:	b29a      	uxth	r2, r3
100037a0:	4b17      	ldr	r3, [pc, #92]	; (10003800 <main+0x628>)
100037a2:	801a      	strh	r2, [r3, #0]
					if(relay_threshold_latchtime > RELAY_LATCHTIME_MAX)
100037a4:	4b16      	ldr	r3, [pc, #88]	; (10003800 <main+0x628>)
100037a6:	881b      	ldrh	r3, [r3, #0]
100037a8:	4a20      	ldr	r2, [pc, #128]	; (1000382c <main+0x654>)
100037aa:	4293      	cmp	r3, r2
100037ac:	d916      	bls.n	100037dc <main+0x604>
						relay_threshold_latchtime = RELAY_LATCHTIME_MAX;
100037ae:	4b14      	ldr	r3, [pc, #80]	; (10003800 <main+0x628>)
100037b0:	4a1f      	ldr	r2, [pc, #124]	; (10003830 <main+0x658>)
100037b2:	801a      	strh	r2, [r3, #0]
				else if(buttonpress_down == BTNPRESS_STD){
					relay_threshold_latchtime -= RELAY_LATCHTIME_INCREMENT;
					if(relay_threshold_latchtime <= 0)
						relay_threshold_latchtime = 0;
				}
				break;
100037b4:	e012      	b.n	100037dc <main+0x604>
				else if(buttonpress_up == BTNPRESS_STD){
					relay_threshold_latchtime += RELAY_LATCHTIME_INCREMENT;
					if(relay_threshold_latchtime > RELAY_LATCHTIME_MAX)
						relay_threshold_latchtime = RELAY_LATCHTIME_MAX;
				}
				else if(buttonpress_down == BTNPRESS_STD){
100037b6:	4b18      	ldr	r3, [pc, #96]	; (10003818 <main+0x640>)
100037b8:	781b      	ldrb	r3, [r3, #0]
100037ba:	2b01      	cmp	r3, #1
100037bc:	d10e      	bne.n	100037dc <main+0x604>
					relay_threshold_latchtime -= RELAY_LATCHTIME_INCREMENT;
100037be:	4b10      	ldr	r3, [pc, #64]	; (10003800 <main+0x628>)
100037c0:	881b      	ldrh	r3, [r3, #0]
100037c2:	3bf5      	subs	r3, #245	; 0xf5
100037c4:	3bff      	subs	r3, #255	; 0xff
100037c6:	b29a      	uxth	r2, r3
100037c8:	4b0d      	ldr	r3, [pc, #52]	; (10003800 <main+0x628>)
100037ca:	801a      	strh	r2, [r3, #0]
					if(relay_threshold_latchtime <= 0)
100037cc:	4b0c      	ldr	r3, [pc, #48]	; (10003800 <main+0x628>)
100037ce:	881b      	ldrh	r3, [r3, #0]
100037d0:	2b00      	cmp	r3, #0
100037d2:	d103      	bne.n	100037dc <main+0x604>
						relay_threshold_latchtime = 0;
100037d4:	4b0a      	ldr	r3, [pc, #40]	; (10003800 <main+0x628>)
100037d6:	2200      	movs	r2, #0
100037d8:	801a      	strh	r2, [r3, #0]
				}
				break;
100037da:	e7ff      	b.n	100037dc <main+0x604>
100037dc:	46c0      	nop			; (mov r8, r8)
		}

		// Reset all button presses
		buttonpress_usb = BTNPRESS_NOT;
100037de:	4b15      	ldr	r3, [pc, #84]	; (10003834 <main+0x65c>)
100037e0:	2200      	movs	r2, #0
100037e2:	701a      	strb	r2, [r3, #0]
		buttonpress_up = BTNPRESS_NOT;
100037e4:	4b0b      	ldr	r3, [pc, #44]	; (10003814 <main+0x63c>)
100037e6:	2200      	movs	r2, #0
100037e8:	701a      	strb	r2, [r3, #0]
		buttonpress_down = BTNPRESS_NOT;
100037ea:	4b0b      	ldr	r3, [pc, #44]	; (10003818 <main+0x640>)
100037ec:	2200      	movs	r2, #0
100037ee:	701a      	strb	r2, [r3, #0]
	}
100037f0:	e529      	b.n	10003246 <main+0x6e>
100037f2:	46c0      	nop			; (mov r8, r8)
100037f4:	20000684 	.word	0x20000684
100037f8:	2000059c 	.word	0x2000059c
100037fc:	2000067c 	.word	0x2000067c
10003800:	20000594 	.word	0x20000594
10003804:	200007c8 	.word	0x200007c8
10003808:	100074f8 	.word	0x100074f8
1000380c:	20000578 	.word	0x20000578
10003810:	200007ca 	.word	0x200007ca
10003814:	20000665 	.word	0x20000665
10003818:	20000666 	.word	0x20000666
1000381c:	20000660 	.word	0x20000660
10003820:	20000662 	.word	0x20000662
10003824:	20000598 	.word	0x20000598
10003828:	00000fff 	.word	0x00000fff
1000382c:	0000ea60 	.word	0x0000ea60
10003830:	ffffea60 	.word	0xffffea60
10003834:	20000664 	.word	0x20000664

10003838 <VADC0_C0_0_IRQHandler>:
//}

int meas_invalid_count = 0;

void Adc_Measurement_Handler()
{
10003838:	b580      	push	{r7, lr}
1000383a:	b082      	sub	sp, #8
1000383c:	af00      	add	r7, sp, #0
	//uint8_t channel_num;
	//uint8_t group_num;
	uint32_t adc_register;

	#if(UC_SERIES == XMC11)
	adc_register = ADC_MEASUREMENT_GetGlobalDetailedResult();
1000383e:	f7ff fb8d 	bl	10002f5c <ADC_MEASUREMENT_GetGlobalDetailedResult>
10003842:	1c03      	adds	r3, r0, #0
10003844:	607b      	str	r3, [r7, #4]
	#endif

	if((bool)(adc_register >> VADC_GLOBRES_VF_Pos))
10003846:	687b      	ldr	r3, [r7, #4]
10003848:	2b00      	cmp	r3, #0
1000384a:	da0d      	bge.n	10003868 <VADC0_C0_0_IRQHandler+0x30>
	{
		//channel_num = (adc_register & VADC_GLOBRES_CHNR_Msk) >> VADC_GLOBRES_CHNR_Pos;
		//group_num = ADC_MEASUREMENT_Channel_A.group_index;
		ADC_val_current = (adc_register & VADC_GLOBRES_RESULT_Msk) >> ((uint32_t)(ADC_SENSOR.iclass_config_handle->conversion_mode_standard) * (uint32_t)2);
1000384c:	687b      	ldr	r3, [r7, #4]
1000384e:	041b      	lsls	r3, r3, #16
10003850:	0c1a      	lsrs	r2, r3, #16
10003852:	4b09      	ldr	r3, [pc, #36]	; (10003878 <VADC0_C0_0_IRQHandler+0x40>)
10003854:	689b      	ldr	r3, [r3, #8]
10003856:	785b      	ldrb	r3, [r3, #1]
10003858:	075b      	lsls	r3, r3, #29
1000385a:	0f5b      	lsrs	r3, r3, #29
1000385c:	b2db      	uxtb	r3, r3
1000385e:	005b      	lsls	r3, r3, #1
10003860:	40da      	lsrs	r2, r3
10003862:	4b06      	ldr	r3, [pc, #24]	; (1000387c <VADC0_C0_0_IRQHandler+0x44>)
10003864:	601a      	str	r2, [r3, #0]
10003866:	e004      	b.n	10003872 <VADC0_C0_0_IRQHandler+0x3a>
	}
	else{
		meas_invalid_count++;
10003868:	4b05      	ldr	r3, [pc, #20]	; (10003880 <VADC0_C0_0_IRQHandler+0x48>)
1000386a:	681b      	ldr	r3, [r3, #0]
1000386c:	1c5a      	adds	r2, r3, #1
1000386e:	4b04      	ldr	r3, [pc, #16]	; (10003880 <VADC0_C0_0_IRQHandler+0x48>)
10003870:	601a      	str	r2, [r3, #0]
	}

}
10003872:	46bd      	mov	sp, r7
10003874:	b002      	add	sp, #8
10003876:	bd80      	pop	{r7, pc}
10003878:	20000578 	.word	0x20000578
1000387c:	2000067c 	.word	0x2000067c
10003880:	20000694 	.word	0x20000694

10003884 <__aeabi_uidiv>:
10003884:	2200      	movs	r2, #0
10003886:	0843      	lsrs	r3, r0, #1
10003888:	428b      	cmp	r3, r1
1000388a:	d374      	bcc.n	10003976 <__aeabi_uidiv+0xf2>
1000388c:	0903      	lsrs	r3, r0, #4
1000388e:	428b      	cmp	r3, r1
10003890:	d35f      	bcc.n	10003952 <__aeabi_uidiv+0xce>
10003892:	0a03      	lsrs	r3, r0, #8
10003894:	428b      	cmp	r3, r1
10003896:	d344      	bcc.n	10003922 <__aeabi_uidiv+0x9e>
10003898:	0b03      	lsrs	r3, r0, #12
1000389a:	428b      	cmp	r3, r1
1000389c:	d328      	bcc.n	100038f0 <__aeabi_uidiv+0x6c>
1000389e:	0c03      	lsrs	r3, r0, #16
100038a0:	428b      	cmp	r3, r1
100038a2:	d30d      	bcc.n	100038c0 <__aeabi_uidiv+0x3c>
100038a4:	22ff      	movs	r2, #255	; 0xff
100038a6:	0209      	lsls	r1, r1, #8
100038a8:	ba12      	rev	r2, r2
100038aa:	0c03      	lsrs	r3, r0, #16
100038ac:	428b      	cmp	r3, r1
100038ae:	d302      	bcc.n	100038b6 <__aeabi_uidiv+0x32>
100038b0:	1212      	asrs	r2, r2, #8
100038b2:	0209      	lsls	r1, r1, #8
100038b4:	d065      	beq.n	10003982 <__aeabi_uidiv+0xfe>
100038b6:	0b03      	lsrs	r3, r0, #12
100038b8:	428b      	cmp	r3, r1
100038ba:	d319      	bcc.n	100038f0 <__aeabi_uidiv+0x6c>
100038bc:	e000      	b.n	100038c0 <__aeabi_uidiv+0x3c>
100038be:	0a09      	lsrs	r1, r1, #8
100038c0:	0bc3      	lsrs	r3, r0, #15
100038c2:	428b      	cmp	r3, r1
100038c4:	d301      	bcc.n	100038ca <__aeabi_uidiv+0x46>
100038c6:	03cb      	lsls	r3, r1, #15
100038c8:	1ac0      	subs	r0, r0, r3
100038ca:	4152      	adcs	r2, r2
100038cc:	0b83      	lsrs	r3, r0, #14
100038ce:	428b      	cmp	r3, r1
100038d0:	d301      	bcc.n	100038d6 <__aeabi_uidiv+0x52>
100038d2:	038b      	lsls	r3, r1, #14
100038d4:	1ac0      	subs	r0, r0, r3
100038d6:	4152      	adcs	r2, r2
100038d8:	0b43      	lsrs	r3, r0, #13
100038da:	428b      	cmp	r3, r1
100038dc:	d301      	bcc.n	100038e2 <__aeabi_uidiv+0x5e>
100038de:	034b      	lsls	r3, r1, #13
100038e0:	1ac0      	subs	r0, r0, r3
100038e2:	4152      	adcs	r2, r2
100038e4:	0b03      	lsrs	r3, r0, #12
100038e6:	428b      	cmp	r3, r1
100038e8:	d301      	bcc.n	100038ee <__aeabi_uidiv+0x6a>
100038ea:	030b      	lsls	r3, r1, #12
100038ec:	1ac0      	subs	r0, r0, r3
100038ee:	4152      	adcs	r2, r2
100038f0:	0ac3      	lsrs	r3, r0, #11
100038f2:	428b      	cmp	r3, r1
100038f4:	d301      	bcc.n	100038fa <__aeabi_uidiv+0x76>
100038f6:	02cb      	lsls	r3, r1, #11
100038f8:	1ac0      	subs	r0, r0, r3
100038fa:	4152      	adcs	r2, r2
100038fc:	0a83      	lsrs	r3, r0, #10
100038fe:	428b      	cmp	r3, r1
10003900:	d301      	bcc.n	10003906 <__aeabi_uidiv+0x82>
10003902:	028b      	lsls	r3, r1, #10
10003904:	1ac0      	subs	r0, r0, r3
10003906:	4152      	adcs	r2, r2
10003908:	0a43      	lsrs	r3, r0, #9
1000390a:	428b      	cmp	r3, r1
1000390c:	d301      	bcc.n	10003912 <__aeabi_uidiv+0x8e>
1000390e:	024b      	lsls	r3, r1, #9
10003910:	1ac0      	subs	r0, r0, r3
10003912:	4152      	adcs	r2, r2
10003914:	0a03      	lsrs	r3, r0, #8
10003916:	428b      	cmp	r3, r1
10003918:	d301      	bcc.n	1000391e <__aeabi_uidiv+0x9a>
1000391a:	020b      	lsls	r3, r1, #8
1000391c:	1ac0      	subs	r0, r0, r3
1000391e:	4152      	adcs	r2, r2
10003920:	d2cd      	bcs.n	100038be <__aeabi_uidiv+0x3a>
10003922:	09c3      	lsrs	r3, r0, #7
10003924:	428b      	cmp	r3, r1
10003926:	d301      	bcc.n	1000392c <__aeabi_uidiv+0xa8>
10003928:	01cb      	lsls	r3, r1, #7
1000392a:	1ac0      	subs	r0, r0, r3
1000392c:	4152      	adcs	r2, r2
1000392e:	0983      	lsrs	r3, r0, #6
10003930:	428b      	cmp	r3, r1
10003932:	d301      	bcc.n	10003938 <__aeabi_uidiv+0xb4>
10003934:	018b      	lsls	r3, r1, #6
10003936:	1ac0      	subs	r0, r0, r3
10003938:	4152      	adcs	r2, r2
1000393a:	0943      	lsrs	r3, r0, #5
1000393c:	428b      	cmp	r3, r1
1000393e:	d301      	bcc.n	10003944 <__aeabi_uidiv+0xc0>
10003940:	014b      	lsls	r3, r1, #5
10003942:	1ac0      	subs	r0, r0, r3
10003944:	4152      	adcs	r2, r2
10003946:	0903      	lsrs	r3, r0, #4
10003948:	428b      	cmp	r3, r1
1000394a:	d301      	bcc.n	10003950 <__aeabi_uidiv+0xcc>
1000394c:	010b      	lsls	r3, r1, #4
1000394e:	1ac0      	subs	r0, r0, r3
10003950:	4152      	adcs	r2, r2
10003952:	08c3      	lsrs	r3, r0, #3
10003954:	428b      	cmp	r3, r1
10003956:	d301      	bcc.n	1000395c <__aeabi_uidiv+0xd8>
10003958:	00cb      	lsls	r3, r1, #3
1000395a:	1ac0      	subs	r0, r0, r3
1000395c:	4152      	adcs	r2, r2
1000395e:	0883      	lsrs	r3, r0, #2
10003960:	428b      	cmp	r3, r1
10003962:	d301      	bcc.n	10003968 <__aeabi_uidiv+0xe4>
10003964:	008b      	lsls	r3, r1, #2
10003966:	1ac0      	subs	r0, r0, r3
10003968:	4152      	adcs	r2, r2
1000396a:	0843      	lsrs	r3, r0, #1
1000396c:	428b      	cmp	r3, r1
1000396e:	d301      	bcc.n	10003974 <__aeabi_uidiv+0xf0>
10003970:	004b      	lsls	r3, r1, #1
10003972:	1ac0      	subs	r0, r0, r3
10003974:	4152      	adcs	r2, r2
10003976:	1a41      	subs	r1, r0, r1
10003978:	d200      	bcs.n	1000397c <__aeabi_uidiv+0xf8>
1000397a:	4601      	mov	r1, r0
1000397c:	4152      	adcs	r2, r2
1000397e:	4610      	mov	r0, r2
10003980:	4770      	bx	lr
10003982:	e7ff      	b.n	10003984 <__aeabi_uidiv+0x100>
10003984:	b501      	push	{r0, lr}
10003986:	2000      	movs	r0, #0
10003988:	f000 f8fc 	bl	10003b84 <__aeabi_idiv0>
1000398c:	bd02      	pop	{r1, pc}
1000398e:	46c0      	nop			; (mov r8, r8)

10003990 <__aeabi_uidivmod>:
10003990:	2900      	cmp	r1, #0
10003992:	d0f7      	beq.n	10003984 <__aeabi_uidiv+0x100>
10003994:	b503      	push	{r0, r1, lr}
10003996:	f7ff ff75 	bl	10003884 <__aeabi_uidiv>
1000399a:	bc0e      	pop	{r1, r2, r3}
1000399c:	4342      	muls	r2, r0
1000399e:	1a89      	subs	r1, r1, r2
100039a0:	4718      	bx	r3
100039a2:	46c0      	nop			; (mov r8, r8)

100039a4 <__aeabi_idiv>:
100039a4:	4603      	mov	r3, r0
100039a6:	430b      	orrs	r3, r1
100039a8:	d47f      	bmi.n	10003aaa <__aeabi_idiv+0x106>
100039aa:	2200      	movs	r2, #0
100039ac:	0843      	lsrs	r3, r0, #1
100039ae:	428b      	cmp	r3, r1
100039b0:	d374      	bcc.n	10003a9c <__aeabi_idiv+0xf8>
100039b2:	0903      	lsrs	r3, r0, #4
100039b4:	428b      	cmp	r3, r1
100039b6:	d35f      	bcc.n	10003a78 <__aeabi_idiv+0xd4>
100039b8:	0a03      	lsrs	r3, r0, #8
100039ba:	428b      	cmp	r3, r1
100039bc:	d344      	bcc.n	10003a48 <__aeabi_idiv+0xa4>
100039be:	0b03      	lsrs	r3, r0, #12
100039c0:	428b      	cmp	r3, r1
100039c2:	d328      	bcc.n	10003a16 <__aeabi_idiv+0x72>
100039c4:	0c03      	lsrs	r3, r0, #16
100039c6:	428b      	cmp	r3, r1
100039c8:	d30d      	bcc.n	100039e6 <__aeabi_idiv+0x42>
100039ca:	22ff      	movs	r2, #255	; 0xff
100039cc:	0209      	lsls	r1, r1, #8
100039ce:	ba12      	rev	r2, r2
100039d0:	0c03      	lsrs	r3, r0, #16
100039d2:	428b      	cmp	r3, r1
100039d4:	d302      	bcc.n	100039dc <__aeabi_idiv+0x38>
100039d6:	1212      	asrs	r2, r2, #8
100039d8:	0209      	lsls	r1, r1, #8
100039da:	d065      	beq.n	10003aa8 <__aeabi_idiv+0x104>
100039dc:	0b03      	lsrs	r3, r0, #12
100039de:	428b      	cmp	r3, r1
100039e0:	d319      	bcc.n	10003a16 <__aeabi_idiv+0x72>
100039e2:	e000      	b.n	100039e6 <__aeabi_idiv+0x42>
100039e4:	0a09      	lsrs	r1, r1, #8
100039e6:	0bc3      	lsrs	r3, r0, #15
100039e8:	428b      	cmp	r3, r1
100039ea:	d301      	bcc.n	100039f0 <__aeabi_idiv+0x4c>
100039ec:	03cb      	lsls	r3, r1, #15
100039ee:	1ac0      	subs	r0, r0, r3
100039f0:	4152      	adcs	r2, r2
100039f2:	0b83      	lsrs	r3, r0, #14
100039f4:	428b      	cmp	r3, r1
100039f6:	d301      	bcc.n	100039fc <__aeabi_idiv+0x58>
100039f8:	038b      	lsls	r3, r1, #14
100039fa:	1ac0      	subs	r0, r0, r3
100039fc:	4152      	adcs	r2, r2
100039fe:	0b43      	lsrs	r3, r0, #13
10003a00:	428b      	cmp	r3, r1
10003a02:	d301      	bcc.n	10003a08 <__aeabi_idiv+0x64>
10003a04:	034b      	lsls	r3, r1, #13
10003a06:	1ac0      	subs	r0, r0, r3
10003a08:	4152      	adcs	r2, r2
10003a0a:	0b03      	lsrs	r3, r0, #12
10003a0c:	428b      	cmp	r3, r1
10003a0e:	d301      	bcc.n	10003a14 <__aeabi_idiv+0x70>
10003a10:	030b      	lsls	r3, r1, #12
10003a12:	1ac0      	subs	r0, r0, r3
10003a14:	4152      	adcs	r2, r2
10003a16:	0ac3      	lsrs	r3, r0, #11
10003a18:	428b      	cmp	r3, r1
10003a1a:	d301      	bcc.n	10003a20 <__aeabi_idiv+0x7c>
10003a1c:	02cb      	lsls	r3, r1, #11
10003a1e:	1ac0      	subs	r0, r0, r3
10003a20:	4152      	adcs	r2, r2
10003a22:	0a83      	lsrs	r3, r0, #10
10003a24:	428b      	cmp	r3, r1
10003a26:	d301      	bcc.n	10003a2c <__aeabi_idiv+0x88>
10003a28:	028b      	lsls	r3, r1, #10
10003a2a:	1ac0      	subs	r0, r0, r3
10003a2c:	4152      	adcs	r2, r2
10003a2e:	0a43      	lsrs	r3, r0, #9
10003a30:	428b      	cmp	r3, r1
10003a32:	d301      	bcc.n	10003a38 <__aeabi_idiv+0x94>
10003a34:	024b      	lsls	r3, r1, #9
10003a36:	1ac0      	subs	r0, r0, r3
10003a38:	4152      	adcs	r2, r2
10003a3a:	0a03      	lsrs	r3, r0, #8
10003a3c:	428b      	cmp	r3, r1
10003a3e:	d301      	bcc.n	10003a44 <__aeabi_idiv+0xa0>
10003a40:	020b      	lsls	r3, r1, #8
10003a42:	1ac0      	subs	r0, r0, r3
10003a44:	4152      	adcs	r2, r2
10003a46:	d2cd      	bcs.n	100039e4 <__aeabi_idiv+0x40>
10003a48:	09c3      	lsrs	r3, r0, #7
10003a4a:	428b      	cmp	r3, r1
10003a4c:	d301      	bcc.n	10003a52 <__aeabi_idiv+0xae>
10003a4e:	01cb      	lsls	r3, r1, #7
10003a50:	1ac0      	subs	r0, r0, r3
10003a52:	4152      	adcs	r2, r2
10003a54:	0983      	lsrs	r3, r0, #6
10003a56:	428b      	cmp	r3, r1
10003a58:	d301      	bcc.n	10003a5e <__aeabi_idiv+0xba>
10003a5a:	018b      	lsls	r3, r1, #6
10003a5c:	1ac0      	subs	r0, r0, r3
10003a5e:	4152      	adcs	r2, r2
10003a60:	0943      	lsrs	r3, r0, #5
10003a62:	428b      	cmp	r3, r1
10003a64:	d301      	bcc.n	10003a6a <__aeabi_idiv+0xc6>
10003a66:	014b      	lsls	r3, r1, #5
10003a68:	1ac0      	subs	r0, r0, r3
10003a6a:	4152      	adcs	r2, r2
10003a6c:	0903      	lsrs	r3, r0, #4
10003a6e:	428b      	cmp	r3, r1
10003a70:	d301      	bcc.n	10003a76 <__aeabi_idiv+0xd2>
10003a72:	010b      	lsls	r3, r1, #4
10003a74:	1ac0      	subs	r0, r0, r3
10003a76:	4152      	adcs	r2, r2
10003a78:	08c3      	lsrs	r3, r0, #3
10003a7a:	428b      	cmp	r3, r1
10003a7c:	d301      	bcc.n	10003a82 <__aeabi_idiv+0xde>
10003a7e:	00cb      	lsls	r3, r1, #3
10003a80:	1ac0      	subs	r0, r0, r3
10003a82:	4152      	adcs	r2, r2
10003a84:	0883      	lsrs	r3, r0, #2
10003a86:	428b      	cmp	r3, r1
10003a88:	d301      	bcc.n	10003a8e <__aeabi_idiv+0xea>
10003a8a:	008b      	lsls	r3, r1, #2
10003a8c:	1ac0      	subs	r0, r0, r3
10003a8e:	4152      	adcs	r2, r2
10003a90:	0843      	lsrs	r3, r0, #1
10003a92:	428b      	cmp	r3, r1
10003a94:	d301      	bcc.n	10003a9a <__aeabi_idiv+0xf6>
10003a96:	004b      	lsls	r3, r1, #1
10003a98:	1ac0      	subs	r0, r0, r3
10003a9a:	4152      	adcs	r2, r2
10003a9c:	1a41      	subs	r1, r0, r1
10003a9e:	d200      	bcs.n	10003aa2 <__aeabi_idiv+0xfe>
10003aa0:	4601      	mov	r1, r0
10003aa2:	4152      	adcs	r2, r2
10003aa4:	4610      	mov	r0, r2
10003aa6:	4770      	bx	lr
10003aa8:	e05d      	b.n	10003b66 <__aeabi_idiv+0x1c2>
10003aaa:	0fca      	lsrs	r2, r1, #31
10003aac:	d000      	beq.n	10003ab0 <__aeabi_idiv+0x10c>
10003aae:	4249      	negs	r1, r1
10003ab0:	1003      	asrs	r3, r0, #32
10003ab2:	d300      	bcc.n	10003ab6 <__aeabi_idiv+0x112>
10003ab4:	4240      	negs	r0, r0
10003ab6:	4053      	eors	r3, r2
10003ab8:	2200      	movs	r2, #0
10003aba:	469c      	mov	ip, r3
10003abc:	0903      	lsrs	r3, r0, #4
10003abe:	428b      	cmp	r3, r1
10003ac0:	d32d      	bcc.n	10003b1e <__aeabi_idiv+0x17a>
10003ac2:	0a03      	lsrs	r3, r0, #8
10003ac4:	428b      	cmp	r3, r1
10003ac6:	d312      	bcc.n	10003aee <__aeabi_idiv+0x14a>
10003ac8:	22fc      	movs	r2, #252	; 0xfc
10003aca:	0189      	lsls	r1, r1, #6
10003acc:	ba12      	rev	r2, r2
10003ace:	0a03      	lsrs	r3, r0, #8
10003ad0:	428b      	cmp	r3, r1
10003ad2:	d30c      	bcc.n	10003aee <__aeabi_idiv+0x14a>
10003ad4:	0189      	lsls	r1, r1, #6
10003ad6:	1192      	asrs	r2, r2, #6
10003ad8:	428b      	cmp	r3, r1
10003ada:	d308      	bcc.n	10003aee <__aeabi_idiv+0x14a>
10003adc:	0189      	lsls	r1, r1, #6
10003ade:	1192      	asrs	r2, r2, #6
10003ae0:	428b      	cmp	r3, r1
10003ae2:	d304      	bcc.n	10003aee <__aeabi_idiv+0x14a>
10003ae4:	0189      	lsls	r1, r1, #6
10003ae6:	d03a      	beq.n	10003b5e <__aeabi_idiv+0x1ba>
10003ae8:	1192      	asrs	r2, r2, #6
10003aea:	e000      	b.n	10003aee <__aeabi_idiv+0x14a>
10003aec:	0989      	lsrs	r1, r1, #6
10003aee:	09c3      	lsrs	r3, r0, #7
10003af0:	428b      	cmp	r3, r1
10003af2:	d301      	bcc.n	10003af8 <__aeabi_idiv+0x154>
10003af4:	01cb      	lsls	r3, r1, #7
10003af6:	1ac0      	subs	r0, r0, r3
10003af8:	4152      	adcs	r2, r2
10003afa:	0983      	lsrs	r3, r0, #6
10003afc:	428b      	cmp	r3, r1
10003afe:	d301      	bcc.n	10003b04 <__aeabi_idiv+0x160>
10003b00:	018b      	lsls	r3, r1, #6
10003b02:	1ac0      	subs	r0, r0, r3
10003b04:	4152      	adcs	r2, r2
10003b06:	0943      	lsrs	r3, r0, #5
10003b08:	428b      	cmp	r3, r1
10003b0a:	d301      	bcc.n	10003b10 <__aeabi_idiv+0x16c>
10003b0c:	014b      	lsls	r3, r1, #5
10003b0e:	1ac0      	subs	r0, r0, r3
10003b10:	4152      	adcs	r2, r2
10003b12:	0903      	lsrs	r3, r0, #4
10003b14:	428b      	cmp	r3, r1
10003b16:	d301      	bcc.n	10003b1c <__aeabi_idiv+0x178>
10003b18:	010b      	lsls	r3, r1, #4
10003b1a:	1ac0      	subs	r0, r0, r3
10003b1c:	4152      	adcs	r2, r2
10003b1e:	08c3      	lsrs	r3, r0, #3
10003b20:	428b      	cmp	r3, r1
10003b22:	d301      	bcc.n	10003b28 <__aeabi_idiv+0x184>
10003b24:	00cb      	lsls	r3, r1, #3
10003b26:	1ac0      	subs	r0, r0, r3
10003b28:	4152      	adcs	r2, r2
10003b2a:	0883      	lsrs	r3, r0, #2
10003b2c:	428b      	cmp	r3, r1
10003b2e:	d301      	bcc.n	10003b34 <__aeabi_idiv+0x190>
10003b30:	008b      	lsls	r3, r1, #2
10003b32:	1ac0      	subs	r0, r0, r3
10003b34:	4152      	adcs	r2, r2
10003b36:	d2d9      	bcs.n	10003aec <__aeabi_idiv+0x148>
10003b38:	0843      	lsrs	r3, r0, #1
10003b3a:	428b      	cmp	r3, r1
10003b3c:	d301      	bcc.n	10003b42 <__aeabi_idiv+0x19e>
10003b3e:	004b      	lsls	r3, r1, #1
10003b40:	1ac0      	subs	r0, r0, r3
10003b42:	4152      	adcs	r2, r2
10003b44:	1a41      	subs	r1, r0, r1
10003b46:	d200      	bcs.n	10003b4a <__aeabi_idiv+0x1a6>
10003b48:	4601      	mov	r1, r0
10003b4a:	4663      	mov	r3, ip
10003b4c:	4152      	adcs	r2, r2
10003b4e:	105b      	asrs	r3, r3, #1
10003b50:	4610      	mov	r0, r2
10003b52:	d301      	bcc.n	10003b58 <__aeabi_idiv+0x1b4>
10003b54:	4240      	negs	r0, r0
10003b56:	2b00      	cmp	r3, #0
10003b58:	d500      	bpl.n	10003b5c <__aeabi_idiv+0x1b8>
10003b5a:	4249      	negs	r1, r1
10003b5c:	4770      	bx	lr
10003b5e:	4663      	mov	r3, ip
10003b60:	105b      	asrs	r3, r3, #1
10003b62:	d300      	bcc.n	10003b66 <__aeabi_idiv+0x1c2>
10003b64:	4240      	negs	r0, r0
10003b66:	b501      	push	{r0, lr}
10003b68:	2000      	movs	r0, #0
10003b6a:	f000 f80b 	bl	10003b84 <__aeabi_idiv0>
10003b6e:	bd02      	pop	{r1, pc}

10003b70 <__aeabi_idivmod>:
10003b70:	2900      	cmp	r1, #0
10003b72:	d0f8      	beq.n	10003b66 <__aeabi_idiv+0x1c2>
10003b74:	b503      	push	{r0, r1, lr}
10003b76:	f7ff ff15 	bl	100039a4 <__aeabi_idiv>
10003b7a:	bc0e      	pop	{r1, r2, r3}
10003b7c:	4342      	muls	r2, r0
10003b7e:	1a89      	subs	r1, r1, r2
10003b80:	4718      	bx	r3
10003b82:	46c0      	nop			; (mov r8, r8)

10003b84 <__aeabi_idiv0>:
10003b84:	4770      	bx	lr
10003b86:	46c0      	nop			; (mov r8, r8)

10003b88 <__clzsi2>:
10003b88:	211c      	movs	r1, #28
10003b8a:	2301      	movs	r3, #1
10003b8c:	041b      	lsls	r3, r3, #16
10003b8e:	4298      	cmp	r0, r3
10003b90:	d301      	bcc.n	10003b96 <__clzsi2+0xe>
10003b92:	0c00      	lsrs	r0, r0, #16
10003b94:	3910      	subs	r1, #16
10003b96:	0a1b      	lsrs	r3, r3, #8
10003b98:	4298      	cmp	r0, r3
10003b9a:	d301      	bcc.n	10003ba0 <__clzsi2+0x18>
10003b9c:	0a00      	lsrs	r0, r0, #8
10003b9e:	3908      	subs	r1, #8
10003ba0:	091b      	lsrs	r3, r3, #4
10003ba2:	4298      	cmp	r0, r3
10003ba4:	d301      	bcc.n	10003baa <__clzsi2+0x22>
10003ba6:	0900      	lsrs	r0, r0, #4
10003ba8:	3904      	subs	r1, #4
10003baa:	a202      	add	r2, pc, #8	; (adr r2, 10003bb4 <__clzsi2+0x2c>)
10003bac:	5c10      	ldrb	r0, [r2, r0]
10003bae:	1840      	adds	r0, r0, r1
10003bb0:	4770      	bx	lr
10003bb2:	46c0      	nop			; (mov r8, r8)
10003bb4:	02020304 	.word	0x02020304
10003bb8:	01010101 	.word	0x01010101
	...

10003bc4 <__errno>:
10003bc4:	4b01      	ldr	r3, [pc, #4]	; (10003bcc <__errno+0x8>)
10003bc6:	6818      	ldr	r0, [r3, #0]
10003bc8:	4770      	bx	lr
10003bca:	46c0      	nop			; (mov r8, r8)
10003bcc:	20000600 	.word	0x20000600

10003bd0 <__libc_init_array>:
10003bd0:	4b0e      	ldr	r3, [pc, #56]	; (10003c0c <__libc_init_array+0x3c>)
10003bd2:	b570      	push	{r4, r5, r6, lr}
10003bd4:	2500      	movs	r5, #0
10003bd6:	1c1e      	adds	r6, r3, #0
10003bd8:	4c0d      	ldr	r4, [pc, #52]	; (10003c10 <__libc_init_array+0x40>)
10003bda:	1ae4      	subs	r4, r4, r3
10003bdc:	10a4      	asrs	r4, r4, #2
10003bde:	42a5      	cmp	r5, r4
10003be0:	d004      	beq.n	10003bec <__libc_init_array+0x1c>
10003be2:	00ab      	lsls	r3, r5, #2
10003be4:	58f3      	ldr	r3, [r6, r3]
10003be6:	4798      	blx	r3
10003be8:	3501      	adds	r5, #1
10003bea:	e7f8      	b.n	10003bde <__libc_init_array+0xe>
10003bec:	f7fe f8d8 	bl	10001da0 <_init>
10003bf0:	4b08      	ldr	r3, [pc, #32]	; (10003c14 <__libc_init_array+0x44>)
10003bf2:	2500      	movs	r5, #0
10003bf4:	1c1e      	adds	r6, r3, #0
10003bf6:	4c08      	ldr	r4, [pc, #32]	; (10003c18 <__libc_init_array+0x48>)
10003bf8:	1ae4      	subs	r4, r4, r3
10003bfa:	10a4      	asrs	r4, r4, #2
10003bfc:	42a5      	cmp	r5, r4
10003bfe:	d004      	beq.n	10003c0a <__libc_init_array+0x3a>
10003c00:	00ab      	lsls	r3, r5, #2
10003c02:	58f3      	ldr	r3, [r6, r3]
10003c04:	4798      	blx	r3
10003c06:	3501      	adds	r5, #1
10003c08:	e7f8      	b.n	10003bfc <__libc_init_array+0x2c>
10003c0a:	bd70      	pop	{r4, r5, r6, pc}
10003c0c:	2000063c 	.word	0x2000063c
10003c10:	2000063c 	.word	0x2000063c
10003c14:	2000063c 	.word	0x2000063c
10003c18:	2000063c 	.word	0x2000063c

10003c1c <__cvt>:
10003c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
10003c1e:	b08b      	sub	sp, #44	; 0x2c
10003c20:	1c14      	adds	r4, r2, #0
10003c22:	1e1d      	subs	r5, r3, #0
10003c24:	9912      	ldr	r1, [sp, #72]	; 0x48
10003c26:	da06      	bge.n	10003c36 <__cvt+0x1a>
10003c28:	2480      	movs	r4, #128	; 0x80
10003c2a:	0624      	lsls	r4, r4, #24
10003c2c:	192b      	adds	r3, r5, r4
10003c2e:	1c1d      	adds	r5, r3, #0
10003c30:	1c14      	adds	r4, r2, #0
10003c32:	232d      	movs	r3, #45	; 0x2d
10003c34:	e000      	b.n	10003c38 <__cvt+0x1c>
10003c36:	2300      	movs	r3, #0
10003c38:	700b      	strb	r3, [r1, #0]
10003c3a:	2320      	movs	r3, #32
10003c3c:	9e14      	ldr	r6, [sp, #80]	; 0x50
10003c3e:	2203      	movs	r2, #3
10003c40:	439e      	bics	r6, r3
10003c42:	2e46      	cmp	r6, #70	; 0x46
10003c44:	d007      	beq.n	10003c56 <__cvt+0x3a>
10003c46:	1c33      	adds	r3, r6, #0
10003c48:	3b45      	subs	r3, #69	; 0x45
10003c4a:	4259      	negs	r1, r3
10003c4c:	414b      	adcs	r3, r1
10003c4e:	9910      	ldr	r1, [sp, #64]	; 0x40
10003c50:	3a01      	subs	r2, #1
10003c52:	18cb      	adds	r3, r1, r3
10003c54:	9310      	str	r3, [sp, #64]	; 0x40
10003c56:	9b10      	ldr	r3, [sp, #64]	; 0x40
10003c58:	9200      	str	r2, [sp, #0]
10003c5a:	9301      	str	r3, [sp, #4]
10003c5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
10003c5e:	1c22      	adds	r2, r4, #0
10003c60:	9302      	str	r3, [sp, #8]
10003c62:	ab08      	add	r3, sp, #32
10003c64:	9303      	str	r3, [sp, #12]
10003c66:	ab09      	add	r3, sp, #36	; 0x24
10003c68:	9304      	str	r3, [sp, #16]
10003c6a:	1c2b      	adds	r3, r5, #0
10003c6c:	f000 fbc8 	bl	10004400 <_dtoa_r>
10003c70:	1c07      	adds	r7, r0, #0
10003c72:	2e47      	cmp	r6, #71	; 0x47
10003c74:	d102      	bne.n	10003c7c <__cvt+0x60>
10003c76:	9b11      	ldr	r3, [sp, #68]	; 0x44
10003c78:	07db      	lsls	r3, r3, #31
10003c7a:	d52c      	bpl.n	10003cd6 <__cvt+0xba>
10003c7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
10003c7e:	18fb      	adds	r3, r7, r3
10003c80:	9307      	str	r3, [sp, #28]
10003c82:	2e46      	cmp	r6, #70	; 0x46
10003c84:	d114      	bne.n	10003cb0 <__cvt+0x94>
10003c86:	783b      	ldrb	r3, [r7, #0]
10003c88:	2b30      	cmp	r3, #48	; 0x30
10003c8a:	d10c      	bne.n	10003ca6 <__cvt+0x8a>
10003c8c:	1c20      	adds	r0, r4, #0
10003c8e:	1c29      	adds	r1, r5, #0
10003c90:	2200      	movs	r2, #0
10003c92:	2300      	movs	r3, #0
10003c94:	f001 fd50 	bl	10005738 <__aeabi_dcmpeq>
10003c98:	2800      	cmp	r0, #0
10003c9a:	d104      	bne.n	10003ca6 <__cvt+0x8a>
10003c9c:	2301      	movs	r3, #1
10003c9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
10003ca0:	1a9b      	subs	r3, r3, r2
10003ca2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
10003ca4:	6013      	str	r3, [r2, #0]
10003ca6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
10003ca8:	9a07      	ldr	r2, [sp, #28]
10003caa:	681b      	ldr	r3, [r3, #0]
10003cac:	18d3      	adds	r3, r2, r3
10003cae:	9307      	str	r3, [sp, #28]
10003cb0:	1c20      	adds	r0, r4, #0
10003cb2:	1c29      	adds	r1, r5, #0
10003cb4:	2200      	movs	r2, #0
10003cb6:	2300      	movs	r3, #0
10003cb8:	f001 fd3e 	bl	10005738 <__aeabi_dcmpeq>
10003cbc:	2800      	cmp	r0, #0
10003cbe:	d001      	beq.n	10003cc4 <__cvt+0xa8>
10003cc0:	9b07      	ldr	r3, [sp, #28]
10003cc2:	9309      	str	r3, [sp, #36]	; 0x24
10003cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
10003cc6:	9a07      	ldr	r2, [sp, #28]
10003cc8:	4293      	cmp	r3, r2
10003cca:	d204      	bcs.n	10003cd6 <__cvt+0xba>
10003ccc:	1c5a      	adds	r2, r3, #1
10003cce:	9209      	str	r2, [sp, #36]	; 0x24
10003cd0:	2230      	movs	r2, #48	; 0x30
10003cd2:	701a      	strb	r2, [r3, #0]
10003cd4:	e7f6      	b.n	10003cc4 <__cvt+0xa8>
10003cd6:	1c38      	adds	r0, r7, #0
10003cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
10003cda:	9a15      	ldr	r2, [sp, #84]	; 0x54
10003cdc:	1bdb      	subs	r3, r3, r7
10003cde:	6013      	str	r3, [r2, #0]
10003ce0:	b00b      	add	sp, #44	; 0x2c
10003ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}

10003ce4 <__exponent>:
10003ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10003ce6:	232b      	movs	r3, #43	; 0x2b
10003ce8:	1c07      	adds	r7, r0, #0
10003cea:	1c0c      	adds	r4, r1, #0
10003cec:	7002      	strb	r2, [r0, #0]
10003cee:	1c86      	adds	r6, r0, #2
10003cf0:	2900      	cmp	r1, #0
10003cf2:	da01      	bge.n	10003cf8 <__exponent+0x14>
10003cf4:	232d      	movs	r3, #45	; 0x2d
10003cf6:	424c      	negs	r4, r1
10003cf8:	707b      	strb	r3, [r7, #1]
10003cfa:	2c09      	cmp	r4, #9
10003cfc:	dd1c      	ble.n	10003d38 <__exponent+0x54>
10003cfe:	466b      	mov	r3, sp
10003d00:	1ddd      	adds	r5, r3, #7
10003d02:	1c20      	adds	r0, r4, #0
10003d04:	210a      	movs	r1, #10
10003d06:	f7ff ff33 	bl	10003b70 <__aeabi_idivmod>
10003d0a:	3d01      	subs	r5, #1
10003d0c:	3130      	adds	r1, #48	; 0x30
10003d0e:	7029      	strb	r1, [r5, #0]
10003d10:	1c20      	adds	r0, r4, #0
10003d12:	210a      	movs	r1, #10
10003d14:	f7ff fe46 	bl	100039a4 <__aeabi_idiv>
10003d18:	1e04      	subs	r4, r0, #0
10003d1a:	2c09      	cmp	r4, #9
10003d1c:	dcf1      	bgt.n	10003d02 <__exponent+0x1e>
10003d1e:	3d01      	subs	r5, #1
10003d20:	3430      	adds	r4, #48	; 0x30
10003d22:	702c      	strb	r4, [r5, #0]
10003d24:	466b      	mov	r3, sp
10003d26:	3307      	adds	r3, #7
10003d28:	1c30      	adds	r0, r6, #0
10003d2a:	42ab      	cmp	r3, r5
10003d2c:	d909      	bls.n	10003d42 <__exponent+0x5e>
10003d2e:	782b      	ldrb	r3, [r5, #0]
10003d30:	3501      	adds	r5, #1
10003d32:	7033      	strb	r3, [r6, #0]
10003d34:	3601      	adds	r6, #1
10003d36:	e7f5      	b.n	10003d24 <__exponent+0x40>
10003d38:	2330      	movs	r3, #48	; 0x30
10003d3a:	18e4      	adds	r4, r4, r3
10003d3c:	7033      	strb	r3, [r6, #0]
10003d3e:	1cb0      	adds	r0, r6, #2
10003d40:	7074      	strb	r4, [r6, #1]
10003d42:	1bc0      	subs	r0, r0, r7
10003d44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

10003d48 <_printf_float>:
10003d48:	b5f0      	push	{r4, r5, r6, r7, lr}
10003d4a:	b093      	sub	sp, #76	; 0x4c
10003d4c:	1c0c      	adds	r4, r1, #0
10003d4e:	9208      	str	r2, [sp, #32]
10003d50:	9e18      	ldr	r6, [sp, #96]	; 0x60
10003d52:	9309      	str	r3, [sp, #36]	; 0x24
10003d54:	1c05      	adds	r5, r0, #0
10003d56:	f001 f953 	bl	10005000 <_localeconv_r>
10003d5a:	6803      	ldr	r3, [r0, #0]
10003d5c:	1c18      	adds	r0, r3, #0
10003d5e:	930b      	str	r3, [sp, #44]	; 0x2c
10003d60:	f000 fac0 	bl	100042e4 <strlen>
10003d64:	2300      	movs	r3, #0
10003d66:	2207      	movs	r2, #7
10003d68:	9310      	str	r3, [sp, #64]	; 0x40
10003d6a:	6833      	ldr	r3, [r6, #0]
10003d6c:	900c      	str	r0, [sp, #48]	; 0x30
10003d6e:	3307      	adds	r3, #7
10003d70:	4393      	bics	r3, r2
10003d72:	1c1a      	adds	r2, r3, #0
10003d74:	6818      	ldr	r0, [r3, #0]
10003d76:	6859      	ldr	r1, [r3, #4]
10003d78:	3208      	adds	r2, #8
10003d7a:	7e27      	ldrb	r7, [r4, #24]
10003d7c:	6032      	str	r2, [r6, #0]
10003d7e:	64a0      	str	r0, [r4, #72]	; 0x48
10003d80:	64e1      	str	r1, [r4, #76]	; 0x4c
10003d82:	f000 fa87 	bl	10004294 <__fpclassifyd>
10003d86:	2801      	cmp	r0, #1
10003d88:	d118      	bne.n	10003dbc <_printf_float+0x74>
10003d8a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
10003d8c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
10003d8e:	2200      	movs	r2, #0
10003d90:	2300      	movs	r3, #0
10003d92:	f001 fcd7 	bl	10005744 <__aeabi_dcmplt>
10003d96:	2800      	cmp	r0, #0
10003d98:	d003      	beq.n	10003da2 <_printf_float+0x5a>
10003d9a:	1c23      	adds	r3, r4, #0
10003d9c:	222d      	movs	r2, #45	; 0x2d
10003d9e:	3343      	adds	r3, #67	; 0x43
10003da0:	701a      	strb	r2, [r3, #0]
10003da2:	4bb7      	ldr	r3, [pc, #732]	; (10004080 <_printf_float+0x338>)
10003da4:	930a      	str	r3, [sp, #40]	; 0x28
10003da6:	2f47      	cmp	r7, #71	; 0x47
10003da8:	d901      	bls.n	10003dae <_printf_float+0x66>
10003daa:	4bb6      	ldr	r3, [pc, #728]	; (10004084 <_printf_float+0x33c>)
10003dac:	930a      	str	r3, [sp, #40]	; 0x28
10003dae:	2303      	movs	r3, #3
10003db0:	6822      	ldr	r2, [r4, #0]
10003db2:	6123      	str	r3, [r4, #16]
10003db4:	3301      	adds	r3, #1
10003db6:	439a      	bics	r2, r3
10003db8:	6022      	str	r2, [r4, #0]
10003dba:	e012      	b.n	10003de2 <_printf_float+0x9a>
10003dbc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
10003dbe:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
10003dc0:	f000 fa68 	bl	10004294 <__fpclassifyd>
10003dc4:	6826      	ldr	r6, [r4, #0]
10003dc6:	2800      	cmp	r0, #0
10003dc8:	d10d      	bne.n	10003de6 <_printf_float+0x9e>
10003dca:	4baf      	ldr	r3, [pc, #700]	; (10004088 <_printf_float+0x340>)
10003dcc:	930a      	str	r3, [sp, #40]	; 0x28
10003dce:	2f47      	cmp	r7, #71	; 0x47
10003dd0:	d901      	bls.n	10003dd6 <_printf_float+0x8e>
10003dd2:	4bae      	ldr	r3, [pc, #696]	; (1000408c <_printf_float+0x344>)
10003dd4:	930a      	str	r3, [sp, #40]	; 0x28
10003dd6:	2303      	movs	r3, #3
10003dd8:	1c31      	adds	r1, r6, #0
10003dda:	6123      	str	r3, [r4, #16]
10003ddc:	3301      	adds	r3, #1
10003dde:	4399      	bics	r1, r3
10003de0:	6021      	str	r1, [r4, #0]
10003de2:	2600      	movs	r6, #0
10003de4:	e080      	b.n	10003ee8 <_printf_float+0x1a0>
10003de6:	2180      	movs	r1, #128	; 0x80
10003de8:	6860      	ldr	r0, [r4, #4]
10003dea:	00c9      	lsls	r1, r1, #3
10003dec:	1c43      	adds	r3, r0, #1
10003dee:	d101      	bne.n	10003df4 <_printf_float+0xac>
10003df0:	2306      	movs	r3, #6
10003df2:	e009      	b.n	10003e08 <_printf_float+0xc0>
10003df4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
10003df6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
10003df8:	2f67      	cmp	r7, #103	; 0x67
10003dfa:	d001      	beq.n	10003e00 <_printf_float+0xb8>
10003dfc:	2f47      	cmp	r7, #71	; 0x47
10003dfe:	d104      	bne.n	10003e0a <_printf_float+0xc2>
10003e00:	2800      	cmp	r0, #0
10003e02:	d000      	beq.n	10003e06 <_printf_float+0xbe>
10003e04:	e1c1      	b.n	1000418a <_printf_float+0x442>
10003e06:	2301      	movs	r3, #1
10003e08:	6063      	str	r3, [r4, #4]
10003e0a:	6863      	ldr	r3, [r4, #4]
10003e0c:	4331      	orrs	r1, r6
10003e0e:	9300      	str	r3, [sp, #0]
10003e10:	2323      	movs	r3, #35	; 0x23
10003e12:	6021      	str	r1, [r4, #0]
10003e14:	9101      	str	r1, [sp, #4]
10003e16:	2100      	movs	r1, #0
10003e18:	aa06      	add	r2, sp, #24
10003e1a:	189b      	adds	r3, r3, r2
10003e1c:	9302      	str	r3, [sp, #8]
10003e1e:	ab0f      	add	r3, sp, #60	; 0x3c
10003e20:	9303      	str	r3, [sp, #12]
10003e22:	ab10      	add	r3, sp, #64	; 0x40
10003e24:	9305      	str	r3, [sp, #20]
10003e26:	9704      	str	r7, [sp, #16]
10003e28:	6ca2      	ldr	r2, [r4, #72]	; 0x48
10003e2a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
10003e2c:	9106      	str	r1, [sp, #24]
10003e2e:	1c28      	adds	r0, r5, #0
10003e30:	f7ff fef4 	bl	10003c1c <__cvt>
10003e34:	2320      	movs	r3, #32
10003e36:	1c3a      	adds	r2, r7, #0
10003e38:	900a      	str	r0, [sp, #40]	; 0x28
10003e3a:	439a      	bics	r2, r3
10003e3c:	2a47      	cmp	r2, #71	; 0x47
10003e3e:	d107      	bne.n	10003e50 <_printf_float+0x108>
10003e40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003e42:	1cda      	adds	r2, r3, #3
10003e44:	db02      	blt.n	10003e4c <_printf_float+0x104>
10003e46:	6862      	ldr	r2, [r4, #4]
10003e48:	4293      	cmp	r3, r2
10003e4a:	dd2d      	ble.n	10003ea8 <_printf_float+0x160>
10003e4c:	3f02      	subs	r7, #2
10003e4e:	b2ff      	uxtb	r7, r7
10003e50:	990f      	ldr	r1, [sp, #60]	; 0x3c
10003e52:	2f65      	cmp	r7, #101	; 0x65
10003e54:	d812      	bhi.n	10003e7c <_printf_float+0x134>
10003e56:	1c20      	adds	r0, r4, #0
10003e58:	3901      	subs	r1, #1
10003e5a:	1c3a      	adds	r2, r7, #0
10003e5c:	3050      	adds	r0, #80	; 0x50
10003e5e:	910f      	str	r1, [sp, #60]	; 0x3c
10003e60:	f7ff ff40 	bl	10003ce4 <__exponent>
10003e64:	9a10      	ldr	r2, [sp, #64]	; 0x40
10003e66:	1c06      	adds	r6, r0, #0
10003e68:	1883      	adds	r3, r0, r2
10003e6a:	6123      	str	r3, [r4, #16]
10003e6c:	2a01      	cmp	r2, #1
10003e6e:	dc02      	bgt.n	10003e76 <_printf_float+0x12e>
10003e70:	6822      	ldr	r2, [r4, #0]
10003e72:	07d2      	lsls	r2, r2, #31
10003e74:	d52e      	bpl.n	10003ed4 <_printf_float+0x18c>
10003e76:	3301      	adds	r3, #1
10003e78:	6123      	str	r3, [r4, #16]
10003e7a:	e02b      	b.n	10003ed4 <_printf_float+0x18c>
10003e7c:	2f66      	cmp	r7, #102	; 0x66
10003e7e:	d114      	bne.n	10003eaa <_printf_float+0x162>
10003e80:	6863      	ldr	r3, [r4, #4]
10003e82:	2900      	cmp	r1, #0
10003e84:	dd08      	ble.n	10003e98 <_printf_float+0x150>
10003e86:	6121      	str	r1, [r4, #16]
10003e88:	2b00      	cmp	r3, #0
10003e8a:	d102      	bne.n	10003e92 <_printf_float+0x14a>
10003e8c:	6822      	ldr	r2, [r4, #0]
10003e8e:	07d2      	lsls	r2, r2, #31
10003e90:	d51d      	bpl.n	10003ece <_printf_float+0x186>
10003e92:	3301      	adds	r3, #1
10003e94:	18cb      	adds	r3, r1, r3
10003e96:	e011      	b.n	10003ebc <_printf_float+0x174>
10003e98:	2b00      	cmp	r3, #0
10003e9a:	d103      	bne.n	10003ea4 <_printf_float+0x15c>
10003e9c:	2201      	movs	r2, #1
10003e9e:	6821      	ldr	r1, [r4, #0]
10003ea0:	4211      	tst	r1, r2
10003ea2:	d013      	beq.n	10003ecc <_printf_float+0x184>
10003ea4:	1c9a      	adds	r2, r3, #2
10003ea6:	e011      	b.n	10003ecc <_printf_float+0x184>
10003ea8:	2767      	movs	r7, #103	; 0x67
10003eaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003eac:	9810      	ldr	r0, [sp, #64]	; 0x40
10003eae:	4283      	cmp	r3, r0
10003eb0:	db06      	blt.n	10003ec0 <_printf_float+0x178>
10003eb2:	6822      	ldr	r2, [r4, #0]
10003eb4:	6123      	str	r3, [r4, #16]
10003eb6:	07d2      	lsls	r2, r2, #31
10003eb8:	d509      	bpl.n	10003ece <_printf_float+0x186>
10003eba:	3301      	adds	r3, #1
10003ebc:	6123      	str	r3, [r4, #16]
10003ebe:	e006      	b.n	10003ece <_printf_float+0x186>
10003ec0:	2201      	movs	r2, #1
10003ec2:	2b00      	cmp	r3, #0
10003ec4:	dc01      	bgt.n	10003eca <_printf_float+0x182>
10003ec6:	2102      	movs	r1, #2
10003ec8:	1aca      	subs	r2, r1, r3
10003eca:	1882      	adds	r2, r0, r2
10003ecc:	6122      	str	r2, [r4, #16]
10003ece:	2600      	movs	r6, #0
10003ed0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003ed2:	65a3      	str	r3, [r4, #88]	; 0x58
10003ed4:	2323      	movs	r3, #35	; 0x23
10003ed6:	aa06      	add	r2, sp, #24
10003ed8:	189b      	adds	r3, r3, r2
10003eda:	781b      	ldrb	r3, [r3, #0]
10003edc:	2b00      	cmp	r3, #0
10003ede:	d003      	beq.n	10003ee8 <_printf_float+0x1a0>
10003ee0:	1c23      	adds	r3, r4, #0
10003ee2:	222d      	movs	r2, #45	; 0x2d
10003ee4:	3343      	adds	r3, #67	; 0x43
10003ee6:	701a      	strb	r2, [r3, #0]
10003ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
10003eea:	1c28      	adds	r0, r5, #0
10003eec:	9300      	str	r3, [sp, #0]
10003eee:	1c21      	adds	r1, r4, #0
10003ef0:	9b08      	ldr	r3, [sp, #32]
10003ef2:	aa11      	add	r2, sp, #68	; 0x44
10003ef4:	f000 f960 	bl	100041b8 <_printf_common>
10003ef8:	1c43      	adds	r3, r0, #1
10003efa:	d102      	bne.n	10003f02 <_printf_float+0x1ba>
10003efc:	2001      	movs	r0, #1
10003efe:	4240      	negs	r0, r0
10003f00:	e157      	b.n	100041b2 <_printf_float+0x46a>
10003f02:	6822      	ldr	r2, [r4, #0]
10003f04:	0553      	lsls	r3, r2, #21
10003f06:	d404      	bmi.n	10003f12 <_printf_float+0x1ca>
10003f08:	1c28      	adds	r0, r5, #0
10003f0a:	9908      	ldr	r1, [sp, #32]
10003f0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10003f0e:	6923      	ldr	r3, [r4, #16]
10003f10:	e117      	b.n	10004142 <_printf_float+0x3fa>
10003f12:	2f65      	cmp	r7, #101	; 0x65
10003f14:	d800      	bhi.n	10003f18 <_printf_float+0x1d0>
10003f16:	e0d5      	b.n	100040c4 <_printf_float+0x37c>
10003f18:	6ca0      	ldr	r0, [r4, #72]	; 0x48
10003f1a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
10003f1c:	2200      	movs	r2, #0
10003f1e:	2300      	movs	r3, #0
10003f20:	f001 fc0a 	bl	10005738 <__aeabi_dcmpeq>
10003f24:	2800      	cmp	r0, #0
10003f26:	d02b      	beq.n	10003f80 <_printf_float+0x238>
10003f28:	2301      	movs	r3, #1
10003f2a:	1c28      	adds	r0, r5, #0
10003f2c:	9908      	ldr	r1, [sp, #32]
10003f2e:	4a58      	ldr	r2, [pc, #352]	; (10004090 <_printf_float+0x348>)
10003f30:	9e09      	ldr	r6, [sp, #36]	; 0x24
10003f32:	47b0      	blx	r6
10003f34:	1c43      	adds	r3, r0, #1
10003f36:	d0e1      	beq.n	10003efc <_printf_float+0x1b4>
10003f38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003f3a:	9a10      	ldr	r2, [sp, #64]	; 0x40
10003f3c:	4293      	cmp	r3, r2
10003f3e:	db07      	blt.n	10003f50 <_printf_float+0x208>
10003f40:	6823      	ldr	r3, [r4, #0]
10003f42:	07db      	lsls	r3, r3, #31
10003f44:	d404      	bmi.n	10003f50 <_printf_float+0x208>
10003f46:	6823      	ldr	r3, [r4, #0]
10003f48:	079b      	lsls	r3, r3, #30
10003f4a:	d500      	bpl.n	10003f4e <_printf_float+0x206>
10003f4c:	e11b      	b.n	10004186 <_printf_float+0x43e>
10003f4e:	e114      	b.n	1000417a <_printf_float+0x432>
10003f50:	9e09      	ldr	r6, [sp, #36]	; 0x24
10003f52:	1c28      	adds	r0, r5, #0
10003f54:	9908      	ldr	r1, [sp, #32]
10003f56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
10003f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10003f5a:	47b0      	blx	r6
10003f5c:	2600      	movs	r6, #0
10003f5e:	1c43      	adds	r3, r0, #1
10003f60:	d0cc      	beq.n	10003efc <_printf_float+0x1b4>
10003f62:	9b10      	ldr	r3, [sp, #64]	; 0x40
10003f64:	3b01      	subs	r3, #1
10003f66:	429e      	cmp	r6, r3
10003f68:	daed      	bge.n	10003f46 <_printf_float+0x1fe>
10003f6a:	1c22      	adds	r2, r4, #0
10003f6c:	2301      	movs	r3, #1
10003f6e:	1c28      	adds	r0, r5, #0
10003f70:	9908      	ldr	r1, [sp, #32]
10003f72:	321a      	adds	r2, #26
10003f74:	9f09      	ldr	r7, [sp, #36]	; 0x24
10003f76:	47b8      	blx	r7
10003f78:	1c43      	adds	r3, r0, #1
10003f7a:	d0bf      	beq.n	10003efc <_printf_float+0x1b4>
10003f7c:	3601      	adds	r6, #1
10003f7e:	e7f0      	b.n	10003f62 <_printf_float+0x21a>
10003f80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003f82:	2b00      	cmp	r3, #0
10003f84:	dc2b      	bgt.n	10003fde <_printf_float+0x296>
10003f86:	2301      	movs	r3, #1
10003f88:	1c28      	adds	r0, r5, #0
10003f8a:	9908      	ldr	r1, [sp, #32]
10003f8c:	4a40      	ldr	r2, [pc, #256]	; (10004090 <_printf_float+0x348>)
10003f8e:	9e09      	ldr	r6, [sp, #36]	; 0x24
10003f90:	47b0      	blx	r6
10003f92:	1c43      	adds	r3, r0, #1
10003f94:	d0b2      	beq.n	10003efc <_printf_float+0x1b4>
10003f96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003f98:	2b00      	cmp	r3, #0
10003f9a:	d105      	bne.n	10003fa8 <_printf_float+0x260>
10003f9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
10003f9e:	2b00      	cmp	r3, #0
10003fa0:	d102      	bne.n	10003fa8 <_printf_float+0x260>
10003fa2:	6823      	ldr	r3, [r4, #0]
10003fa4:	07db      	lsls	r3, r3, #31
10003fa6:	d5ce      	bpl.n	10003f46 <_printf_float+0x1fe>
10003fa8:	9e09      	ldr	r6, [sp, #36]	; 0x24
10003faa:	1c28      	adds	r0, r5, #0
10003fac:	9908      	ldr	r1, [sp, #32]
10003fae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
10003fb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10003fb2:	47b0      	blx	r6
10003fb4:	2600      	movs	r6, #0
10003fb6:	1c43      	adds	r3, r0, #1
10003fb8:	d0a0      	beq.n	10003efc <_printf_float+0x1b4>
10003fba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003fbc:	1c28      	adds	r0, r5, #0
10003fbe:	425b      	negs	r3, r3
10003fc0:	9908      	ldr	r1, [sp, #32]
10003fc2:	429e      	cmp	r6, r3
10003fc4:	da08      	bge.n	10003fd8 <_printf_float+0x290>
10003fc6:	1c22      	adds	r2, r4, #0
10003fc8:	2301      	movs	r3, #1
10003fca:	321a      	adds	r2, #26
10003fcc:	9f09      	ldr	r7, [sp, #36]	; 0x24
10003fce:	47b8      	blx	r7
10003fd0:	1c43      	adds	r3, r0, #1
10003fd2:	d093      	beq.n	10003efc <_printf_float+0x1b4>
10003fd4:	3601      	adds	r6, #1
10003fd6:	e7f0      	b.n	10003fba <_printf_float+0x272>
10003fd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10003fda:	9b10      	ldr	r3, [sp, #64]	; 0x40
10003fdc:	e0b1      	b.n	10004142 <_printf_float+0x3fa>
10003fde:	9b10      	ldr	r3, [sp, #64]	; 0x40
10003fe0:	6da6      	ldr	r6, [r4, #88]	; 0x58
10003fe2:	429e      	cmp	r6, r3
10003fe4:	dd00      	ble.n	10003fe8 <_printf_float+0x2a0>
10003fe6:	1c1e      	adds	r6, r3, #0
10003fe8:	2e00      	cmp	r6, #0
10003fea:	dc01      	bgt.n	10003ff0 <_printf_float+0x2a8>
10003fec:	2300      	movs	r3, #0
10003fee:	e014      	b.n	1000401a <_printf_float+0x2d2>
10003ff0:	1c33      	adds	r3, r6, #0
10003ff2:	1c28      	adds	r0, r5, #0
10003ff4:	9908      	ldr	r1, [sp, #32]
10003ff6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10003ff8:	9f09      	ldr	r7, [sp, #36]	; 0x24
10003ffa:	47b8      	blx	r7
10003ffc:	1c43      	adds	r3, r0, #1
10003ffe:	d1f5      	bne.n	10003fec <_printf_float+0x2a4>
10004000:	e77c      	b.n	10003efc <_printf_float+0x1b4>
10004002:	1c22      	adds	r2, r4, #0
10004004:	2301      	movs	r3, #1
10004006:	1c28      	adds	r0, r5, #0
10004008:	9908      	ldr	r1, [sp, #32]
1000400a:	321a      	adds	r2, #26
1000400c:	9f09      	ldr	r7, [sp, #36]	; 0x24
1000400e:	47b8      	blx	r7
10004010:	1c43      	adds	r3, r0, #1
10004012:	d100      	bne.n	10004016 <_printf_float+0x2ce>
10004014:	e772      	b.n	10003efc <_printf_float+0x1b4>
10004016:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004018:	3301      	adds	r3, #1
1000401a:	930d      	str	r3, [sp, #52]	; 0x34
1000401c:	43f3      	mvns	r3, r6
1000401e:	6da2      	ldr	r2, [r4, #88]	; 0x58
10004020:	17db      	asrs	r3, r3, #31
10004022:	990d      	ldr	r1, [sp, #52]	; 0x34
10004024:	4033      	ands	r3, r6
10004026:	1ad3      	subs	r3, r2, r3
10004028:	4299      	cmp	r1, r3
1000402a:	dbea      	blt.n	10004002 <_printf_float+0x2ba>
1000402c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000402e:	189e      	adds	r6, r3, r2
10004030:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10004032:	9a10      	ldr	r2, [sp, #64]	; 0x40
10004034:	4293      	cmp	r3, r2
10004036:	db0e      	blt.n	10004056 <_printf_float+0x30e>
10004038:	6823      	ldr	r3, [r4, #0]
1000403a:	07db      	lsls	r3, r3, #31
1000403c:	d40b      	bmi.n	10004056 <_printf_float+0x30e>
1000403e:	9b10      	ldr	r3, [sp, #64]	; 0x40
10004040:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10004042:	18d7      	adds	r7, r2, r3
10004044:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
10004046:	1bbf      	subs	r7, r7, r6
10004048:	1a9b      	subs	r3, r3, r2
1000404a:	429f      	cmp	r7, r3
1000404c:	dd00      	ble.n	10004050 <_printf_float+0x308>
1000404e:	1c1f      	adds	r7, r3, #0
10004050:	2f00      	cmp	r7, #0
10004052:	dc09      	bgt.n	10004068 <_printf_float+0x320>
10004054:	e011      	b.n	1000407a <_printf_float+0x332>
10004056:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10004058:	1c28      	adds	r0, r5, #0
1000405a:	9908      	ldr	r1, [sp, #32]
1000405c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1000405e:	9f09      	ldr	r7, [sp, #36]	; 0x24
10004060:	47b8      	blx	r7
10004062:	1c43      	adds	r3, r0, #1
10004064:	d1eb      	bne.n	1000403e <_printf_float+0x2f6>
10004066:	e749      	b.n	10003efc <_printf_float+0x1b4>
10004068:	1c32      	adds	r2, r6, #0
1000406a:	1c3b      	adds	r3, r7, #0
1000406c:	1c28      	adds	r0, r5, #0
1000406e:	9908      	ldr	r1, [sp, #32]
10004070:	9e09      	ldr	r6, [sp, #36]	; 0x24
10004072:	47b0      	blx	r6
10004074:	1c43      	adds	r3, r0, #1
10004076:	d100      	bne.n	1000407a <_printf_float+0x332>
10004078:	e740      	b.n	10003efc <_printf_float+0x1b4>
1000407a:	2300      	movs	r3, #0
1000407c:	e016      	b.n	100040ac <_printf_float+0x364>
1000407e:	46c0      	nop			; (mov r8, r8)
10004080:	1000754e 	.word	0x1000754e
10004084:	10007552 	.word	0x10007552
10004088:	10007556 	.word	0x10007556
1000408c:	1000755a 	.word	0x1000755a
10004090:	1000755e 	.word	0x1000755e
10004094:	1c22      	adds	r2, r4, #0
10004096:	2301      	movs	r3, #1
10004098:	1c28      	adds	r0, r5, #0
1000409a:	9908      	ldr	r1, [sp, #32]
1000409c:	321a      	adds	r2, #26
1000409e:	9e09      	ldr	r6, [sp, #36]	; 0x24
100040a0:	47b0      	blx	r6
100040a2:	1c43      	adds	r3, r0, #1
100040a4:	d100      	bne.n	100040a8 <_printf_float+0x360>
100040a6:	e729      	b.n	10003efc <_printf_float+0x1b4>
100040a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100040aa:	3301      	adds	r3, #1
100040ac:	930a      	str	r3, [sp, #40]	; 0x28
100040ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
100040b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
100040b2:	1a9a      	subs	r2, r3, r2
100040b4:	43fb      	mvns	r3, r7
100040b6:	17db      	asrs	r3, r3, #31
100040b8:	403b      	ands	r3, r7
100040ba:	1ad3      	subs	r3, r2, r3
100040bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
100040be:	429a      	cmp	r2, r3
100040c0:	dbe8      	blt.n	10004094 <_printf_float+0x34c>
100040c2:	e740      	b.n	10003f46 <_printf_float+0x1fe>
100040c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
100040c6:	1c28      	adds	r0, r5, #0
100040c8:	9908      	ldr	r1, [sp, #32]
100040ca:	2b01      	cmp	r3, #1
100040cc:	dc02      	bgt.n	100040d4 <_printf_float+0x38c>
100040ce:	2301      	movs	r3, #1
100040d0:	421a      	tst	r2, r3
100040d2:	d03c      	beq.n	1000414e <_printf_float+0x406>
100040d4:	2301      	movs	r3, #1
100040d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
100040d8:	9f09      	ldr	r7, [sp, #36]	; 0x24
100040da:	47b8      	blx	r7
100040dc:	1c43      	adds	r3, r0, #1
100040de:	d100      	bne.n	100040e2 <_printf_float+0x39a>
100040e0:	e70c      	b.n	10003efc <_printf_float+0x1b4>
100040e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
100040e4:	1c28      	adds	r0, r5, #0
100040e6:	9908      	ldr	r1, [sp, #32]
100040e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
100040ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
100040ec:	47b8      	blx	r7
100040ee:	1c43      	adds	r3, r0, #1
100040f0:	d100      	bne.n	100040f4 <_printf_float+0x3ac>
100040f2:	e703      	b.n	10003efc <_printf_float+0x1b4>
100040f4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
100040f6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
100040f8:	2300      	movs	r3, #0
100040fa:	2200      	movs	r2, #0
100040fc:	f001 fb1c 	bl	10005738 <__aeabi_dcmpeq>
10004100:	2300      	movs	r3, #0
10004102:	2800      	cmp	r0, #0
10004104:	d112      	bne.n	1000412c <_printf_float+0x3e4>
10004106:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10004108:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000410a:	3201      	adds	r2, #1
1000410c:	3b01      	subs	r3, #1
1000410e:	1c28      	adds	r0, r5, #0
10004110:	9908      	ldr	r1, [sp, #32]
10004112:	e01d      	b.n	10004150 <_printf_float+0x408>
10004114:	1c22      	adds	r2, r4, #0
10004116:	2301      	movs	r3, #1
10004118:	1c28      	adds	r0, r5, #0
1000411a:	9908      	ldr	r1, [sp, #32]
1000411c:	321a      	adds	r2, #26
1000411e:	9f09      	ldr	r7, [sp, #36]	; 0x24
10004120:	47b8      	blx	r7
10004122:	1c43      	adds	r3, r0, #1
10004124:	d100      	bne.n	10004128 <_printf_float+0x3e0>
10004126:	e6e9      	b.n	10003efc <_printf_float+0x1b4>
10004128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000412a:	3301      	adds	r3, #1
1000412c:	930a      	str	r3, [sp, #40]	; 0x28
1000412e:	9b10      	ldr	r3, [sp, #64]	; 0x40
10004130:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10004132:	3b01      	subs	r3, #1
10004134:	429a      	cmp	r2, r3
10004136:	dbed      	blt.n	10004114 <_printf_float+0x3cc>
10004138:	1c22      	adds	r2, r4, #0
1000413a:	1c28      	adds	r0, r5, #0
1000413c:	1c33      	adds	r3, r6, #0
1000413e:	9908      	ldr	r1, [sp, #32]
10004140:	3250      	adds	r2, #80	; 0x50
10004142:	9e09      	ldr	r6, [sp, #36]	; 0x24
10004144:	47b0      	blx	r6
10004146:	1c43      	adds	r3, r0, #1
10004148:	d000      	beq.n	1000414c <_printf_float+0x404>
1000414a:	e6fc      	b.n	10003f46 <_printf_float+0x1fe>
1000414c:	e6d6      	b.n	10003efc <_printf_float+0x1b4>
1000414e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10004150:	9f09      	ldr	r7, [sp, #36]	; 0x24
10004152:	47b8      	blx	r7
10004154:	1c43      	adds	r3, r0, #1
10004156:	d1ef      	bne.n	10004138 <_printf_float+0x3f0>
10004158:	e6d0      	b.n	10003efc <_printf_float+0x1b4>
1000415a:	1c22      	adds	r2, r4, #0
1000415c:	2301      	movs	r3, #1
1000415e:	1c28      	adds	r0, r5, #0
10004160:	9908      	ldr	r1, [sp, #32]
10004162:	3219      	adds	r2, #25
10004164:	9f09      	ldr	r7, [sp, #36]	; 0x24
10004166:	47b8      	blx	r7
10004168:	1c43      	adds	r3, r0, #1
1000416a:	d100      	bne.n	1000416e <_printf_float+0x426>
1000416c:	e6c6      	b.n	10003efc <_printf_float+0x1b4>
1000416e:	3601      	adds	r6, #1
10004170:	68e3      	ldr	r3, [r4, #12]
10004172:	9a11      	ldr	r2, [sp, #68]	; 0x44
10004174:	1a9b      	subs	r3, r3, r2
10004176:	429e      	cmp	r6, r3
10004178:	dbef      	blt.n	1000415a <_printf_float+0x412>
1000417a:	9b11      	ldr	r3, [sp, #68]	; 0x44
1000417c:	68e0      	ldr	r0, [r4, #12]
1000417e:	4298      	cmp	r0, r3
10004180:	da17      	bge.n	100041b2 <_printf_float+0x46a>
10004182:	1c18      	adds	r0, r3, #0
10004184:	e015      	b.n	100041b2 <_printf_float+0x46a>
10004186:	2600      	movs	r6, #0
10004188:	e7f2      	b.n	10004170 <_printf_float+0x428>
1000418a:	4331      	orrs	r1, r6
1000418c:	6021      	str	r1, [r4, #0]
1000418e:	9101      	str	r1, [sp, #4]
10004190:	2123      	movs	r1, #35	; 0x23
10004192:	9000      	str	r0, [sp, #0]
10004194:	a806      	add	r0, sp, #24
10004196:	1809      	adds	r1, r1, r0
10004198:	9102      	str	r1, [sp, #8]
1000419a:	a90f      	add	r1, sp, #60	; 0x3c
1000419c:	9103      	str	r1, [sp, #12]
1000419e:	a910      	add	r1, sp, #64	; 0x40
100041a0:	9105      	str	r1, [sp, #20]
100041a2:	2100      	movs	r1, #0
100041a4:	9704      	str	r7, [sp, #16]
100041a6:	9106      	str	r1, [sp, #24]
100041a8:	1c28      	adds	r0, r5, #0
100041aa:	f7ff fd37 	bl	10003c1c <__cvt>
100041ae:	900a      	str	r0, [sp, #40]	; 0x28
100041b0:	e646      	b.n	10003e40 <_printf_float+0xf8>
100041b2:	b013      	add	sp, #76	; 0x4c
100041b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100041b6:	46c0      	nop			; (mov r8, r8)

100041b8 <_printf_common>:
100041b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100041ba:	1c17      	adds	r7, r2, #0
100041bc:	9301      	str	r3, [sp, #4]
100041be:	690a      	ldr	r2, [r1, #16]
100041c0:	688b      	ldr	r3, [r1, #8]
100041c2:	9000      	str	r0, [sp, #0]
100041c4:	1c0c      	adds	r4, r1, #0
100041c6:	4293      	cmp	r3, r2
100041c8:	da00      	bge.n	100041cc <_printf_common+0x14>
100041ca:	1c13      	adds	r3, r2, #0
100041cc:	1c22      	adds	r2, r4, #0
100041ce:	603b      	str	r3, [r7, #0]
100041d0:	3243      	adds	r2, #67	; 0x43
100041d2:	7812      	ldrb	r2, [r2, #0]
100041d4:	2a00      	cmp	r2, #0
100041d6:	d001      	beq.n	100041dc <_printf_common+0x24>
100041d8:	3301      	adds	r3, #1
100041da:	603b      	str	r3, [r7, #0]
100041dc:	6823      	ldr	r3, [r4, #0]
100041de:	069b      	lsls	r3, r3, #26
100041e0:	d502      	bpl.n	100041e8 <_printf_common+0x30>
100041e2:	683b      	ldr	r3, [r7, #0]
100041e4:	3302      	adds	r3, #2
100041e6:	603b      	str	r3, [r7, #0]
100041e8:	2506      	movs	r5, #6
100041ea:	6823      	ldr	r3, [r4, #0]
100041ec:	401d      	ands	r5, r3
100041ee:	d01e      	beq.n	1000422e <_printf_common+0x76>
100041f0:	1c23      	adds	r3, r4, #0
100041f2:	3343      	adds	r3, #67	; 0x43
100041f4:	781b      	ldrb	r3, [r3, #0]
100041f6:	1e5a      	subs	r2, r3, #1
100041f8:	4193      	sbcs	r3, r2
100041fa:	6822      	ldr	r2, [r4, #0]
100041fc:	0692      	lsls	r2, r2, #26
100041fe:	d51c      	bpl.n	1000423a <_printf_common+0x82>
10004200:	2030      	movs	r0, #48	; 0x30
10004202:	18e1      	adds	r1, r4, r3
10004204:	3140      	adds	r1, #64	; 0x40
10004206:	70c8      	strb	r0, [r1, #3]
10004208:	1c21      	adds	r1, r4, #0
1000420a:	1c5a      	adds	r2, r3, #1
1000420c:	3145      	adds	r1, #69	; 0x45
1000420e:	7809      	ldrb	r1, [r1, #0]
10004210:	18a2      	adds	r2, r4, r2
10004212:	3240      	adds	r2, #64	; 0x40
10004214:	3302      	adds	r3, #2
10004216:	70d1      	strb	r1, [r2, #3]
10004218:	e00f      	b.n	1000423a <_printf_common+0x82>
1000421a:	1c22      	adds	r2, r4, #0
1000421c:	2301      	movs	r3, #1
1000421e:	9800      	ldr	r0, [sp, #0]
10004220:	9901      	ldr	r1, [sp, #4]
10004222:	3219      	adds	r2, #25
10004224:	9e08      	ldr	r6, [sp, #32]
10004226:	47b0      	blx	r6
10004228:	1c43      	adds	r3, r0, #1
1000422a:	d00e      	beq.n	1000424a <_printf_common+0x92>
1000422c:	3501      	adds	r5, #1
1000422e:	68e3      	ldr	r3, [r4, #12]
10004230:	683a      	ldr	r2, [r7, #0]
10004232:	1a9b      	subs	r3, r3, r2
10004234:	429d      	cmp	r5, r3
10004236:	dbf0      	blt.n	1000421a <_printf_common+0x62>
10004238:	e7da      	b.n	100041f0 <_printf_common+0x38>
1000423a:	1c22      	adds	r2, r4, #0
1000423c:	9800      	ldr	r0, [sp, #0]
1000423e:	9901      	ldr	r1, [sp, #4]
10004240:	3243      	adds	r2, #67	; 0x43
10004242:	9d08      	ldr	r5, [sp, #32]
10004244:	47a8      	blx	r5
10004246:	1c43      	adds	r3, r0, #1
10004248:	d102      	bne.n	10004250 <_printf_common+0x98>
1000424a:	2001      	movs	r0, #1
1000424c:	4240      	negs	r0, r0
1000424e:	e020      	b.n	10004292 <_printf_common+0xda>
10004250:	2306      	movs	r3, #6
10004252:	6820      	ldr	r0, [r4, #0]
10004254:	68e1      	ldr	r1, [r4, #12]
10004256:	683a      	ldr	r2, [r7, #0]
10004258:	4003      	ands	r3, r0
1000425a:	2500      	movs	r5, #0
1000425c:	2b04      	cmp	r3, #4
1000425e:	d103      	bne.n	10004268 <_printf_common+0xb0>
10004260:	1a8d      	subs	r5, r1, r2
10004262:	43eb      	mvns	r3, r5
10004264:	17db      	asrs	r3, r3, #31
10004266:	401d      	ands	r5, r3
10004268:	68a3      	ldr	r3, [r4, #8]
1000426a:	6922      	ldr	r2, [r4, #16]
1000426c:	4293      	cmp	r3, r2
1000426e:	dd01      	ble.n	10004274 <_printf_common+0xbc>
10004270:	1a9b      	subs	r3, r3, r2
10004272:	18ed      	adds	r5, r5, r3
10004274:	2700      	movs	r7, #0
10004276:	42af      	cmp	r7, r5
10004278:	da0a      	bge.n	10004290 <_printf_common+0xd8>
1000427a:	1c22      	adds	r2, r4, #0
1000427c:	2301      	movs	r3, #1
1000427e:	9800      	ldr	r0, [sp, #0]
10004280:	9901      	ldr	r1, [sp, #4]
10004282:	321a      	adds	r2, #26
10004284:	9e08      	ldr	r6, [sp, #32]
10004286:	47b0      	blx	r6
10004288:	1c43      	adds	r3, r0, #1
1000428a:	d0de      	beq.n	1000424a <_printf_common+0x92>
1000428c:	3701      	adds	r7, #1
1000428e:	e7f2      	b.n	10004276 <_printf_common+0xbe>
10004290:	2000      	movs	r0, #0
10004292:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

10004294 <__fpclassifyd>:
10004294:	b530      	push	{r4, r5, lr}
10004296:	1c0c      	adds	r4, r1, #0
10004298:	2302      	movs	r3, #2
1000429a:	4304      	orrs	r4, r0
1000429c:	d017      	beq.n	100042ce <__fpclassifyd+0x3a>
1000429e:	2480      	movs	r4, #128	; 0x80
100042a0:	0624      	lsls	r4, r4, #24
100042a2:	42a1      	cmp	r1, r4
100042a4:	d101      	bne.n	100042aa <__fpclassifyd+0x16>
100042a6:	2800      	cmp	r0, #0
100042a8:	d011      	beq.n	100042ce <__fpclassifyd+0x3a>
100042aa:	4b0a      	ldr	r3, [pc, #40]	; (100042d4 <__fpclassifyd+0x40>)
100042ac:	0049      	lsls	r1, r1, #1
100042ae:	0849      	lsrs	r1, r1, #1
100042b0:	4a09      	ldr	r2, [pc, #36]	; (100042d8 <__fpclassifyd+0x44>)
100042b2:	18cc      	adds	r4, r1, r3
100042b4:	2304      	movs	r3, #4
100042b6:	4294      	cmp	r4, r2
100042b8:	d909      	bls.n	100042ce <__fpclassifyd+0x3a>
100042ba:	4a08      	ldr	r2, [pc, #32]	; (100042dc <__fpclassifyd+0x48>)
100042bc:	3b01      	subs	r3, #1
100042be:	4291      	cmp	r1, r2
100042c0:	d905      	bls.n	100042ce <__fpclassifyd+0x3a>
100042c2:	4a07      	ldr	r2, [pc, #28]	; (100042e0 <__fpclassifyd+0x4c>)
100042c4:	2300      	movs	r3, #0
100042c6:	4291      	cmp	r1, r2
100042c8:	d101      	bne.n	100042ce <__fpclassifyd+0x3a>
100042ca:	4243      	negs	r3, r0
100042cc:	4143      	adcs	r3, r0
100042ce:	1c18      	adds	r0, r3, #0
100042d0:	bd30      	pop	{r4, r5, pc}
100042d2:	46c0      	nop			; (mov r8, r8)
100042d4:	fff00000 	.word	0xfff00000
100042d8:	7fdfffff 	.word	0x7fdfffff
100042dc:	000fffff 	.word	0x000fffff
100042e0:	7ff00000 	.word	0x7ff00000

100042e4 <strlen>:
100042e4:	2300      	movs	r3, #0
100042e6:	5cc2      	ldrb	r2, [r0, r3]
100042e8:	3301      	adds	r3, #1
100042ea:	2a00      	cmp	r2, #0
100042ec:	d1fb      	bne.n	100042e6 <strlen+0x2>
100042ee:	1e58      	subs	r0, r3, #1
100042f0:	4770      	bx	lr

100042f2 <quorem>:
100042f2:	b5f0      	push	{r4, r5, r6, r7, lr}
100042f4:	6903      	ldr	r3, [r0, #16]
100042f6:	690c      	ldr	r4, [r1, #16]
100042f8:	b089      	sub	sp, #36	; 0x24
100042fa:	2600      	movs	r6, #0
100042fc:	42a3      	cmp	r3, r4
100042fe:	db7c      	blt.n	100043fa <quorem+0x108>
10004300:	1c0b      	adds	r3, r1, #0
10004302:	3c01      	subs	r4, #1
10004304:	3314      	adds	r3, #20
10004306:	00a5      	lsls	r5, r4, #2
10004308:	9303      	str	r3, [sp, #12]
1000430a:	195b      	adds	r3, r3, r5
1000430c:	9304      	str	r3, [sp, #16]
1000430e:	1c03      	adds	r3, r0, #0
10004310:	3314      	adds	r3, #20
10004312:	9301      	str	r3, [sp, #4]
10004314:	195d      	adds	r5, r3, r5
10004316:	9b04      	ldr	r3, [sp, #16]
10004318:	9107      	str	r1, [sp, #28]
1000431a:	681b      	ldr	r3, [r3, #0]
1000431c:	9002      	str	r0, [sp, #8]
1000431e:	1c59      	adds	r1, r3, #1
10004320:	6828      	ldr	r0, [r5, #0]
10004322:	9305      	str	r3, [sp, #20]
10004324:	f7ff faae 	bl	10003884 <__aeabi_uidiv>
10004328:	1e07      	subs	r7, r0, #0
1000432a:	42b7      	cmp	r7, r6
1000432c:	d035      	beq.n	1000439a <quorem+0xa8>
1000432e:	9b03      	ldr	r3, [sp, #12]
10004330:	9801      	ldr	r0, [sp, #4]
10004332:	469c      	mov	ip, r3
10004334:	9605      	str	r6, [sp, #20]
10004336:	4663      	mov	r3, ip
10004338:	cb04      	ldmia	r3!, {r2}
1000433a:	b291      	uxth	r1, r2
1000433c:	4379      	muls	r1, r7
1000433e:	0c12      	lsrs	r2, r2, #16
10004340:	437a      	muls	r2, r7
10004342:	1871      	adds	r1, r6, r1
10004344:	0c0e      	lsrs	r6, r1, #16
10004346:	469c      	mov	ip, r3
10004348:	18b3      	adds	r3, r6, r2
1000434a:	9306      	str	r3, [sp, #24]
1000434c:	8802      	ldrh	r2, [r0, #0]
1000434e:	0c1e      	lsrs	r6, r3, #16
10004350:	9b05      	ldr	r3, [sp, #20]
10004352:	b289      	uxth	r1, r1
10004354:	18d2      	adds	r2, r2, r3
10004356:	6803      	ldr	r3, [r0, #0]
10004358:	1a52      	subs	r2, r2, r1
1000435a:	0c19      	lsrs	r1, r3, #16
1000435c:	466b      	mov	r3, sp
1000435e:	8b1b      	ldrh	r3, [r3, #24]
10004360:	1acb      	subs	r3, r1, r3
10004362:	1411      	asrs	r1, r2, #16
10004364:	185b      	adds	r3, r3, r1
10004366:	1419      	asrs	r1, r3, #16
10004368:	b292      	uxth	r2, r2
1000436a:	041b      	lsls	r3, r3, #16
1000436c:	431a      	orrs	r2, r3
1000436e:	9b04      	ldr	r3, [sp, #16]
10004370:	9105      	str	r1, [sp, #20]
10004372:	c004      	stmia	r0!, {r2}
10004374:	4563      	cmp	r3, ip
10004376:	d2de      	bcs.n	10004336 <quorem+0x44>
10004378:	682b      	ldr	r3, [r5, #0]
1000437a:	2b00      	cmp	r3, #0
1000437c:	d10d      	bne.n	1000439a <quorem+0xa8>
1000437e:	1c23      	adds	r3, r4, #0
10004380:	9a01      	ldr	r2, [sp, #4]
10004382:	3d04      	subs	r5, #4
10004384:	4295      	cmp	r5, r2
10004386:	d803      	bhi.n	10004390 <quorem+0x9e>
10004388:	9a02      	ldr	r2, [sp, #8]
1000438a:	1c1c      	adds	r4, r3, #0
1000438c:	6113      	str	r3, [r2, #16]
1000438e:	e004      	b.n	1000439a <quorem+0xa8>
10004390:	682a      	ldr	r2, [r5, #0]
10004392:	2a00      	cmp	r2, #0
10004394:	d1f8      	bne.n	10004388 <quorem+0x96>
10004396:	3b01      	subs	r3, #1
10004398:	e7f2      	b.n	10004380 <quorem+0x8e>
1000439a:	9802      	ldr	r0, [sp, #8]
1000439c:	9907      	ldr	r1, [sp, #28]
1000439e:	f001 f857 	bl	10005450 <__mcmp>
100043a2:	2800      	cmp	r0, #0
100043a4:	db28      	blt.n	100043f8 <quorem+0x106>
100043a6:	2000      	movs	r0, #0
100043a8:	9901      	ldr	r1, [sp, #4]
100043aa:	9a03      	ldr	r2, [sp, #12]
100043ac:	3701      	adds	r7, #1
100043ae:	ca20      	ldmia	r2!, {r5}
100043b0:	880b      	ldrh	r3, [r1, #0]
100043b2:	1818      	adds	r0, r3, r0
100043b4:	b2ab      	uxth	r3, r5
100043b6:	1ac3      	subs	r3, r0, r3
100043b8:	6808      	ldr	r0, [r1, #0]
100043ba:	0c2d      	lsrs	r5, r5, #16
100043bc:	0c00      	lsrs	r0, r0, #16
100043be:	1b45      	subs	r5, r0, r5
100043c0:	141e      	asrs	r6, r3, #16
100043c2:	19ad      	adds	r5, r5, r6
100043c4:	1428      	asrs	r0, r5, #16
100043c6:	b29b      	uxth	r3, r3
100043c8:	042d      	lsls	r5, r5, #16
100043ca:	432b      	orrs	r3, r5
100043cc:	c108      	stmia	r1!, {r3}
100043ce:	9b04      	ldr	r3, [sp, #16]
100043d0:	4293      	cmp	r3, r2
100043d2:	d2ec      	bcs.n	100043ae <quorem+0xbc>
100043d4:	9a01      	ldr	r2, [sp, #4]
100043d6:	00a3      	lsls	r3, r4, #2
100043d8:	18d3      	adds	r3, r2, r3
100043da:	681a      	ldr	r2, [r3, #0]
100043dc:	2a00      	cmp	r2, #0
100043de:	d10b      	bne.n	100043f8 <quorem+0x106>
100043e0:	9a01      	ldr	r2, [sp, #4]
100043e2:	3b04      	subs	r3, #4
100043e4:	4293      	cmp	r3, r2
100043e6:	d802      	bhi.n	100043ee <quorem+0xfc>
100043e8:	9b02      	ldr	r3, [sp, #8]
100043ea:	611c      	str	r4, [r3, #16]
100043ec:	e004      	b.n	100043f8 <quorem+0x106>
100043ee:	681a      	ldr	r2, [r3, #0]
100043f0:	2a00      	cmp	r2, #0
100043f2:	d1f9      	bne.n	100043e8 <quorem+0xf6>
100043f4:	3c01      	subs	r4, #1
100043f6:	e7f3      	b.n	100043e0 <quorem+0xee>
100043f8:	1c3e      	adds	r6, r7, #0
100043fa:	1c30      	adds	r0, r6, #0
100043fc:	b009      	add	sp, #36	; 0x24
100043fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

10004400 <_dtoa_r>:
10004400:	b5f0      	push	{r4, r5, r6, r7, lr}
10004402:	1c16      	adds	r6, r2, #0
10004404:	1c1f      	adds	r7, r3, #0
10004406:	6a44      	ldr	r4, [r0, #36]	; 0x24
10004408:	b09b      	sub	sp, #108	; 0x6c
1000440a:	9008      	str	r0, [sp, #32]
1000440c:	9d23      	ldr	r5, [sp, #140]	; 0x8c
1000440e:	9606      	str	r6, [sp, #24]
10004410:	9707      	str	r7, [sp, #28]
10004412:	2c00      	cmp	r4, #0
10004414:	d108      	bne.n	10004428 <_dtoa_r+0x28>
10004416:	2010      	movs	r0, #16
10004418:	f000 fdf6 	bl	10005008 <malloc>
1000441c:	9b08      	ldr	r3, [sp, #32]
1000441e:	6258      	str	r0, [r3, #36]	; 0x24
10004420:	6044      	str	r4, [r0, #4]
10004422:	6084      	str	r4, [r0, #8]
10004424:	6004      	str	r4, [r0, #0]
10004426:	60c4      	str	r4, [r0, #12]
10004428:	9b08      	ldr	r3, [sp, #32]
1000442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000442c:	6819      	ldr	r1, [r3, #0]
1000442e:	2900      	cmp	r1, #0
10004430:	d00b      	beq.n	1000444a <_dtoa_r+0x4a>
10004432:	685a      	ldr	r2, [r3, #4]
10004434:	2301      	movs	r3, #1
10004436:	4093      	lsls	r3, r2
10004438:	604a      	str	r2, [r1, #4]
1000443a:	608b      	str	r3, [r1, #8]
1000443c:	9808      	ldr	r0, [sp, #32]
1000443e:	f000 fe2e 	bl	1000509e <_Bfree>
10004442:	2200      	movs	r2, #0
10004444:	9b08      	ldr	r3, [sp, #32]
10004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004448:	601a      	str	r2, [r3, #0]
1000444a:	9b07      	ldr	r3, [sp, #28]
1000444c:	2b00      	cmp	r3, #0
1000444e:	da05      	bge.n	1000445c <_dtoa_r+0x5c>
10004450:	2301      	movs	r3, #1
10004452:	602b      	str	r3, [r5, #0]
10004454:	007b      	lsls	r3, r7, #1
10004456:	085b      	lsrs	r3, r3, #1
10004458:	9307      	str	r3, [sp, #28]
1000445a:	e001      	b.n	10004460 <_dtoa_r+0x60>
1000445c:	2300      	movs	r3, #0
1000445e:	602b      	str	r3, [r5, #0]
10004460:	9c07      	ldr	r4, [sp, #28]
10004462:	4bc6      	ldr	r3, [pc, #792]	; (1000477c <_dtoa_r+0x37c>)
10004464:	1c22      	adds	r2, r4, #0
10004466:	9317      	str	r3, [sp, #92]	; 0x5c
10004468:	401a      	ands	r2, r3
1000446a:	429a      	cmp	r2, r3
1000446c:	d119      	bne.n	100044a2 <_dtoa_r+0xa2>
1000446e:	4bc4      	ldr	r3, [pc, #784]	; (10004780 <_dtoa_r+0x380>)
10004470:	9a22      	ldr	r2, [sp, #136]	; 0x88
10004472:	6013      	str	r3, [r2, #0]
10004474:	9a06      	ldr	r2, [sp, #24]
10004476:	4bc3      	ldr	r3, [pc, #780]	; (10004784 <_dtoa_r+0x384>)
10004478:	2a00      	cmp	r2, #0
1000447a:	d102      	bne.n	10004482 <_dtoa_r+0x82>
1000447c:	0324      	lsls	r4, r4, #12
1000447e:	d100      	bne.n	10004482 <_dtoa_r+0x82>
10004480:	4bc1      	ldr	r3, [pc, #772]	; (10004788 <_dtoa_r+0x388>)
10004482:	9a24      	ldr	r2, [sp, #144]	; 0x90
10004484:	1c18      	adds	r0, r3, #0
10004486:	2a00      	cmp	r2, #0
10004488:	d101      	bne.n	1000448e <_dtoa_r+0x8e>
1000448a:	f000 fdb6 	bl	10004ffa <_dtoa_r+0xbfa>
1000448e:	78d9      	ldrb	r1, [r3, #3]
10004490:	1cda      	adds	r2, r3, #3
10004492:	2900      	cmp	r1, #0
10004494:	d000      	beq.n	10004498 <_dtoa_r+0x98>
10004496:	3205      	adds	r2, #5
10004498:	9924      	ldr	r1, [sp, #144]	; 0x90
1000449a:	1c18      	adds	r0, r3, #0
1000449c:	600a      	str	r2, [r1, #0]
1000449e:	f000 fdac 	bl	10004ffa <_dtoa_r+0xbfa>
100044a2:	9e06      	ldr	r6, [sp, #24]
100044a4:	9f07      	ldr	r7, [sp, #28]
100044a6:	2200      	movs	r2, #0
100044a8:	1c30      	adds	r0, r6, #0
100044aa:	1c39      	adds	r1, r7, #0
100044ac:	2300      	movs	r3, #0
100044ae:	f001 f943 	bl	10005738 <__aeabi_dcmpeq>
100044b2:	1e05      	subs	r5, r0, #0
100044b4:	d00e      	beq.n	100044d4 <_dtoa_r+0xd4>
100044b6:	2301      	movs	r3, #1
100044b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
100044ba:	6013      	str	r3, [r2, #0]
100044bc:	4bb3      	ldr	r3, [pc, #716]	; (1000478c <_dtoa_r+0x38c>)
100044be:	9a24      	ldr	r2, [sp, #144]	; 0x90
100044c0:	1c18      	adds	r0, r3, #0
100044c2:	2a00      	cmp	r2, #0
100044c4:	d101      	bne.n	100044ca <_dtoa_r+0xca>
100044c6:	f000 fd98 	bl	10004ffa <_dtoa_r+0xbfa>
100044ca:	4ab1      	ldr	r2, [pc, #708]	; (10004790 <_dtoa_r+0x390>)
100044cc:	9924      	ldr	r1, [sp, #144]	; 0x90
100044ce:	600a      	str	r2, [r1, #0]
100044d0:	f000 fd93 	bl	10004ffa <_dtoa_r+0xbfa>
100044d4:	ab19      	add	r3, sp, #100	; 0x64
100044d6:	9300      	str	r3, [sp, #0]
100044d8:	ab18      	add	r3, sp, #96	; 0x60
100044da:	9301      	str	r3, [sp, #4]
100044dc:	9808      	ldr	r0, [sp, #32]
100044de:	1c32      	adds	r2, r6, #0
100044e0:	1c3b      	adds	r3, r7, #0
100044e2:	f001 f83b 	bl	1000555c <__d2b>
100044e6:	0061      	lsls	r1, r4, #1
100044e8:	900a      	str	r0, [sp, #40]	; 0x28
100044ea:	0d49      	lsrs	r1, r1, #21
100044ec:	d009      	beq.n	10004502 <_dtoa_r+0x102>
100044ee:	0338      	lsls	r0, r7, #12
100044f0:	4ca8      	ldr	r4, [pc, #672]	; (10004794 <_dtoa_r+0x394>)
100044f2:	0b00      	lsrs	r0, r0, #12
100044f4:	4304      	orrs	r4, r0
100044f6:	48a8      	ldr	r0, [pc, #672]	; (10004798 <_dtoa_r+0x398>)
100044f8:	1c32      	adds	r2, r6, #0
100044fa:	1c23      	adds	r3, r4, #0
100044fc:	180e      	adds	r6, r1, r0
100044fe:	9516      	str	r5, [sp, #88]	; 0x58
10004500:	e01c      	b.n	1000453c <_dtoa_r+0x13c>
10004502:	9b18      	ldr	r3, [sp, #96]	; 0x60
10004504:	9a19      	ldr	r2, [sp, #100]	; 0x64
10004506:	189e      	adds	r6, r3, r2
10004508:	4ba4      	ldr	r3, [pc, #656]	; (1000479c <_dtoa_r+0x39c>)
1000450a:	429e      	cmp	r6, r3
1000450c:	db09      	blt.n	10004522 <_dtoa_r+0x122>
1000450e:	4ba4      	ldr	r3, [pc, #656]	; (100047a0 <_dtoa_r+0x3a0>)
10004510:	18f0      	adds	r0, r6, r3
10004512:	9b06      	ldr	r3, [sp, #24]
10004514:	40c3      	lsrs	r3, r0
10004516:	1c18      	adds	r0, r3, #0
10004518:	4ba2      	ldr	r3, [pc, #648]	; (100047a4 <_dtoa_r+0x3a4>)
1000451a:	1b9b      	subs	r3, r3, r6
1000451c:	409c      	lsls	r4, r3
1000451e:	4320      	orrs	r0, r4
10004520:	e004      	b.n	1000452c <_dtoa_r+0x12c>
10004522:	48a1      	ldr	r0, [pc, #644]	; (100047a8 <_dtoa_r+0x3a8>)
10004524:	9b06      	ldr	r3, [sp, #24]
10004526:	1b80      	subs	r0, r0, r6
10004528:	4083      	lsls	r3, r0
1000452a:	1c18      	adds	r0, r3, #0
1000452c:	f002 ff1e 	bl	1000736c <__aeabi_ui2d>
10004530:	4c9e      	ldr	r4, [pc, #632]	; (100047ac <_dtoa_r+0x3ac>)
10004532:	1c02      	adds	r2, r0, #0
10004534:	190b      	adds	r3, r1, r4
10004536:	2101      	movs	r1, #1
10004538:	3e01      	subs	r6, #1
1000453a:	9116      	str	r1, [sp, #88]	; 0x58
1000453c:	1c10      	adds	r0, r2, #0
1000453e:	1c19      	adds	r1, r3, #0
10004540:	2200      	movs	r2, #0
10004542:	4b9b      	ldr	r3, [pc, #620]	; (100047b0 <_dtoa_r+0x3b0>)
10004544:	f002 fb26 	bl	10006b94 <__aeabi_dsub>
10004548:	4a9a      	ldr	r2, [pc, #616]	; (100047b4 <_dtoa_r+0x3b4>)
1000454a:	4b9b      	ldr	r3, [pc, #620]	; (100047b8 <_dtoa_r+0x3b8>)
1000454c:	f002 f888 	bl	10006660 <__aeabi_dmul>
10004550:	4a9a      	ldr	r2, [pc, #616]	; (100047bc <_dtoa_r+0x3bc>)
10004552:	4b9b      	ldr	r3, [pc, #620]	; (100047c0 <_dtoa_r+0x3c0>)
10004554:	f001 f91e 	bl	10005794 <__aeabi_dadd>
10004558:	1c04      	adds	r4, r0, #0
1000455a:	1c30      	adds	r0, r6, #0
1000455c:	1c0d      	adds	r5, r1, #0
1000455e:	f002 fec9 	bl	100072f4 <__aeabi_i2d>
10004562:	4a98      	ldr	r2, [pc, #608]	; (100047c4 <_dtoa_r+0x3c4>)
10004564:	4b98      	ldr	r3, [pc, #608]	; (100047c8 <_dtoa_r+0x3c8>)
10004566:	f002 f87b 	bl	10006660 <__aeabi_dmul>
1000456a:	1c02      	adds	r2, r0, #0
1000456c:	1c0b      	adds	r3, r1, #0
1000456e:	1c20      	adds	r0, r4, #0
10004570:	1c29      	adds	r1, r5, #0
10004572:	f001 f90f 	bl	10005794 <__aeabi_dadd>
10004576:	1c04      	adds	r4, r0, #0
10004578:	1c0d      	adds	r5, r1, #0
1000457a:	f002 fe85 	bl	10007288 <__aeabi_d2iz>
1000457e:	1c29      	adds	r1, r5, #0
10004580:	9003      	str	r0, [sp, #12]
10004582:	2200      	movs	r2, #0
10004584:	1c20      	adds	r0, r4, #0
10004586:	2300      	movs	r3, #0
10004588:	f001 f8dc 	bl	10005744 <__aeabi_dcmplt>
1000458c:	2800      	cmp	r0, #0
1000458e:	d00d      	beq.n	100045ac <_dtoa_r+0x1ac>
10004590:	9803      	ldr	r0, [sp, #12]
10004592:	f002 feaf 	bl	100072f4 <__aeabi_i2d>
10004596:	1c02      	adds	r2, r0, #0
10004598:	1c0b      	adds	r3, r1, #0
1000459a:	1c20      	adds	r0, r4, #0
1000459c:	1c29      	adds	r1, r5, #0
1000459e:	f001 f8cb 	bl	10005738 <__aeabi_dcmpeq>
100045a2:	4243      	negs	r3, r0
100045a4:	4143      	adcs	r3, r0
100045a6:	9a03      	ldr	r2, [sp, #12]
100045a8:	1ad3      	subs	r3, r2, r3
100045aa:	9303      	str	r3, [sp, #12]
100045ac:	2301      	movs	r3, #1
100045ae:	9313      	str	r3, [sp, #76]	; 0x4c
100045b0:	9b03      	ldr	r3, [sp, #12]
100045b2:	2b16      	cmp	r3, #22
100045b4:	d811      	bhi.n	100045da <_dtoa_r+0x1da>
100045b6:	4a85      	ldr	r2, [pc, #532]	; (100047cc <_dtoa_r+0x3cc>)
100045b8:	00db      	lsls	r3, r3, #3
100045ba:	18d3      	adds	r3, r2, r3
100045bc:	6818      	ldr	r0, [r3, #0]
100045be:	6859      	ldr	r1, [r3, #4]
100045c0:	9a06      	ldr	r2, [sp, #24]
100045c2:	9b07      	ldr	r3, [sp, #28]
100045c4:	f001 f8d2 	bl	1000576c <__aeabi_dcmpgt>
100045c8:	2800      	cmp	r0, #0
100045ca:	d005      	beq.n	100045d8 <_dtoa_r+0x1d8>
100045cc:	9b03      	ldr	r3, [sp, #12]
100045ce:	3b01      	subs	r3, #1
100045d0:	9303      	str	r3, [sp, #12]
100045d2:	2300      	movs	r3, #0
100045d4:	9313      	str	r3, [sp, #76]	; 0x4c
100045d6:	e000      	b.n	100045da <_dtoa_r+0x1da>
100045d8:	9013      	str	r0, [sp, #76]	; 0x4c
100045da:	9b18      	ldr	r3, [sp, #96]	; 0x60
100045dc:	1b9e      	subs	r6, r3, r6
100045de:	2300      	movs	r3, #0
100045e0:	930d      	str	r3, [sp, #52]	; 0x34
100045e2:	3e01      	subs	r6, #1
100045e4:	960e      	str	r6, [sp, #56]	; 0x38
100045e6:	d504      	bpl.n	100045f2 <_dtoa_r+0x1f2>
100045e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
100045ea:	425b      	negs	r3, r3
100045ec:	930d      	str	r3, [sp, #52]	; 0x34
100045ee:	2300      	movs	r3, #0
100045f0:	930e      	str	r3, [sp, #56]	; 0x38
100045f2:	9b03      	ldr	r3, [sp, #12]
100045f4:	2b00      	cmp	r3, #0
100045f6:	db08      	blt.n	1000460a <_dtoa_r+0x20a>
100045f8:	9a03      	ldr	r2, [sp, #12]
100045fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
100045fc:	4694      	mov	ip, r2
100045fe:	4463      	add	r3, ip
10004600:	930e      	str	r3, [sp, #56]	; 0x38
10004602:	2300      	movs	r3, #0
10004604:	9212      	str	r2, [sp, #72]	; 0x48
10004606:	930f      	str	r3, [sp, #60]	; 0x3c
10004608:	e007      	b.n	1000461a <_dtoa_r+0x21a>
1000460a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000460c:	9a03      	ldr	r2, [sp, #12]
1000460e:	1a9b      	subs	r3, r3, r2
10004610:	930d      	str	r3, [sp, #52]	; 0x34
10004612:	4253      	negs	r3, r2
10004614:	930f      	str	r3, [sp, #60]	; 0x3c
10004616:	2300      	movs	r3, #0
10004618:	9312      	str	r3, [sp, #72]	; 0x48
1000461a:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000461c:	2501      	movs	r5, #1
1000461e:	2b09      	cmp	r3, #9
10004620:	d827      	bhi.n	10004672 <_dtoa_r+0x272>
10004622:	2b05      	cmp	r3, #5
10004624:	dd02      	ble.n	1000462c <_dtoa_r+0x22c>
10004626:	2500      	movs	r5, #0
10004628:	3b04      	subs	r3, #4
1000462a:	9320      	str	r3, [sp, #128]	; 0x80
1000462c:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000462e:	1e98      	subs	r0, r3, #2
10004630:	2803      	cmp	r0, #3
10004632:	d823      	bhi.n	1000467c <_dtoa_r+0x27c>
10004634:	f001 f866 	bl	10005704 <__gnu_thumb1_case_uqi>
10004638:	10040e02 	.word	0x10040e02
1000463c:	2300      	movs	r3, #0
1000463e:	e000      	b.n	10004642 <_dtoa_r+0x242>
10004640:	2301      	movs	r3, #1
10004642:	9310      	str	r3, [sp, #64]	; 0x40
10004644:	9b21      	ldr	r3, [sp, #132]	; 0x84
10004646:	2b00      	cmp	r3, #0
10004648:	dc21      	bgt.n	1000468e <_dtoa_r+0x28e>
1000464a:	2301      	movs	r3, #1
1000464c:	930b      	str	r3, [sp, #44]	; 0x2c
1000464e:	9309      	str	r3, [sp, #36]	; 0x24
10004650:	1c1a      	adds	r2, r3, #0
10004652:	e01a      	b.n	1000468a <_dtoa_r+0x28a>
10004654:	2300      	movs	r3, #0
10004656:	e000      	b.n	1000465a <_dtoa_r+0x25a>
10004658:	2301      	movs	r3, #1
1000465a:	9a03      	ldr	r2, [sp, #12]
1000465c:	9310      	str	r3, [sp, #64]	; 0x40
1000465e:	4694      	mov	ip, r2
10004660:	9b21      	ldr	r3, [sp, #132]	; 0x84
10004662:	4463      	add	r3, ip
10004664:	930b      	str	r3, [sp, #44]	; 0x2c
10004666:	3301      	adds	r3, #1
10004668:	9309      	str	r3, [sp, #36]	; 0x24
1000466a:	2b00      	cmp	r3, #0
1000466c:	dc12      	bgt.n	10004694 <_dtoa_r+0x294>
1000466e:	2301      	movs	r3, #1
10004670:	e010      	b.n	10004694 <_dtoa_r+0x294>
10004672:	2300      	movs	r3, #0
10004674:	9510      	str	r5, [sp, #64]	; 0x40
10004676:	9320      	str	r3, [sp, #128]	; 0x80
10004678:	3b01      	subs	r3, #1
1000467a:	e002      	b.n	10004682 <_dtoa_r+0x282>
1000467c:	2301      	movs	r3, #1
1000467e:	9310      	str	r3, [sp, #64]	; 0x40
10004680:	3b02      	subs	r3, #2
10004682:	2200      	movs	r2, #0
10004684:	930b      	str	r3, [sp, #44]	; 0x2c
10004686:	9309      	str	r3, [sp, #36]	; 0x24
10004688:	3313      	adds	r3, #19
1000468a:	9221      	str	r2, [sp, #132]	; 0x84
1000468c:	e002      	b.n	10004694 <_dtoa_r+0x294>
1000468e:	9b21      	ldr	r3, [sp, #132]	; 0x84
10004690:	930b      	str	r3, [sp, #44]	; 0x2c
10004692:	9309      	str	r3, [sp, #36]	; 0x24
10004694:	9a08      	ldr	r2, [sp, #32]
10004696:	6a54      	ldr	r4, [r2, #36]	; 0x24
10004698:	2200      	movs	r2, #0
1000469a:	6062      	str	r2, [r4, #4]
1000469c:	3204      	adds	r2, #4
1000469e:	1c11      	adds	r1, r2, #0
100046a0:	3114      	adds	r1, #20
100046a2:	4299      	cmp	r1, r3
100046a4:	d804      	bhi.n	100046b0 <_dtoa_r+0x2b0>
100046a6:	6861      	ldr	r1, [r4, #4]
100046a8:	0052      	lsls	r2, r2, #1
100046aa:	3101      	adds	r1, #1
100046ac:	6061      	str	r1, [r4, #4]
100046ae:	e7f6      	b.n	1000469e <_dtoa_r+0x29e>
100046b0:	9808      	ldr	r0, [sp, #32]
100046b2:	6861      	ldr	r1, [r4, #4]
100046b4:	f000 fcbb 	bl	1000502e <_Balloc>
100046b8:	9b08      	ldr	r3, [sp, #32]
100046ba:	6020      	str	r0, [r4, #0]
100046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100046be:	681b      	ldr	r3, [r3, #0]
100046c0:	930c      	str	r3, [sp, #48]	; 0x30
100046c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
100046c4:	2b0e      	cmp	r3, #14
100046c6:	d900      	bls.n	100046ca <_dtoa_r+0x2ca>
100046c8:	e188      	b.n	100049dc <_dtoa_r+0x5dc>
100046ca:	2d00      	cmp	r5, #0
100046cc:	d100      	bne.n	100046d0 <_dtoa_r+0x2d0>
100046ce:	e185      	b.n	100049dc <_dtoa_r+0x5dc>
100046d0:	9b06      	ldr	r3, [sp, #24]
100046d2:	9c07      	ldr	r4, [sp, #28]
100046d4:	9314      	str	r3, [sp, #80]	; 0x50
100046d6:	9415      	str	r4, [sp, #84]	; 0x54
100046d8:	9b03      	ldr	r3, [sp, #12]
100046da:	2b00      	cmp	r3, #0
100046dc:	dd30      	ble.n	10004740 <_dtoa_r+0x340>
100046de:	220f      	movs	r2, #15
100046e0:	493a      	ldr	r1, [pc, #232]	; (100047cc <_dtoa_r+0x3cc>)
100046e2:	4013      	ands	r3, r2
100046e4:	00db      	lsls	r3, r3, #3
100046e6:	18cb      	adds	r3, r1, r3
100046e8:	685c      	ldr	r4, [r3, #4]
100046ea:	681b      	ldr	r3, [r3, #0]
100046ec:	9304      	str	r3, [sp, #16]
100046ee:	9405      	str	r4, [sp, #20]
100046f0:	9b03      	ldr	r3, [sp, #12]
100046f2:	2702      	movs	r7, #2
100046f4:	111d      	asrs	r5, r3, #4
100046f6:	06eb      	lsls	r3, r5, #27
100046f8:	d50a      	bpl.n	10004710 <_dtoa_r+0x310>
100046fa:	9814      	ldr	r0, [sp, #80]	; 0x50
100046fc:	9915      	ldr	r1, [sp, #84]	; 0x54
100046fe:	4b34      	ldr	r3, [pc, #208]	; (100047d0 <_dtoa_r+0x3d0>)
10004700:	4015      	ands	r5, r2
10004702:	6a1a      	ldr	r2, [r3, #32]
10004704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004706:	f001 fb6d 	bl	10005de4 <__aeabi_ddiv>
1000470a:	9006      	str	r0, [sp, #24]
1000470c:	9107      	str	r1, [sp, #28]
1000470e:	3701      	adds	r7, #1
10004710:	4c2f      	ldr	r4, [pc, #188]	; (100047d0 <_dtoa_r+0x3d0>)
10004712:	2d00      	cmp	r5, #0
10004714:	d00d      	beq.n	10004732 <_dtoa_r+0x332>
10004716:	07eb      	lsls	r3, r5, #31
10004718:	d508      	bpl.n	1000472c <_dtoa_r+0x32c>
1000471a:	9804      	ldr	r0, [sp, #16]
1000471c:	9905      	ldr	r1, [sp, #20]
1000471e:	6822      	ldr	r2, [r4, #0]
10004720:	6863      	ldr	r3, [r4, #4]
10004722:	f001 ff9d 	bl	10006660 <__aeabi_dmul>
10004726:	9004      	str	r0, [sp, #16]
10004728:	9105      	str	r1, [sp, #20]
1000472a:	3701      	adds	r7, #1
1000472c:	106d      	asrs	r5, r5, #1
1000472e:	3408      	adds	r4, #8
10004730:	e7ef      	b.n	10004712 <_dtoa_r+0x312>
10004732:	9806      	ldr	r0, [sp, #24]
10004734:	9907      	ldr	r1, [sp, #28]
10004736:	9a04      	ldr	r2, [sp, #16]
10004738:	9b05      	ldr	r3, [sp, #20]
1000473a:	f001 fb53 	bl	10005de4 <__aeabi_ddiv>
1000473e:	e049      	b.n	100047d4 <_dtoa_r+0x3d4>
10004740:	9b03      	ldr	r3, [sp, #12]
10004742:	2702      	movs	r7, #2
10004744:	425d      	negs	r5, r3
10004746:	2d00      	cmp	r5, #0
10004748:	d046      	beq.n	100047d8 <_dtoa_r+0x3d8>
1000474a:	9814      	ldr	r0, [sp, #80]	; 0x50
1000474c:	9915      	ldr	r1, [sp, #84]	; 0x54
1000474e:	230f      	movs	r3, #15
10004750:	4a1e      	ldr	r2, [pc, #120]	; (100047cc <_dtoa_r+0x3cc>)
10004752:	402b      	ands	r3, r5
10004754:	00db      	lsls	r3, r3, #3
10004756:	18d3      	adds	r3, r2, r3
10004758:	681a      	ldr	r2, [r3, #0]
1000475a:	685b      	ldr	r3, [r3, #4]
1000475c:	f001 ff80 	bl	10006660 <__aeabi_dmul>
10004760:	4c1b      	ldr	r4, [pc, #108]	; (100047d0 <_dtoa_r+0x3d0>)
10004762:	112d      	asrs	r5, r5, #4
10004764:	2d00      	cmp	r5, #0
10004766:	d035      	beq.n	100047d4 <_dtoa_r+0x3d4>
10004768:	07eb      	lsls	r3, r5, #31
1000476a:	d504      	bpl.n	10004776 <_dtoa_r+0x376>
1000476c:	6822      	ldr	r2, [r4, #0]
1000476e:	6863      	ldr	r3, [r4, #4]
10004770:	3701      	adds	r7, #1
10004772:	f001 ff75 	bl	10006660 <__aeabi_dmul>
10004776:	106d      	asrs	r5, r5, #1
10004778:	3408      	adds	r4, #8
1000477a:	e7f3      	b.n	10004764 <_dtoa_r+0x364>
1000477c:	7ff00000 	.word	0x7ff00000
10004780:	0000270f 	.word	0x0000270f
10004784:	10007569 	.word	0x10007569
10004788:	10007560 	.word	0x10007560
1000478c:	1000755e 	.word	0x1000755e
10004790:	1000755f 	.word	0x1000755f
10004794:	3ff00000 	.word	0x3ff00000
10004798:	fffffc01 	.word	0xfffffc01
1000479c:	fffffbef 	.word	0xfffffbef
100047a0:	00000412 	.word	0x00000412
100047a4:	fffffc0e 	.word	0xfffffc0e
100047a8:	fffffbee 	.word	0xfffffbee
100047ac:	fe100000 	.word	0xfe100000
100047b0:	3ff80000 	.word	0x3ff80000
100047b4:	636f4361 	.word	0x636f4361
100047b8:	3fd287a7 	.word	0x3fd287a7
100047bc:	8b60c8b3 	.word	0x8b60c8b3
100047c0:	3fc68a28 	.word	0x3fc68a28
100047c4:	509f79fb 	.word	0x509f79fb
100047c8:	3fd34413 	.word	0x3fd34413
100047cc:	10007578 	.word	0x10007578
100047d0:	10007640 	.word	0x10007640
100047d4:	9006      	str	r0, [sp, #24]
100047d6:	9107      	str	r1, [sp, #28]
100047d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
100047da:	2b00      	cmp	r3, #0
100047dc:	d01e      	beq.n	1000481c <_dtoa_r+0x41c>
100047de:	9c06      	ldr	r4, [sp, #24]
100047e0:	9d07      	ldr	r5, [sp, #28]
100047e2:	2200      	movs	r2, #0
100047e4:	1c20      	adds	r0, r4, #0
100047e6:	1c29      	adds	r1, r5, #0
100047e8:	4bce      	ldr	r3, [pc, #824]	; (10004b24 <_dtoa_r+0x724>)
100047ea:	f000 ffab 	bl	10005744 <__aeabi_dcmplt>
100047ee:	2800      	cmp	r0, #0
100047f0:	d014      	beq.n	1000481c <_dtoa_r+0x41c>
100047f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
100047f4:	2b00      	cmp	r3, #0
100047f6:	d011      	beq.n	1000481c <_dtoa_r+0x41c>
100047f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
100047fa:	2b00      	cmp	r3, #0
100047fc:	dc00      	bgt.n	10004800 <_dtoa_r+0x400>
100047fe:	e0e9      	b.n	100049d4 <_dtoa_r+0x5d4>
10004800:	9b03      	ldr	r3, [sp, #12]
10004802:	1c29      	adds	r1, r5, #0
10004804:	3b01      	subs	r3, #1
10004806:	9311      	str	r3, [sp, #68]	; 0x44
10004808:	1c20      	adds	r0, r4, #0
1000480a:	2200      	movs	r2, #0
1000480c:	4bc6      	ldr	r3, [pc, #792]	; (10004b28 <_dtoa_r+0x728>)
1000480e:	f001 ff27 	bl	10006660 <__aeabi_dmul>
10004812:	3701      	adds	r7, #1
10004814:	9006      	str	r0, [sp, #24]
10004816:	9107      	str	r1, [sp, #28]
10004818:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1000481a:	e002      	b.n	10004822 <_dtoa_r+0x422>
1000481c:	9b03      	ldr	r3, [sp, #12]
1000481e:	9d09      	ldr	r5, [sp, #36]	; 0x24
10004820:	9311      	str	r3, [sp, #68]	; 0x44
10004822:	1c38      	adds	r0, r7, #0
10004824:	9b06      	ldr	r3, [sp, #24]
10004826:	9c07      	ldr	r4, [sp, #28]
10004828:	9304      	str	r3, [sp, #16]
1000482a:	9405      	str	r4, [sp, #20]
1000482c:	f002 fd62 	bl	100072f4 <__aeabi_i2d>
10004830:	9a04      	ldr	r2, [sp, #16]
10004832:	9b05      	ldr	r3, [sp, #20]
10004834:	f001 ff14 	bl	10006660 <__aeabi_dmul>
10004838:	2200      	movs	r2, #0
1000483a:	4bbc      	ldr	r3, [pc, #752]	; (10004b2c <_dtoa_r+0x72c>)
1000483c:	f000 ffaa 	bl	10005794 <__aeabi_dadd>
10004840:	9006      	str	r0, [sp, #24]
10004842:	9107      	str	r1, [sp, #28]
10004844:	9e06      	ldr	r6, [sp, #24]
10004846:	9f07      	ldr	r7, [sp, #28]
10004848:	9b07      	ldr	r3, [sp, #28]
1000484a:	4ab9      	ldr	r2, [pc, #740]	; (10004b30 <_dtoa_r+0x730>)
1000484c:	189c      	adds	r4, r3, r2
1000484e:	2d00      	cmp	r5, #0
10004850:	d11c      	bne.n	1000488c <_dtoa_r+0x48c>
10004852:	9804      	ldr	r0, [sp, #16]
10004854:	9905      	ldr	r1, [sp, #20]
10004856:	2200      	movs	r2, #0
10004858:	4bb6      	ldr	r3, [pc, #728]	; (10004b34 <_dtoa_r+0x734>)
1000485a:	f002 f99b 	bl	10006b94 <__aeabi_dsub>
1000485e:	1c32      	adds	r2, r6, #0
10004860:	1c23      	adds	r3, r4, #0
10004862:	9004      	str	r0, [sp, #16]
10004864:	9105      	str	r1, [sp, #20]
10004866:	f000 ff81 	bl	1000576c <__aeabi_dcmpgt>
1000486a:	2800      	cmp	r0, #0
1000486c:	d000      	beq.n	10004870 <_dtoa_r+0x470>
1000486e:	e263      	b.n	10004d38 <_dtoa_r+0x938>
10004870:	9804      	ldr	r0, [sp, #16]
10004872:	9905      	ldr	r1, [sp, #20]
10004874:	1c32      	adds	r2, r6, #0
10004876:	4eb0      	ldr	r6, [pc, #704]	; (10004b38 <_dtoa_r+0x738>)
10004878:	9c07      	ldr	r4, [sp, #28]
1000487a:	46b4      	mov	ip, r6
1000487c:	4464      	add	r4, ip
1000487e:	1c23      	adds	r3, r4, #0
10004880:	f000 ff60 	bl	10005744 <__aeabi_dcmplt>
10004884:	2800      	cmp	r0, #0
10004886:	d000      	beq.n	1000488a <_dtoa_r+0x48a>
10004888:	e24c      	b.n	10004d24 <_dtoa_r+0x924>
1000488a:	e0a3      	b.n	100049d4 <_dtoa_r+0x5d4>
1000488c:	4aab      	ldr	r2, [pc, #684]	; (10004b3c <_dtoa_r+0x73c>)
1000488e:	1e6b      	subs	r3, r5, #1
10004890:	9910      	ldr	r1, [sp, #64]	; 0x40
10004892:	00db      	lsls	r3, r3, #3
10004894:	18d3      	adds	r3, r2, r3
10004896:	2900      	cmp	r1, #0
10004898:	d04e      	beq.n	10004938 <_dtoa_r+0x538>
1000489a:	681a      	ldr	r2, [r3, #0]
1000489c:	685b      	ldr	r3, [r3, #4]
1000489e:	2000      	movs	r0, #0
100048a0:	49a7      	ldr	r1, [pc, #668]	; (10004b40 <_dtoa_r+0x740>)
100048a2:	f001 fa9f 	bl	10005de4 <__aeabi_ddiv>
100048a6:	1c32      	adds	r2, r6, #0
100048a8:	1c23      	adds	r3, r4, #0
100048aa:	f002 f973 	bl	10006b94 <__aeabi_dsub>
100048ae:	9e04      	ldr	r6, [sp, #16]
100048b0:	9f05      	ldr	r7, [sp, #20]
100048b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
100048b4:	9006      	str	r0, [sp, #24]
100048b6:	9107      	str	r1, [sp, #28]
100048b8:	9304      	str	r3, [sp, #16]
100048ba:	1c39      	adds	r1, r7, #0
100048bc:	1c30      	adds	r0, r6, #0
100048be:	f002 fce3 	bl	10007288 <__aeabi_d2iz>
100048c2:	1c04      	adds	r4, r0, #0
100048c4:	f002 fd16 	bl	100072f4 <__aeabi_i2d>
100048c8:	1c02      	adds	r2, r0, #0
100048ca:	1c0b      	adds	r3, r1, #0
100048cc:	1c30      	adds	r0, r6, #0
100048ce:	1c39      	adds	r1, r7, #0
100048d0:	f002 f960 	bl	10006b94 <__aeabi_dsub>
100048d4:	9b04      	ldr	r3, [sp, #16]
100048d6:	3430      	adds	r4, #48	; 0x30
100048d8:	3301      	adds	r3, #1
100048da:	9304      	str	r3, [sp, #16]
100048dc:	3b01      	subs	r3, #1
100048de:	701c      	strb	r4, [r3, #0]
100048e0:	9a06      	ldr	r2, [sp, #24]
100048e2:	9b07      	ldr	r3, [sp, #28]
100048e4:	1c06      	adds	r6, r0, #0
100048e6:	1c0f      	adds	r7, r1, #0
100048e8:	f000 ff2c 	bl	10005744 <__aeabi_dcmplt>
100048ec:	2800      	cmp	r0, #0
100048ee:	d000      	beq.n	100048f2 <_dtoa_r+0x4f2>
100048f0:	e361      	b.n	10004fb6 <_dtoa_r+0xbb6>
100048f2:	1c32      	adds	r2, r6, #0
100048f4:	1c3b      	adds	r3, r7, #0
100048f6:	2000      	movs	r0, #0
100048f8:	498a      	ldr	r1, [pc, #552]	; (10004b24 <_dtoa_r+0x724>)
100048fa:	f002 f94b 	bl	10006b94 <__aeabi_dsub>
100048fe:	9a06      	ldr	r2, [sp, #24]
10004900:	9b07      	ldr	r3, [sp, #28]
10004902:	f000 ff1f 	bl	10005744 <__aeabi_dcmplt>
10004906:	2800      	cmp	r0, #0
10004908:	d000      	beq.n	1000490c <_dtoa_r+0x50c>
1000490a:	e0cd      	b.n	10004aa8 <_dtoa_r+0x6a8>
1000490c:	9b04      	ldr	r3, [sp, #16]
1000490e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10004910:	1a9b      	subs	r3, r3, r2
10004912:	42ab      	cmp	r3, r5
10004914:	da5e      	bge.n	100049d4 <_dtoa_r+0x5d4>
10004916:	9806      	ldr	r0, [sp, #24]
10004918:	9907      	ldr	r1, [sp, #28]
1000491a:	2200      	movs	r2, #0
1000491c:	4b82      	ldr	r3, [pc, #520]	; (10004b28 <_dtoa_r+0x728>)
1000491e:	f001 fe9f 	bl	10006660 <__aeabi_dmul>
10004922:	2200      	movs	r2, #0
10004924:	9006      	str	r0, [sp, #24]
10004926:	9107      	str	r1, [sp, #28]
10004928:	4b7f      	ldr	r3, [pc, #508]	; (10004b28 <_dtoa_r+0x728>)
1000492a:	1c30      	adds	r0, r6, #0
1000492c:	1c39      	adds	r1, r7, #0
1000492e:	f001 fe97 	bl	10006660 <__aeabi_dmul>
10004932:	1c06      	adds	r6, r0, #0
10004934:	1c0f      	adds	r7, r1, #0
10004936:	e7c0      	b.n	100048ba <_dtoa_r+0x4ba>
10004938:	6818      	ldr	r0, [r3, #0]
1000493a:	6859      	ldr	r1, [r3, #4]
1000493c:	1c32      	adds	r2, r6, #0
1000493e:	1c23      	adds	r3, r4, #0
10004940:	f001 fe8e 	bl	10006660 <__aeabi_dmul>
10004944:	9e04      	ldr	r6, [sp, #16]
10004946:	9f05      	ldr	r7, [sp, #20]
10004948:	9c0c      	ldr	r4, [sp, #48]	; 0x30
1000494a:	9006      	str	r0, [sp, #24]
1000494c:	9107      	str	r1, [sp, #28]
1000494e:	1963      	adds	r3, r4, r5
10004950:	9304      	str	r3, [sp, #16]
10004952:	1c39      	adds	r1, r7, #0
10004954:	1c30      	adds	r0, r6, #0
10004956:	f002 fc97 	bl	10007288 <__aeabi_d2iz>
1000495a:	1c05      	adds	r5, r0, #0
1000495c:	f002 fcca 	bl	100072f4 <__aeabi_i2d>
10004960:	1c0b      	adds	r3, r1, #0
10004962:	1c02      	adds	r2, r0, #0
10004964:	1c39      	adds	r1, r7, #0
10004966:	1c30      	adds	r0, r6, #0
10004968:	f002 f914 	bl	10006b94 <__aeabi_dsub>
1000496c:	3530      	adds	r5, #48	; 0x30
1000496e:	9b04      	ldr	r3, [sp, #16]
10004970:	7025      	strb	r5, [r4, #0]
10004972:	3401      	adds	r4, #1
10004974:	1c06      	adds	r6, r0, #0
10004976:	1c0f      	adds	r7, r1, #0
10004978:	42a3      	cmp	r3, r4
1000497a:	d124      	bne.n	100049c6 <_dtoa_r+0x5c6>
1000497c:	2200      	movs	r2, #0
1000497e:	9806      	ldr	r0, [sp, #24]
10004980:	9907      	ldr	r1, [sp, #28]
10004982:	4b6f      	ldr	r3, [pc, #444]	; (10004b40 <_dtoa_r+0x740>)
10004984:	f000 ff06 	bl	10005794 <__aeabi_dadd>
10004988:	1c02      	adds	r2, r0, #0
1000498a:	1c0b      	adds	r3, r1, #0
1000498c:	1c30      	adds	r0, r6, #0
1000498e:	1c39      	adds	r1, r7, #0
10004990:	f000 feec 	bl	1000576c <__aeabi_dcmpgt>
10004994:	2800      	cmp	r0, #0
10004996:	d000      	beq.n	1000499a <_dtoa_r+0x59a>
10004998:	e086      	b.n	10004aa8 <_dtoa_r+0x6a8>
1000499a:	9a06      	ldr	r2, [sp, #24]
1000499c:	9b07      	ldr	r3, [sp, #28]
1000499e:	2000      	movs	r0, #0
100049a0:	4967      	ldr	r1, [pc, #412]	; (10004b40 <_dtoa_r+0x740>)
100049a2:	f002 f8f7 	bl	10006b94 <__aeabi_dsub>
100049a6:	1c02      	adds	r2, r0, #0
100049a8:	1c0b      	adds	r3, r1, #0
100049aa:	1c30      	adds	r0, r6, #0
100049ac:	1c39      	adds	r1, r7, #0
100049ae:	f000 fec9 	bl	10005744 <__aeabi_dcmplt>
100049b2:	2800      	cmp	r0, #0
100049b4:	d00e      	beq.n	100049d4 <_dtoa_r+0x5d4>
100049b6:	9b04      	ldr	r3, [sp, #16]
100049b8:	3b01      	subs	r3, #1
100049ba:	781a      	ldrb	r2, [r3, #0]
100049bc:	2a30      	cmp	r2, #48	; 0x30
100049be:	d000      	beq.n	100049c2 <_dtoa_r+0x5c2>
100049c0:	e2f9      	b.n	10004fb6 <_dtoa_r+0xbb6>
100049c2:	9304      	str	r3, [sp, #16]
100049c4:	e7f7      	b.n	100049b6 <_dtoa_r+0x5b6>
100049c6:	2200      	movs	r2, #0
100049c8:	4b57      	ldr	r3, [pc, #348]	; (10004b28 <_dtoa_r+0x728>)
100049ca:	f001 fe49 	bl	10006660 <__aeabi_dmul>
100049ce:	1c06      	adds	r6, r0, #0
100049d0:	1c0f      	adds	r7, r1, #0
100049d2:	e7be      	b.n	10004952 <_dtoa_r+0x552>
100049d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
100049d6:	9c15      	ldr	r4, [sp, #84]	; 0x54
100049d8:	9306      	str	r3, [sp, #24]
100049da:	9407      	str	r4, [sp, #28]
100049dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
100049de:	2b00      	cmp	r3, #0
100049e0:	da00      	bge.n	100049e4 <_dtoa_r+0x5e4>
100049e2:	e086      	b.n	10004af2 <_dtoa_r+0x6f2>
100049e4:	9a03      	ldr	r2, [sp, #12]
100049e6:	2a0e      	cmp	r2, #14
100049e8:	dd00      	ble.n	100049ec <_dtoa_r+0x5ec>
100049ea:	e082      	b.n	10004af2 <_dtoa_r+0x6f2>
100049ec:	00d3      	lsls	r3, r2, #3
100049ee:	4a53      	ldr	r2, [pc, #332]	; (10004b3c <_dtoa_r+0x73c>)
100049f0:	18d3      	adds	r3, r2, r3
100049f2:	681e      	ldr	r6, [r3, #0]
100049f4:	685f      	ldr	r7, [r3, #4]
100049f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
100049f8:	2b00      	cmp	r3, #0
100049fa:	da14      	bge.n	10004a26 <_dtoa_r+0x626>
100049fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
100049fe:	2b00      	cmp	r3, #0
10004a00:	dc11      	bgt.n	10004a26 <_dtoa_r+0x626>
10004a02:	d000      	beq.n	10004a06 <_dtoa_r+0x606>
10004a04:	e190      	b.n	10004d28 <_dtoa_r+0x928>
10004a06:	1c30      	adds	r0, r6, #0
10004a08:	1c39      	adds	r1, r7, #0
10004a0a:	2200      	movs	r2, #0
10004a0c:	4b49      	ldr	r3, [pc, #292]	; (10004b34 <_dtoa_r+0x734>)
10004a0e:	f001 fe27 	bl	10006660 <__aeabi_dmul>
10004a12:	9a06      	ldr	r2, [sp, #24]
10004a14:	9b07      	ldr	r3, [sp, #28]
10004a16:	f000 feb3 	bl	10005780 <__aeabi_dcmpge>
10004a1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
10004a1c:	1c3e      	adds	r6, r7, #0
10004a1e:	2800      	cmp	r0, #0
10004a20:	d000      	beq.n	10004a24 <_dtoa_r+0x624>
10004a22:	e183      	b.n	10004d2c <_dtoa_r+0x92c>
10004a24:	e18c      	b.n	10004d40 <_dtoa_r+0x940>
10004a26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10004a28:	9c06      	ldr	r4, [sp, #24]
10004a2a:	9d07      	ldr	r5, [sp, #28]
10004a2c:	9304      	str	r3, [sp, #16]
10004a2e:	1c32      	adds	r2, r6, #0
10004a30:	1c3b      	adds	r3, r7, #0
10004a32:	1c20      	adds	r0, r4, #0
10004a34:	1c29      	adds	r1, r5, #0
10004a36:	f001 f9d5 	bl	10005de4 <__aeabi_ddiv>
10004a3a:	f002 fc25 	bl	10007288 <__aeabi_d2iz>
10004a3e:	9006      	str	r0, [sp, #24]
10004a40:	f002 fc58 	bl	100072f4 <__aeabi_i2d>
10004a44:	1c32      	adds	r2, r6, #0
10004a46:	1c3b      	adds	r3, r7, #0
10004a48:	f001 fe0a 	bl	10006660 <__aeabi_dmul>
10004a4c:	1c02      	adds	r2, r0, #0
10004a4e:	1c0b      	adds	r3, r1, #0
10004a50:	1c20      	adds	r0, r4, #0
10004a52:	1c29      	adds	r1, r5, #0
10004a54:	f002 f89e 	bl	10006b94 <__aeabi_dsub>
10004a58:	1c0b      	adds	r3, r1, #0
10004a5a:	9904      	ldr	r1, [sp, #16]
10004a5c:	1c02      	adds	r2, r0, #0
10004a5e:	9806      	ldr	r0, [sp, #24]
10004a60:	3101      	adds	r1, #1
10004a62:	9104      	str	r1, [sp, #16]
10004a64:	3030      	adds	r0, #48	; 0x30
10004a66:	3901      	subs	r1, #1
10004a68:	7008      	strb	r0, [r1, #0]
10004a6a:	980c      	ldr	r0, [sp, #48]	; 0x30
10004a6c:	9904      	ldr	r1, [sp, #16]
10004a6e:	1a09      	subs	r1, r1, r0
10004a70:	9809      	ldr	r0, [sp, #36]	; 0x24
10004a72:	4281      	cmp	r1, r0
10004a74:	d12e      	bne.n	10004ad4 <_dtoa_r+0x6d4>
10004a76:	1c10      	adds	r0, r2, #0
10004a78:	1c19      	adds	r1, r3, #0
10004a7a:	f000 fe8b 	bl	10005794 <__aeabi_dadd>
10004a7e:	1c32      	adds	r2, r6, #0
10004a80:	1c3b      	adds	r3, r7, #0
10004a82:	1c04      	adds	r4, r0, #0
10004a84:	1c0d      	adds	r5, r1, #0
10004a86:	f000 fe71 	bl	1000576c <__aeabi_dcmpgt>
10004a8a:	2800      	cmp	r0, #0
10004a8c:	d110      	bne.n	10004ab0 <_dtoa_r+0x6b0>
10004a8e:	1c20      	adds	r0, r4, #0
10004a90:	1c29      	adds	r1, r5, #0
10004a92:	1c32      	adds	r2, r6, #0
10004a94:	1c3b      	adds	r3, r7, #0
10004a96:	f000 fe4f 	bl	10005738 <__aeabi_dcmpeq>
10004a9a:	2800      	cmp	r0, #0
10004a9c:	d100      	bne.n	10004aa0 <_dtoa_r+0x6a0>
10004a9e:	e28c      	b.n	10004fba <_dtoa_r+0xbba>
10004aa0:	9b06      	ldr	r3, [sp, #24]
10004aa2:	07db      	lsls	r3, r3, #31
10004aa4:	d404      	bmi.n	10004ab0 <_dtoa_r+0x6b0>
10004aa6:	e288      	b.n	10004fba <_dtoa_r+0xbba>
10004aa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
10004aaa:	9303      	str	r3, [sp, #12]
10004aac:	e000      	b.n	10004ab0 <_dtoa_r+0x6b0>
10004aae:	9304      	str	r3, [sp, #16]
10004ab0:	9b04      	ldr	r3, [sp, #16]
10004ab2:	3b01      	subs	r3, #1
10004ab4:	781a      	ldrb	r2, [r3, #0]
10004ab6:	2a39      	cmp	r2, #57	; 0x39
10004ab8:	d108      	bne.n	10004acc <_dtoa_r+0x6cc>
10004aba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10004abc:	4293      	cmp	r3, r2
10004abe:	d1f6      	bne.n	10004aae <_dtoa_r+0x6ae>
10004ac0:	9b03      	ldr	r3, [sp, #12]
10004ac2:	3301      	adds	r3, #1
10004ac4:	9303      	str	r3, [sp, #12]
10004ac6:	2330      	movs	r3, #48	; 0x30
10004ac8:	7013      	strb	r3, [r2, #0]
10004aca:	1c13      	adds	r3, r2, #0
10004acc:	781a      	ldrb	r2, [r3, #0]
10004ace:	3201      	adds	r2, #1
10004ad0:	701a      	strb	r2, [r3, #0]
10004ad2:	e272      	b.n	10004fba <_dtoa_r+0xbba>
10004ad4:	1c10      	adds	r0, r2, #0
10004ad6:	1c19      	adds	r1, r3, #0
10004ad8:	2200      	movs	r2, #0
10004ada:	4b13      	ldr	r3, [pc, #76]	; (10004b28 <_dtoa_r+0x728>)
10004adc:	f001 fdc0 	bl	10006660 <__aeabi_dmul>
10004ae0:	2200      	movs	r2, #0
10004ae2:	2300      	movs	r3, #0
10004ae4:	1c04      	adds	r4, r0, #0
10004ae6:	1c0d      	adds	r5, r1, #0
10004ae8:	f000 fe26 	bl	10005738 <__aeabi_dcmpeq>
10004aec:	2800      	cmp	r0, #0
10004aee:	d09e      	beq.n	10004a2e <_dtoa_r+0x62e>
10004af0:	e263      	b.n	10004fba <_dtoa_r+0xbba>
10004af2:	9a10      	ldr	r2, [sp, #64]	; 0x40
10004af4:	2a00      	cmp	r2, #0
10004af6:	d044      	beq.n	10004b82 <_dtoa_r+0x782>
10004af8:	9a20      	ldr	r2, [sp, #128]	; 0x80
10004afa:	2a01      	cmp	r2, #1
10004afc:	dc0b      	bgt.n	10004b16 <_dtoa_r+0x716>
10004afe:	9a16      	ldr	r2, [sp, #88]	; 0x58
10004b00:	2a00      	cmp	r2, #0
10004b02:	d002      	beq.n	10004b0a <_dtoa_r+0x70a>
10004b04:	4a0f      	ldr	r2, [pc, #60]	; (10004b44 <_dtoa_r+0x744>)
10004b06:	189b      	adds	r3, r3, r2
10004b08:	e002      	b.n	10004b10 <_dtoa_r+0x710>
10004b0a:	2336      	movs	r3, #54	; 0x36
10004b0c:	9a18      	ldr	r2, [sp, #96]	; 0x60
10004b0e:	1a9b      	subs	r3, r3, r2
10004b10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
10004b12:	9c0d      	ldr	r4, [sp, #52]	; 0x34
10004b14:	e029      	b.n	10004b6a <_dtoa_r+0x76a>
10004b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004b18:	1e5d      	subs	r5, r3, #1
10004b1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10004b1c:	42ab      	cmp	r3, r5
10004b1e:	db13      	blt.n	10004b48 <_dtoa_r+0x748>
10004b20:	1b5d      	subs	r5, r3, r5
10004b22:	e018      	b.n	10004b56 <_dtoa_r+0x756>
10004b24:	3ff00000 	.word	0x3ff00000
10004b28:	40240000 	.word	0x40240000
10004b2c:	401c0000 	.word	0x401c0000
10004b30:	fcc00000 	.word	0xfcc00000
10004b34:	40140000 	.word	0x40140000
10004b38:	7cc00000 	.word	0x7cc00000
10004b3c:	10007578 	.word	0x10007578
10004b40:	3fe00000 	.word	0x3fe00000
10004b44:	00000433 	.word	0x00000433
10004b48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10004b4a:	950f      	str	r5, [sp, #60]	; 0x3c
10004b4c:	1aea      	subs	r2, r5, r3
10004b4e:	2500      	movs	r5, #0
10004b50:	9b12      	ldr	r3, [sp, #72]	; 0x48
10004b52:	189b      	adds	r3, r3, r2
10004b54:	9312      	str	r3, [sp, #72]	; 0x48
10004b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004b58:	2b00      	cmp	r3, #0
10004b5a:	da04      	bge.n	10004b66 <_dtoa_r+0x766>
10004b5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004b5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
10004b60:	1a9c      	subs	r4, r3, r2
10004b62:	2300      	movs	r3, #0
10004b64:	e001      	b.n	10004b6a <_dtoa_r+0x76a>
10004b66:	9c0d      	ldr	r4, [sp, #52]	; 0x34
10004b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004b6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
10004b6c:	9808      	ldr	r0, [sp, #32]
10004b6e:	18d2      	adds	r2, r2, r3
10004b70:	920d      	str	r2, [sp, #52]	; 0x34
10004b72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
10004b74:	2101      	movs	r1, #1
10004b76:	18d3      	adds	r3, r2, r3
10004b78:	930e      	str	r3, [sp, #56]	; 0x38
10004b7a:	f000 fb2f 	bl	100051dc <__i2b>
10004b7e:	1c06      	adds	r6, r0, #0
10004b80:	e002      	b.n	10004b88 <_dtoa_r+0x788>
10004b82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
10004b84:	9c0d      	ldr	r4, [sp, #52]	; 0x34
10004b86:	9e10      	ldr	r6, [sp, #64]	; 0x40
10004b88:	2c00      	cmp	r4, #0
10004b8a:	d00c      	beq.n	10004ba6 <_dtoa_r+0x7a6>
10004b8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004b8e:	2b00      	cmp	r3, #0
10004b90:	dd09      	ble.n	10004ba6 <_dtoa_r+0x7a6>
10004b92:	42a3      	cmp	r3, r4
10004b94:	dd00      	ble.n	10004b98 <_dtoa_r+0x798>
10004b96:	1c23      	adds	r3, r4, #0
10004b98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
10004b9a:	1ae4      	subs	r4, r4, r3
10004b9c:	1ad2      	subs	r2, r2, r3
10004b9e:	920d      	str	r2, [sp, #52]	; 0x34
10004ba0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
10004ba2:	1ad3      	subs	r3, r2, r3
10004ba4:	930e      	str	r3, [sp, #56]	; 0x38
10004ba6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10004ba8:	2b00      	cmp	r3, #0
10004baa:	dd21      	ble.n	10004bf0 <_dtoa_r+0x7f0>
10004bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
10004bae:	2b00      	cmp	r3, #0
10004bb0:	d018      	beq.n	10004be4 <_dtoa_r+0x7e4>
10004bb2:	2d00      	cmp	r5, #0
10004bb4:	dd10      	ble.n	10004bd8 <_dtoa_r+0x7d8>
10004bb6:	1c31      	adds	r1, r6, #0
10004bb8:	1c2a      	adds	r2, r5, #0
10004bba:	9808      	ldr	r0, [sp, #32]
10004bbc:	f000 fba4 	bl	10005308 <__pow5mult>
10004bc0:	1c06      	adds	r6, r0, #0
10004bc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10004bc4:	1c31      	adds	r1, r6, #0
10004bc6:	9808      	ldr	r0, [sp, #32]
10004bc8:	f000 fb11 	bl	100051ee <__multiply>
10004bcc:	1c07      	adds	r7, r0, #0
10004bce:	990a      	ldr	r1, [sp, #40]	; 0x28
10004bd0:	9808      	ldr	r0, [sp, #32]
10004bd2:	f000 fa64 	bl	1000509e <_Bfree>
10004bd6:	970a      	str	r7, [sp, #40]	; 0x28
10004bd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10004bda:	1b5a      	subs	r2, r3, r5
10004bdc:	d008      	beq.n	10004bf0 <_dtoa_r+0x7f0>
10004bde:	9808      	ldr	r0, [sp, #32]
10004be0:	990a      	ldr	r1, [sp, #40]	; 0x28
10004be2:	e002      	b.n	10004bea <_dtoa_r+0x7ea>
10004be4:	9808      	ldr	r0, [sp, #32]
10004be6:	990a      	ldr	r1, [sp, #40]	; 0x28
10004be8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
10004bea:	f000 fb8d 	bl	10005308 <__pow5mult>
10004bee:	900a      	str	r0, [sp, #40]	; 0x28
10004bf0:	9808      	ldr	r0, [sp, #32]
10004bf2:	2101      	movs	r1, #1
10004bf4:	f000 faf2 	bl	100051dc <__i2b>
10004bf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
10004bfa:	1c07      	adds	r7, r0, #0
10004bfc:	2b00      	cmp	r3, #0
10004bfe:	dd0a      	ble.n	10004c16 <_dtoa_r+0x816>
10004c00:	1c39      	adds	r1, r7, #0
10004c02:	1c1a      	adds	r2, r3, #0
10004c04:	9808      	ldr	r0, [sp, #32]
10004c06:	f000 fb7f 	bl	10005308 <__pow5mult>
10004c0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
10004c0c:	1c07      	adds	r7, r0, #0
10004c0e:	2500      	movs	r5, #0
10004c10:	2b01      	cmp	r3, #1
10004c12:	dc1b      	bgt.n	10004c4c <_dtoa_r+0x84c>
10004c14:	e003      	b.n	10004c1e <_dtoa_r+0x81e>
10004c16:	9b20      	ldr	r3, [sp, #128]	; 0x80
10004c18:	2500      	movs	r5, #0
10004c1a:	2b01      	cmp	r3, #1
10004c1c:	dc12      	bgt.n	10004c44 <_dtoa_r+0x844>
10004c1e:	2500      	movs	r5, #0
10004c20:	9b06      	ldr	r3, [sp, #24]
10004c22:	42ab      	cmp	r3, r5
10004c24:	d10e      	bne.n	10004c44 <_dtoa_r+0x844>
10004c26:	9b07      	ldr	r3, [sp, #28]
10004c28:	031b      	lsls	r3, r3, #12
10004c2a:	42ab      	cmp	r3, r5
10004c2c:	d10a      	bne.n	10004c44 <_dtoa_r+0x844>
10004c2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
10004c30:	9a07      	ldr	r2, [sp, #28]
10004c32:	4213      	tst	r3, r2
10004c34:	d006      	beq.n	10004c44 <_dtoa_r+0x844>
10004c36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004c38:	3501      	adds	r5, #1
10004c3a:	3301      	adds	r3, #1
10004c3c:	930d      	str	r3, [sp, #52]	; 0x34
10004c3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004c40:	3301      	adds	r3, #1
10004c42:	930e      	str	r3, [sp, #56]	; 0x38
10004c44:	9b12      	ldr	r3, [sp, #72]	; 0x48
10004c46:	2001      	movs	r0, #1
10004c48:	2b00      	cmp	r3, #0
10004c4a:	d008      	beq.n	10004c5e <_dtoa_r+0x85e>
10004c4c:	693b      	ldr	r3, [r7, #16]
10004c4e:	3303      	adds	r3, #3
10004c50:	009b      	lsls	r3, r3, #2
10004c52:	18fb      	adds	r3, r7, r3
10004c54:	6858      	ldr	r0, [r3, #4]
10004c56:	f000 fa77 	bl	10005148 <__hi0bits>
10004c5a:	2320      	movs	r3, #32
10004c5c:	1a18      	subs	r0, r3, r0
10004c5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004c60:	18c0      	adds	r0, r0, r3
10004c62:	231f      	movs	r3, #31
10004c64:	4018      	ands	r0, r3
10004c66:	d009      	beq.n	10004c7c <_dtoa_r+0x87c>
10004c68:	3301      	adds	r3, #1
10004c6a:	1a1b      	subs	r3, r3, r0
10004c6c:	2b04      	cmp	r3, #4
10004c6e:	dd02      	ble.n	10004c76 <_dtoa_r+0x876>
10004c70:	231c      	movs	r3, #28
10004c72:	1a18      	subs	r0, r3, r0
10004c74:	e003      	b.n	10004c7e <_dtoa_r+0x87e>
10004c76:	2b04      	cmp	r3, #4
10004c78:	d008      	beq.n	10004c8c <_dtoa_r+0x88c>
10004c7a:	1c18      	adds	r0, r3, #0
10004c7c:	301c      	adds	r0, #28
10004c7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004c80:	1824      	adds	r4, r4, r0
10004c82:	181b      	adds	r3, r3, r0
10004c84:	930d      	str	r3, [sp, #52]	; 0x34
10004c86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004c88:	181b      	adds	r3, r3, r0
10004c8a:	930e      	str	r3, [sp, #56]	; 0x38
10004c8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004c8e:	2b00      	cmp	r3, #0
10004c90:	dd05      	ble.n	10004c9e <_dtoa_r+0x89e>
10004c92:	9808      	ldr	r0, [sp, #32]
10004c94:	990a      	ldr	r1, [sp, #40]	; 0x28
10004c96:	1c1a      	adds	r2, r3, #0
10004c98:	f000 fb88 	bl	100053ac <__lshift>
10004c9c:	900a      	str	r0, [sp, #40]	; 0x28
10004c9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004ca0:	2b00      	cmp	r3, #0
10004ca2:	dd05      	ble.n	10004cb0 <_dtoa_r+0x8b0>
10004ca4:	1c39      	adds	r1, r7, #0
10004ca6:	9808      	ldr	r0, [sp, #32]
10004ca8:	1c1a      	adds	r2, r3, #0
10004caa:	f000 fb7f 	bl	100053ac <__lshift>
10004cae:	1c07      	adds	r7, r0, #0
10004cb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
10004cb2:	2b00      	cmp	r3, #0
10004cb4:	d01e      	beq.n	10004cf4 <_dtoa_r+0x8f4>
10004cb6:	980a      	ldr	r0, [sp, #40]	; 0x28
10004cb8:	1c39      	adds	r1, r7, #0
10004cba:	f000 fbc9 	bl	10005450 <__mcmp>
10004cbe:	2800      	cmp	r0, #0
10004cc0:	da18      	bge.n	10004cf4 <_dtoa_r+0x8f4>
10004cc2:	9b03      	ldr	r3, [sp, #12]
10004cc4:	9808      	ldr	r0, [sp, #32]
10004cc6:	3b01      	subs	r3, #1
10004cc8:	9303      	str	r3, [sp, #12]
10004cca:	990a      	ldr	r1, [sp, #40]	; 0x28
10004ccc:	2300      	movs	r3, #0
10004cce:	220a      	movs	r2, #10
10004cd0:	f000 f9fe 	bl	100050d0 <__multadd>
10004cd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
10004cd6:	900a      	str	r0, [sp, #40]	; 0x28
10004cd8:	2b00      	cmp	r3, #0
10004cda:	d100      	bne.n	10004cde <_dtoa_r+0x8de>
10004cdc:	e17f      	b.n	10004fde <_dtoa_r+0xbde>
10004cde:	1c31      	adds	r1, r6, #0
10004ce0:	2300      	movs	r3, #0
10004ce2:	9808      	ldr	r0, [sp, #32]
10004ce4:	220a      	movs	r2, #10
10004ce6:	f000 f9f3 	bl	100050d0 <__multadd>
10004cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10004cec:	1c06      	adds	r6, r0, #0
10004cee:	2b00      	cmp	r3, #0
10004cf0:	dc3c      	bgt.n	10004d6c <_dtoa_r+0x96c>
10004cf2:	e17d      	b.n	10004ff0 <_dtoa_r+0xbf0>
10004cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004cf6:	2b00      	cmp	r3, #0
10004cf8:	dc2e      	bgt.n	10004d58 <_dtoa_r+0x958>
10004cfa:	9b20      	ldr	r3, [sp, #128]	; 0x80
10004cfc:	2b02      	cmp	r3, #2
10004cfe:	dd2b      	ble.n	10004d58 <_dtoa_r+0x958>
10004d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004d02:	930b      	str	r3, [sp, #44]	; 0x2c
10004d04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10004d06:	2b00      	cmp	r3, #0
10004d08:	d110      	bne.n	10004d2c <_dtoa_r+0x92c>
10004d0a:	1c39      	adds	r1, r7, #0
10004d0c:	9808      	ldr	r0, [sp, #32]
10004d0e:	2205      	movs	r2, #5
10004d10:	f000 f9de 	bl	100050d0 <__multadd>
10004d14:	1c07      	adds	r7, r0, #0
10004d16:	980a      	ldr	r0, [sp, #40]	; 0x28
10004d18:	1c39      	adds	r1, r7, #0
10004d1a:	f000 fb99 	bl	10005450 <__mcmp>
10004d1e:	2800      	cmp	r0, #0
10004d20:	dc0e      	bgt.n	10004d40 <_dtoa_r+0x940>
10004d22:	e003      	b.n	10004d2c <_dtoa_r+0x92c>
10004d24:	1c2f      	adds	r7, r5, #0
10004d26:	e000      	b.n	10004d2a <_dtoa_r+0x92a>
10004d28:	2700      	movs	r7, #0
10004d2a:	1c3e      	adds	r6, r7, #0
10004d2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
10004d2e:	43db      	mvns	r3, r3
10004d30:	9303      	str	r3, [sp, #12]
10004d32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10004d34:	9304      	str	r3, [sp, #16]
10004d36:	e00c      	b.n	10004d52 <_dtoa_r+0x952>
10004d38:	1c2f      	adds	r7, r5, #0
10004d3a:	1c2e      	adds	r6, r5, #0
10004d3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
10004d3e:	9303      	str	r3, [sp, #12]
10004d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10004d42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10004d44:	3301      	adds	r3, #1
10004d46:	9304      	str	r3, [sp, #16]
10004d48:	2331      	movs	r3, #49	; 0x31
10004d4a:	7013      	strb	r3, [r2, #0]
10004d4c:	9b03      	ldr	r3, [sp, #12]
10004d4e:	3301      	adds	r3, #1
10004d50:	9303      	str	r3, [sp, #12]
10004d52:	9609      	str	r6, [sp, #36]	; 0x24
10004d54:	2600      	movs	r6, #0
10004d56:	e11a      	b.n	10004f8e <_dtoa_r+0xb8e>
10004d58:	9b10      	ldr	r3, [sp, #64]	; 0x40
10004d5a:	2b00      	cmp	r3, #0
10004d5c:	d104      	bne.n	10004d68 <_dtoa_r+0x968>
10004d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004d60:	930b      	str	r3, [sp, #44]	; 0x2c
10004d62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
10004d64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
10004d66:	e0d0      	b.n	10004f0a <_dtoa_r+0xb0a>
10004d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004d6a:	930b      	str	r3, [sp, #44]	; 0x2c
10004d6c:	2c00      	cmp	r4, #0
10004d6e:	dd05      	ble.n	10004d7c <_dtoa_r+0x97c>
10004d70:	1c31      	adds	r1, r6, #0
10004d72:	9808      	ldr	r0, [sp, #32]
10004d74:	1c22      	adds	r2, r4, #0
10004d76:	f000 fb19 	bl	100053ac <__lshift>
10004d7a:	1c06      	adds	r6, r0, #0
10004d7c:	9609      	str	r6, [sp, #36]	; 0x24
10004d7e:	2d00      	cmp	r5, #0
10004d80:	d012      	beq.n	10004da8 <_dtoa_r+0x9a8>
10004d82:	6871      	ldr	r1, [r6, #4]
10004d84:	9808      	ldr	r0, [sp, #32]
10004d86:	f000 f952 	bl	1000502e <_Balloc>
10004d8a:	1c31      	adds	r1, r6, #0
10004d8c:	1c04      	adds	r4, r0, #0
10004d8e:	6933      	ldr	r3, [r6, #16]
10004d90:	310c      	adds	r1, #12
10004d92:	1c9a      	adds	r2, r3, #2
10004d94:	0092      	lsls	r2, r2, #2
10004d96:	300c      	adds	r0, #12
10004d98:	f000 f940 	bl	1000501c <memcpy>
10004d9c:	9808      	ldr	r0, [sp, #32]
10004d9e:	1c21      	adds	r1, r4, #0
10004da0:	2201      	movs	r2, #1
10004da2:	f000 fb03 	bl	100053ac <__lshift>
10004da6:	9009      	str	r0, [sp, #36]	; 0x24
10004da8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10004daa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10004dac:	930e      	str	r3, [sp, #56]	; 0x38
10004dae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10004db0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
10004db2:	3b01      	subs	r3, #1
10004db4:	18d3      	adds	r3, r2, r3
10004db6:	9310      	str	r3, [sp, #64]	; 0x40
10004db8:	1c39      	adds	r1, r7, #0
10004dba:	1c20      	adds	r0, r4, #0
10004dbc:	f7ff fa99 	bl	100042f2 <quorem>
10004dc0:	1c03      	adds	r3, r0, #0
10004dc2:	900f      	str	r0, [sp, #60]	; 0x3c
10004dc4:	3330      	adds	r3, #48	; 0x30
10004dc6:	1c31      	adds	r1, r6, #0
10004dc8:	1c20      	adds	r0, r4, #0
10004dca:	930d      	str	r3, [sp, #52]	; 0x34
10004dcc:	f000 fb40 	bl	10005450 <__mcmp>
10004dd0:	1c39      	adds	r1, r7, #0
10004dd2:	900b      	str	r0, [sp, #44]	; 0x2c
10004dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
10004dd6:	9808      	ldr	r0, [sp, #32]
10004dd8:	f000 fb55 	bl	10005486 <__mdiff>
10004ddc:	2301      	movs	r3, #1
10004dde:	9304      	str	r3, [sp, #16]
10004de0:	68c3      	ldr	r3, [r0, #12]
10004de2:	1c05      	adds	r5, r0, #0
10004de4:	2b00      	cmp	r3, #0
10004de6:	d104      	bne.n	10004df2 <_dtoa_r+0x9f2>
10004de8:	1c20      	adds	r0, r4, #0
10004dea:	1c29      	adds	r1, r5, #0
10004dec:	f000 fb30 	bl	10005450 <__mcmp>
10004df0:	9004      	str	r0, [sp, #16]
10004df2:	9808      	ldr	r0, [sp, #32]
10004df4:	1c29      	adds	r1, r5, #0
10004df6:	f000 f952 	bl	1000509e <_Bfree>
10004dfa:	9b04      	ldr	r3, [sp, #16]
10004dfc:	9a20      	ldr	r2, [sp, #128]	; 0x80
10004dfe:	4313      	orrs	r3, r2
10004e00:	d110      	bne.n	10004e24 <_dtoa_r+0xa24>
10004e02:	9a06      	ldr	r2, [sp, #24]
10004e04:	3301      	adds	r3, #1
10004e06:	4213      	tst	r3, r2
10004e08:	d10c      	bne.n	10004e24 <_dtoa_r+0xa24>
10004e0a:	980d      	ldr	r0, [sp, #52]	; 0x34
10004e0c:	940a      	str	r4, [sp, #40]	; 0x28
10004e0e:	2839      	cmp	r0, #57	; 0x39
10004e10:	d03d      	beq.n	10004e8e <_dtoa_r+0xa8e>
10004e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10004e14:	2b00      	cmp	r3, #0
10004e16:	dd01      	ble.n	10004e1c <_dtoa_r+0xa1c>
10004e18:	980f      	ldr	r0, [sp, #60]	; 0x3c
10004e1a:	3031      	adds	r0, #49	; 0x31
10004e1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004e1e:	3301      	adds	r3, #1
10004e20:	9304      	str	r3, [sp, #16]
10004e22:	e03e      	b.n	10004ea2 <_dtoa_r+0xaa2>
10004e24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10004e26:	2b00      	cmp	r3, #0
10004e28:	da05      	bge.n	10004e36 <_dtoa_r+0xa36>
10004e2a:	9b04      	ldr	r3, [sp, #16]
10004e2c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
10004e2e:	940a      	str	r4, [sp, #40]	; 0x28
10004e30:	2b00      	cmp	r3, #0
10004e32:	dc09      	bgt.n	10004e48 <_dtoa_r+0xa48>
10004e34:	e01c      	b.n	10004e70 <_dtoa_r+0xa70>
10004e36:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
10004e38:	9b20      	ldr	r3, [sp, #128]	; 0x80
10004e3a:	431d      	orrs	r5, r3
10004e3c:	d11e      	bne.n	10004e7c <_dtoa_r+0xa7c>
10004e3e:	2301      	movs	r3, #1
10004e40:	9a06      	ldr	r2, [sp, #24]
10004e42:	4213      	tst	r3, r2
10004e44:	d11a      	bne.n	10004e7c <_dtoa_r+0xa7c>
10004e46:	e7f0      	b.n	10004e2a <_dtoa_r+0xa2a>
10004e48:	1c21      	adds	r1, r4, #0
10004e4a:	9808      	ldr	r0, [sp, #32]
10004e4c:	2201      	movs	r2, #1
10004e4e:	f000 faad 	bl	100053ac <__lshift>
10004e52:	1c39      	adds	r1, r7, #0
10004e54:	900a      	str	r0, [sp, #40]	; 0x28
10004e56:	f000 fafb 	bl	10005450 <__mcmp>
10004e5a:	2800      	cmp	r0, #0
10004e5c:	dc03      	bgt.n	10004e66 <_dtoa_r+0xa66>
10004e5e:	d107      	bne.n	10004e70 <_dtoa_r+0xa70>
10004e60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004e62:	07db      	lsls	r3, r3, #31
10004e64:	d504      	bpl.n	10004e70 <_dtoa_r+0xa70>
10004e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004e68:	2b39      	cmp	r3, #57	; 0x39
10004e6a:	d010      	beq.n	10004e8e <_dtoa_r+0xa8e>
10004e6c:	1c1d      	adds	r5, r3, #0
10004e6e:	3501      	adds	r5, #1
10004e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004e72:	3301      	adds	r3, #1
10004e74:	9304      	str	r3, [sp, #16]
10004e76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004e78:	701d      	strb	r5, [r3, #0]
10004e7a:	e088      	b.n	10004f8e <_dtoa_r+0xb8e>
10004e7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004e7e:	1c5d      	adds	r5, r3, #1
10004e80:	9b04      	ldr	r3, [sp, #16]
10004e82:	2b00      	cmp	r3, #0
10004e84:	dd10      	ble.n	10004ea8 <_dtoa_r+0xaa8>
10004e86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004e88:	940a      	str	r4, [sp, #40]	; 0x28
10004e8a:	2b39      	cmp	r3, #57	; 0x39
10004e8c:	d106      	bne.n	10004e9c <_dtoa_r+0xa9c>
10004e8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004e90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
10004e92:	3301      	adds	r3, #1
10004e94:	9304      	str	r3, [sp, #16]
10004e96:	2339      	movs	r3, #57	; 0x39
10004e98:	7013      	strb	r3, [r2, #0]
10004e9a:	e060      	b.n	10004f5e <_dtoa_r+0xb5e>
10004e9c:	980d      	ldr	r0, [sp, #52]	; 0x34
10004e9e:	9504      	str	r5, [sp, #16]
10004ea0:	3001      	adds	r0, #1
10004ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004ea4:	7018      	strb	r0, [r3, #0]
10004ea6:	e072      	b.n	10004f8e <_dtoa_r+0xb8e>
10004ea8:	466a      	mov	r2, sp
10004eaa:	2134      	movs	r1, #52	; 0x34
10004eac:	1852      	adds	r2, r2, r1
10004eae:	7812      	ldrb	r2, [r2, #0]
10004eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10004eb2:	9504      	str	r5, [sp, #16]
10004eb4:	701a      	strb	r2, [r3, #0]
10004eb6:	9a10      	ldr	r2, [sp, #64]	; 0x40
10004eb8:	4293      	cmp	r3, r2
10004eba:	d03f      	beq.n	10004f3c <_dtoa_r+0xb3c>
10004ebc:	1c21      	adds	r1, r4, #0
10004ebe:	220a      	movs	r2, #10
10004ec0:	2300      	movs	r3, #0
10004ec2:	9808      	ldr	r0, [sp, #32]
10004ec4:	f000 f904 	bl	100050d0 <__multadd>
10004ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004eca:	1c04      	adds	r4, r0, #0
10004ecc:	1c31      	adds	r1, r6, #0
10004ece:	9808      	ldr	r0, [sp, #32]
10004ed0:	220a      	movs	r2, #10
10004ed2:	429e      	cmp	r6, r3
10004ed4:	d105      	bne.n	10004ee2 <_dtoa_r+0xae2>
10004ed6:	2300      	movs	r3, #0
10004ed8:	f000 f8fa 	bl	100050d0 <__multadd>
10004edc:	1c06      	adds	r6, r0, #0
10004ede:	9009      	str	r0, [sp, #36]	; 0x24
10004ee0:	e00a      	b.n	10004ef8 <_dtoa_r+0xaf8>
10004ee2:	2300      	movs	r3, #0
10004ee4:	f000 f8f4 	bl	100050d0 <__multadd>
10004ee8:	9909      	ldr	r1, [sp, #36]	; 0x24
10004eea:	1c06      	adds	r6, r0, #0
10004eec:	220a      	movs	r2, #10
10004eee:	9808      	ldr	r0, [sp, #32]
10004ef0:	2300      	movs	r3, #0
10004ef2:	f000 f8ed 	bl	100050d0 <__multadd>
10004ef6:	9009      	str	r0, [sp, #36]	; 0x24
10004ef8:	950e      	str	r5, [sp, #56]	; 0x38
10004efa:	e75d      	b.n	10004db8 <_dtoa_r+0x9b8>
10004efc:	1c21      	adds	r1, r4, #0
10004efe:	9808      	ldr	r0, [sp, #32]
10004f00:	220a      	movs	r2, #10
10004f02:	2300      	movs	r3, #0
10004f04:	f000 f8e4 	bl	100050d0 <__multadd>
10004f08:	1c04      	adds	r4, r0, #0
10004f0a:	1c20      	adds	r0, r4, #0
10004f0c:	1c39      	adds	r1, r7, #0
10004f0e:	f7ff f9f0 	bl	100042f2 <quorem>
10004f12:	2234      	movs	r2, #52	; 0x34
10004f14:	466b      	mov	r3, sp
10004f16:	3030      	adds	r0, #48	; 0x30
10004f18:	189b      	adds	r3, r3, r2
10004f1a:	900d      	str	r0, [sp, #52]	; 0x34
10004f1c:	781b      	ldrb	r3, [r3, #0]
10004f1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
10004f20:	702b      	strb	r3, [r5, #0]
10004f22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10004f24:	3501      	adds	r5, #1
10004f26:	1aeb      	subs	r3, r5, r3
10004f28:	4293      	cmp	r3, r2
10004f2a:	dbe7      	blt.n	10004efc <_dtoa_r+0xafc>
10004f2c:	1e13      	subs	r3, r2, #0
10004f2e:	dc00      	bgt.n	10004f32 <_dtoa_r+0xb32>
10004f30:	2301      	movs	r3, #1
10004f32:	9609      	str	r6, [sp, #36]	; 0x24
10004f34:	2600      	movs	r6, #0
10004f36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10004f38:	18d3      	adds	r3, r2, r3
10004f3a:	9304      	str	r3, [sp, #16]
10004f3c:	1c21      	adds	r1, r4, #0
10004f3e:	9808      	ldr	r0, [sp, #32]
10004f40:	2201      	movs	r2, #1
10004f42:	f000 fa33 	bl	100053ac <__lshift>
10004f46:	1c39      	adds	r1, r7, #0
10004f48:	900a      	str	r0, [sp, #40]	; 0x28
10004f4a:	f000 fa81 	bl	10005450 <__mcmp>
10004f4e:	2800      	cmp	r0, #0
10004f50:	dc05      	bgt.n	10004f5e <_dtoa_r+0xb5e>
10004f52:	d115      	bne.n	10004f80 <_dtoa_r+0xb80>
10004f54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10004f56:	07db      	lsls	r3, r3, #31
10004f58:	d401      	bmi.n	10004f5e <_dtoa_r+0xb5e>
10004f5a:	e011      	b.n	10004f80 <_dtoa_r+0xb80>
10004f5c:	9304      	str	r3, [sp, #16]
10004f5e:	9b04      	ldr	r3, [sp, #16]
10004f60:	3b01      	subs	r3, #1
10004f62:	781a      	ldrb	r2, [r3, #0]
10004f64:	2a39      	cmp	r2, #57	; 0x39
10004f66:	d108      	bne.n	10004f7a <_dtoa_r+0xb7a>
10004f68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10004f6a:	4293      	cmp	r3, r2
10004f6c:	d1f6      	bne.n	10004f5c <_dtoa_r+0xb5c>
10004f6e:	9b03      	ldr	r3, [sp, #12]
10004f70:	3301      	adds	r3, #1
10004f72:	9303      	str	r3, [sp, #12]
10004f74:	2331      	movs	r3, #49	; 0x31
10004f76:	7013      	strb	r3, [r2, #0]
10004f78:	e009      	b.n	10004f8e <_dtoa_r+0xb8e>
10004f7a:	3201      	adds	r2, #1
10004f7c:	701a      	strb	r2, [r3, #0]
10004f7e:	e006      	b.n	10004f8e <_dtoa_r+0xb8e>
10004f80:	9b04      	ldr	r3, [sp, #16]
10004f82:	3b01      	subs	r3, #1
10004f84:	781a      	ldrb	r2, [r3, #0]
10004f86:	2a30      	cmp	r2, #48	; 0x30
10004f88:	d101      	bne.n	10004f8e <_dtoa_r+0xb8e>
10004f8a:	9304      	str	r3, [sp, #16]
10004f8c:	e7f8      	b.n	10004f80 <_dtoa_r+0xb80>
10004f8e:	9808      	ldr	r0, [sp, #32]
10004f90:	1c39      	adds	r1, r7, #0
10004f92:	f000 f884 	bl	1000509e <_Bfree>
10004f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
10004f98:	2b00      	cmp	r3, #0
10004f9a:	d00e      	beq.n	10004fba <_dtoa_r+0xbba>
10004f9c:	2e00      	cmp	r6, #0
10004f9e:	d005      	beq.n	10004fac <_dtoa_r+0xbac>
10004fa0:	429e      	cmp	r6, r3
10004fa2:	d003      	beq.n	10004fac <_dtoa_r+0xbac>
10004fa4:	9808      	ldr	r0, [sp, #32]
10004fa6:	1c31      	adds	r1, r6, #0
10004fa8:	f000 f879 	bl	1000509e <_Bfree>
10004fac:	9808      	ldr	r0, [sp, #32]
10004fae:	9909      	ldr	r1, [sp, #36]	; 0x24
10004fb0:	f000 f875 	bl	1000509e <_Bfree>
10004fb4:	e001      	b.n	10004fba <_dtoa_r+0xbba>
10004fb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
10004fb8:	9303      	str	r3, [sp, #12]
10004fba:	9808      	ldr	r0, [sp, #32]
10004fbc:	990a      	ldr	r1, [sp, #40]	; 0x28
10004fbe:	f000 f86e 	bl	1000509e <_Bfree>
10004fc2:	2300      	movs	r3, #0
10004fc4:	9a04      	ldr	r2, [sp, #16]
10004fc6:	980c      	ldr	r0, [sp, #48]	; 0x30
10004fc8:	7013      	strb	r3, [r2, #0]
10004fca:	9b03      	ldr	r3, [sp, #12]
10004fcc:	9a22      	ldr	r2, [sp, #136]	; 0x88
10004fce:	3301      	adds	r3, #1
10004fd0:	6013      	str	r3, [r2, #0]
10004fd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
10004fd4:	2b00      	cmp	r3, #0
10004fd6:	d010      	beq.n	10004ffa <_dtoa_r+0xbfa>
10004fd8:	9a04      	ldr	r2, [sp, #16]
10004fda:	601a      	str	r2, [r3, #0]
10004fdc:	e00d      	b.n	10004ffa <_dtoa_r+0xbfa>
10004fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10004fe0:	2b00      	cmp	r3, #0
10004fe2:	dd00      	ble.n	10004fe6 <_dtoa_r+0xbe6>
10004fe4:	e6bd      	b.n	10004d62 <_dtoa_r+0x962>
10004fe6:	9b20      	ldr	r3, [sp, #128]	; 0x80
10004fe8:	2b02      	cmp	r3, #2
10004fea:	dd00      	ble.n	10004fee <_dtoa_r+0xbee>
10004fec:	e68a      	b.n	10004d04 <_dtoa_r+0x904>
10004fee:	e6b8      	b.n	10004d62 <_dtoa_r+0x962>
10004ff0:	9b20      	ldr	r3, [sp, #128]	; 0x80
10004ff2:	2b02      	cmp	r3, #2
10004ff4:	dd00      	ble.n	10004ff8 <_dtoa_r+0xbf8>
10004ff6:	e685      	b.n	10004d04 <_dtoa_r+0x904>
10004ff8:	e6b8      	b.n	10004d6c <_dtoa_r+0x96c>
10004ffa:	b01b      	add	sp, #108	; 0x6c
10004ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004ffe:	46c0      	nop			; (mov r8, r8)

10005000 <_localeconv_r>:
10005000:	4800      	ldr	r0, [pc, #0]	; (10005004 <_localeconv_r+0x4>)
10005002:	4770      	bx	lr
10005004:	20000604 	.word	0x20000604

10005008 <malloc>:
10005008:	b508      	push	{r3, lr}
1000500a:	4b03      	ldr	r3, [pc, #12]	; (10005018 <malloc+0x10>)
1000500c:	1c01      	adds	r1, r0, #0
1000500e:	6818      	ldr	r0, [r3, #0]
10005010:	f000 fb06 	bl	10005620 <_malloc_r>
10005014:	bd08      	pop	{r3, pc}
10005016:	46c0      	nop			; (mov r8, r8)
10005018:	20000600 	.word	0x20000600

1000501c <memcpy>:
1000501c:	2300      	movs	r3, #0
1000501e:	b510      	push	{r4, lr}
10005020:	4293      	cmp	r3, r2
10005022:	d003      	beq.n	1000502c <memcpy+0x10>
10005024:	5ccc      	ldrb	r4, [r1, r3]
10005026:	54c4      	strb	r4, [r0, r3]
10005028:	3301      	adds	r3, #1
1000502a:	e7f9      	b.n	10005020 <memcpy+0x4>
1000502c:	bd10      	pop	{r4, pc}

1000502e <_Balloc>:
1000502e:	b570      	push	{r4, r5, r6, lr}
10005030:	6a46      	ldr	r6, [r0, #36]	; 0x24
10005032:	1c04      	adds	r4, r0, #0
10005034:	1c0d      	adds	r5, r1, #0
10005036:	2e00      	cmp	r6, #0
10005038:	d107      	bne.n	1000504a <_Balloc+0x1c>
1000503a:	2010      	movs	r0, #16
1000503c:	f7ff ffe4 	bl	10005008 <malloc>
10005040:	6260      	str	r0, [r4, #36]	; 0x24
10005042:	6046      	str	r6, [r0, #4]
10005044:	6086      	str	r6, [r0, #8]
10005046:	6006      	str	r6, [r0, #0]
10005048:	60c6      	str	r6, [r0, #12]
1000504a:	6a66      	ldr	r6, [r4, #36]	; 0x24
1000504c:	68f3      	ldr	r3, [r6, #12]
1000504e:	2b00      	cmp	r3, #0
10005050:	d009      	beq.n	10005066 <_Balloc+0x38>
10005052:	6a62      	ldr	r2, [r4, #36]	; 0x24
10005054:	00ab      	lsls	r3, r5, #2
10005056:	68d2      	ldr	r2, [r2, #12]
10005058:	18d3      	adds	r3, r2, r3
1000505a:	6818      	ldr	r0, [r3, #0]
1000505c:	2800      	cmp	r0, #0
1000505e:	d00e      	beq.n	1000507e <_Balloc+0x50>
10005060:	6802      	ldr	r2, [r0, #0]
10005062:	601a      	str	r2, [r3, #0]
10005064:	e017      	b.n	10005096 <_Balloc+0x68>
10005066:	1c20      	adds	r0, r4, #0
10005068:	2104      	movs	r1, #4
1000506a:	2221      	movs	r2, #33	; 0x21
1000506c:	f000 faca 	bl	10005604 <_calloc_r>
10005070:	6a63      	ldr	r3, [r4, #36]	; 0x24
10005072:	60f0      	str	r0, [r6, #12]
10005074:	68db      	ldr	r3, [r3, #12]
10005076:	2b00      	cmp	r3, #0
10005078:	d1eb      	bne.n	10005052 <_Balloc+0x24>
1000507a:	2000      	movs	r0, #0
1000507c:	e00e      	b.n	1000509c <_Balloc+0x6e>
1000507e:	2101      	movs	r1, #1
10005080:	1c0e      	adds	r6, r1, #0
10005082:	40ae      	lsls	r6, r5
10005084:	1d72      	adds	r2, r6, #5
10005086:	0092      	lsls	r2, r2, #2
10005088:	1c20      	adds	r0, r4, #0
1000508a:	f000 fabb 	bl	10005604 <_calloc_r>
1000508e:	2800      	cmp	r0, #0
10005090:	d0f3      	beq.n	1000507a <_Balloc+0x4c>
10005092:	6045      	str	r5, [r0, #4]
10005094:	6086      	str	r6, [r0, #8]
10005096:	2300      	movs	r3, #0
10005098:	6103      	str	r3, [r0, #16]
1000509a:	60c3      	str	r3, [r0, #12]
1000509c:	bd70      	pop	{r4, r5, r6, pc}

1000509e <_Bfree>:
1000509e:	b570      	push	{r4, r5, r6, lr}
100050a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
100050a2:	1c06      	adds	r6, r0, #0
100050a4:	1c0c      	adds	r4, r1, #0
100050a6:	2d00      	cmp	r5, #0
100050a8:	d107      	bne.n	100050ba <_Bfree+0x1c>
100050aa:	2010      	movs	r0, #16
100050ac:	f7ff ffac 	bl	10005008 <malloc>
100050b0:	6270      	str	r0, [r6, #36]	; 0x24
100050b2:	6045      	str	r5, [r0, #4]
100050b4:	6085      	str	r5, [r0, #8]
100050b6:	6005      	str	r5, [r0, #0]
100050b8:	60c5      	str	r5, [r0, #12]
100050ba:	2c00      	cmp	r4, #0
100050bc:	d007      	beq.n	100050ce <_Bfree+0x30>
100050be:	6a72      	ldr	r2, [r6, #36]	; 0x24
100050c0:	6863      	ldr	r3, [r4, #4]
100050c2:	68d2      	ldr	r2, [r2, #12]
100050c4:	009b      	lsls	r3, r3, #2
100050c6:	18d3      	adds	r3, r2, r3
100050c8:	681a      	ldr	r2, [r3, #0]
100050ca:	6022      	str	r2, [r4, #0]
100050cc:	601c      	str	r4, [r3, #0]
100050ce:	bd70      	pop	{r4, r5, r6, pc}

100050d0 <__multadd>:
100050d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100050d2:	1c1e      	adds	r6, r3, #0
100050d4:	2314      	movs	r3, #20
100050d6:	469c      	mov	ip, r3
100050d8:	1c07      	adds	r7, r0, #0
100050da:	1c0c      	adds	r4, r1, #0
100050dc:	2000      	movs	r0, #0
100050de:	690d      	ldr	r5, [r1, #16]
100050e0:	448c      	add	ip, r1
100050e2:	4663      	mov	r3, ip
100050e4:	8819      	ldrh	r1, [r3, #0]
100050e6:	681b      	ldr	r3, [r3, #0]
100050e8:	4351      	muls	r1, r2
100050ea:	0c1b      	lsrs	r3, r3, #16
100050ec:	4353      	muls	r3, r2
100050ee:	1989      	adds	r1, r1, r6
100050f0:	0c0e      	lsrs	r6, r1, #16
100050f2:	18f3      	adds	r3, r6, r3
100050f4:	b289      	uxth	r1, r1
100050f6:	0c1e      	lsrs	r6, r3, #16
100050f8:	041b      	lsls	r3, r3, #16
100050fa:	185b      	adds	r3, r3, r1
100050fc:	4661      	mov	r1, ip
100050fe:	3001      	adds	r0, #1
10005100:	c108      	stmia	r1!, {r3}
10005102:	468c      	mov	ip, r1
10005104:	42a8      	cmp	r0, r5
10005106:	dbec      	blt.n	100050e2 <__multadd+0x12>
10005108:	2e00      	cmp	r6, #0
1000510a:	d01b      	beq.n	10005144 <__multadd+0x74>
1000510c:	68a3      	ldr	r3, [r4, #8]
1000510e:	429d      	cmp	r5, r3
10005110:	db12      	blt.n	10005138 <__multadd+0x68>
10005112:	6863      	ldr	r3, [r4, #4]
10005114:	1c38      	adds	r0, r7, #0
10005116:	1c59      	adds	r1, r3, #1
10005118:	f7ff ff89 	bl	1000502e <_Balloc>
1000511c:	1c21      	adds	r1, r4, #0
1000511e:	6923      	ldr	r3, [r4, #16]
10005120:	9001      	str	r0, [sp, #4]
10005122:	1c9a      	adds	r2, r3, #2
10005124:	310c      	adds	r1, #12
10005126:	0092      	lsls	r2, r2, #2
10005128:	300c      	adds	r0, #12
1000512a:	f7ff ff77 	bl	1000501c <memcpy>
1000512e:	1c21      	adds	r1, r4, #0
10005130:	1c38      	adds	r0, r7, #0
10005132:	f7ff ffb4 	bl	1000509e <_Bfree>
10005136:	9c01      	ldr	r4, [sp, #4]
10005138:	1d2b      	adds	r3, r5, #4
1000513a:	009b      	lsls	r3, r3, #2
1000513c:	18e3      	adds	r3, r4, r3
1000513e:	3501      	adds	r5, #1
10005140:	605e      	str	r6, [r3, #4]
10005142:	6125      	str	r5, [r4, #16]
10005144:	1c20      	adds	r0, r4, #0
10005146:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

10005148 <__hi0bits>:
10005148:	2200      	movs	r2, #0
1000514a:	1c03      	adds	r3, r0, #0
1000514c:	0c01      	lsrs	r1, r0, #16
1000514e:	4291      	cmp	r1, r2
10005150:	d101      	bne.n	10005156 <__hi0bits+0xe>
10005152:	0403      	lsls	r3, r0, #16
10005154:	3210      	adds	r2, #16
10005156:	0e19      	lsrs	r1, r3, #24
10005158:	d101      	bne.n	1000515e <__hi0bits+0x16>
1000515a:	3208      	adds	r2, #8
1000515c:	021b      	lsls	r3, r3, #8
1000515e:	0f19      	lsrs	r1, r3, #28
10005160:	d101      	bne.n	10005166 <__hi0bits+0x1e>
10005162:	3204      	adds	r2, #4
10005164:	011b      	lsls	r3, r3, #4
10005166:	0f99      	lsrs	r1, r3, #30
10005168:	d101      	bne.n	1000516e <__hi0bits+0x26>
1000516a:	3202      	adds	r2, #2
1000516c:	009b      	lsls	r3, r3, #2
1000516e:	1c10      	adds	r0, r2, #0
10005170:	2b00      	cmp	r3, #0
10005172:	db03      	blt.n	1000517c <__hi0bits+0x34>
10005174:	2020      	movs	r0, #32
10005176:	005b      	lsls	r3, r3, #1
10005178:	d500      	bpl.n	1000517c <__hi0bits+0x34>
1000517a:	1c50      	adds	r0, r2, #1
1000517c:	4770      	bx	lr

1000517e <__lo0bits>:
1000517e:	2207      	movs	r2, #7
10005180:	6803      	ldr	r3, [r0, #0]
10005182:	b510      	push	{r4, lr}
10005184:	1c01      	adds	r1, r0, #0
10005186:	401a      	ands	r2, r3
10005188:	d00c      	beq.n	100051a4 <__lo0bits+0x26>
1000518a:	2401      	movs	r4, #1
1000518c:	2000      	movs	r0, #0
1000518e:	4223      	tst	r3, r4
10005190:	d123      	bne.n	100051da <__lo0bits+0x5c>
10005192:	2202      	movs	r2, #2
10005194:	4213      	tst	r3, r2
10005196:	d003      	beq.n	100051a0 <__lo0bits+0x22>
10005198:	40e3      	lsrs	r3, r4
1000519a:	1c20      	adds	r0, r4, #0
1000519c:	600b      	str	r3, [r1, #0]
1000519e:	e01c      	b.n	100051da <__lo0bits+0x5c>
100051a0:	089b      	lsrs	r3, r3, #2
100051a2:	e018      	b.n	100051d6 <__lo0bits+0x58>
100051a4:	b298      	uxth	r0, r3
100051a6:	2800      	cmp	r0, #0
100051a8:	d101      	bne.n	100051ae <__lo0bits+0x30>
100051aa:	2210      	movs	r2, #16
100051ac:	0c1b      	lsrs	r3, r3, #16
100051ae:	b2d8      	uxtb	r0, r3
100051b0:	2800      	cmp	r0, #0
100051b2:	d101      	bne.n	100051b8 <__lo0bits+0x3a>
100051b4:	3208      	adds	r2, #8
100051b6:	0a1b      	lsrs	r3, r3, #8
100051b8:	0718      	lsls	r0, r3, #28
100051ba:	d101      	bne.n	100051c0 <__lo0bits+0x42>
100051bc:	3204      	adds	r2, #4
100051be:	091b      	lsrs	r3, r3, #4
100051c0:	0798      	lsls	r0, r3, #30
100051c2:	d101      	bne.n	100051c8 <__lo0bits+0x4a>
100051c4:	3202      	adds	r2, #2
100051c6:	089b      	lsrs	r3, r3, #2
100051c8:	07d8      	lsls	r0, r3, #31
100051ca:	d404      	bmi.n	100051d6 <__lo0bits+0x58>
100051cc:	085b      	lsrs	r3, r3, #1
100051ce:	2020      	movs	r0, #32
100051d0:	2b00      	cmp	r3, #0
100051d2:	d002      	beq.n	100051da <__lo0bits+0x5c>
100051d4:	3201      	adds	r2, #1
100051d6:	1c10      	adds	r0, r2, #0
100051d8:	600b      	str	r3, [r1, #0]
100051da:	bd10      	pop	{r4, pc}

100051dc <__i2b>:
100051dc:	b510      	push	{r4, lr}
100051de:	1c0c      	adds	r4, r1, #0
100051e0:	2101      	movs	r1, #1
100051e2:	f7ff ff24 	bl	1000502e <_Balloc>
100051e6:	2301      	movs	r3, #1
100051e8:	6144      	str	r4, [r0, #20]
100051ea:	6103      	str	r3, [r0, #16]
100051ec:	bd10      	pop	{r4, pc}

100051ee <__multiply>:
100051ee:	b5f0      	push	{r4, r5, r6, r7, lr}
100051f0:	690b      	ldr	r3, [r1, #16]
100051f2:	1c14      	adds	r4, r2, #0
100051f4:	6912      	ldr	r2, [r2, #16]
100051f6:	b089      	sub	sp, #36	; 0x24
100051f8:	1c0d      	adds	r5, r1, #0
100051fa:	4293      	cmp	r3, r2
100051fc:	da01      	bge.n	10005202 <__multiply+0x14>
100051fe:	1c25      	adds	r5, r4, #0
10005200:	1c0c      	adds	r4, r1, #0
10005202:	692f      	ldr	r7, [r5, #16]
10005204:	6926      	ldr	r6, [r4, #16]
10005206:	68aa      	ldr	r2, [r5, #8]
10005208:	19bb      	adds	r3, r7, r6
1000520a:	6869      	ldr	r1, [r5, #4]
1000520c:	9300      	str	r3, [sp, #0]
1000520e:	4293      	cmp	r3, r2
10005210:	dd00      	ble.n	10005214 <__multiply+0x26>
10005212:	3101      	adds	r1, #1
10005214:	f7ff ff0b 	bl	1000502e <_Balloc>
10005218:	1c01      	adds	r1, r0, #0
1000521a:	9b00      	ldr	r3, [sp, #0]
1000521c:	3114      	adds	r1, #20
1000521e:	4684      	mov	ip, r0
10005220:	0098      	lsls	r0, r3, #2
10005222:	1c0b      	adds	r3, r1, #0
10005224:	1808      	adds	r0, r1, r0
10005226:	4283      	cmp	r3, r0
10005228:	d202      	bcs.n	10005230 <__multiply+0x42>
1000522a:	2200      	movs	r2, #0
1000522c:	c304      	stmia	r3!, {r2}
1000522e:	e7fa      	b.n	10005226 <__multiply+0x38>
10005230:	3514      	adds	r5, #20
10005232:	00bf      	lsls	r7, r7, #2
10005234:	19eb      	adds	r3, r5, r7
10005236:	3414      	adds	r4, #20
10005238:	00b6      	lsls	r6, r6, #2
1000523a:	9304      	str	r3, [sp, #16]
1000523c:	19a3      	adds	r3, r4, r6
1000523e:	9502      	str	r5, [sp, #8]
10005240:	9306      	str	r3, [sp, #24]
10005242:	9b06      	ldr	r3, [sp, #24]
10005244:	429c      	cmp	r4, r3
10005246:	d256      	bcs.n	100052f6 <__multiply+0x108>
10005248:	8823      	ldrh	r3, [r4, #0]
1000524a:	9303      	str	r3, [sp, #12]
1000524c:	2b00      	cmp	r3, #0
1000524e:	d022      	beq.n	10005296 <__multiply+0xa8>
10005250:	1c0e      	adds	r6, r1, #0
10005252:	2700      	movs	r7, #0
10005254:	9b02      	ldr	r3, [sp, #8]
10005256:	9301      	str	r3, [sp, #4]
10005258:	9b01      	ldr	r3, [sp, #4]
1000525a:	9d03      	ldr	r5, [sp, #12]
1000525c:	cb04      	ldmia	r3!, {r2}
1000525e:	9605      	str	r6, [sp, #20]
10005260:	9301      	str	r3, [sp, #4]
10005262:	8833      	ldrh	r3, [r6, #0]
10005264:	9307      	str	r3, [sp, #28]
10005266:	b293      	uxth	r3, r2
10005268:	436b      	muls	r3, r5
1000526a:	9d07      	ldr	r5, [sp, #28]
1000526c:	0c12      	lsrs	r2, r2, #16
1000526e:	18eb      	adds	r3, r5, r3
10005270:	6835      	ldr	r5, [r6, #0]
10005272:	19db      	adds	r3, r3, r7
10005274:	0c2f      	lsrs	r7, r5, #16
10005276:	9d03      	ldr	r5, [sp, #12]
10005278:	436a      	muls	r2, r5
1000527a:	18ba      	adds	r2, r7, r2
1000527c:	0c1f      	lsrs	r7, r3, #16
1000527e:	19d2      	adds	r2, r2, r7
10005280:	0c17      	lsrs	r7, r2, #16
10005282:	b29b      	uxth	r3, r3
10005284:	0412      	lsls	r2, r2, #16
10005286:	4313      	orrs	r3, r2
10005288:	c608      	stmia	r6!, {r3}
1000528a:	9a01      	ldr	r2, [sp, #4]
1000528c:	9b04      	ldr	r3, [sp, #16]
1000528e:	429a      	cmp	r2, r3
10005290:	d3e2      	bcc.n	10005258 <__multiply+0x6a>
10005292:	9b05      	ldr	r3, [sp, #20]
10005294:	605f      	str	r7, [r3, #4]
10005296:	6823      	ldr	r3, [r4, #0]
10005298:	0c1b      	lsrs	r3, r3, #16
1000529a:	9301      	str	r3, [sp, #4]
1000529c:	d021      	beq.n	100052e2 <__multiply+0xf4>
1000529e:	2200      	movs	r2, #0
100052a0:	1c0d      	adds	r5, r1, #0
100052a2:	680b      	ldr	r3, [r1, #0]
100052a4:	9f02      	ldr	r7, [sp, #8]
100052a6:	9203      	str	r2, [sp, #12]
100052a8:	883e      	ldrh	r6, [r7, #0]
100052aa:	9a01      	ldr	r2, [sp, #4]
100052ac:	b29b      	uxth	r3, r3
100052ae:	4356      	muls	r6, r2
100052b0:	682a      	ldr	r2, [r5, #0]
100052b2:	9505      	str	r5, [sp, #20]
100052b4:	0c12      	lsrs	r2, r2, #16
100052b6:	18b2      	adds	r2, r6, r2
100052b8:	9e03      	ldr	r6, [sp, #12]
100052ba:	1992      	adds	r2, r2, r6
100052bc:	0416      	lsls	r6, r2, #16
100052be:	4333      	orrs	r3, r6
100052c0:	602b      	str	r3, [r5, #0]
100052c2:	cf08      	ldmia	r7!, {r3}
100052c4:	9e01      	ldr	r6, [sp, #4]
100052c6:	0c1b      	lsrs	r3, r3, #16
100052c8:	4373      	muls	r3, r6
100052ca:	88ae      	ldrh	r6, [r5, #4]
100052cc:	0c12      	lsrs	r2, r2, #16
100052ce:	199b      	adds	r3, r3, r6
100052d0:	189b      	adds	r3, r3, r2
100052d2:	0c1a      	lsrs	r2, r3, #16
100052d4:	9203      	str	r2, [sp, #12]
100052d6:	9a04      	ldr	r2, [sp, #16]
100052d8:	3504      	adds	r5, #4
100052da:	42ba      	cmp	r2, r7
100052dc:	d8e4      	bhi.n	100052a8 <__multiply+0xba>
100052de:	9a05      	ldr	r2, [sp, #20]
100052e0:	6053      	str	r3, [r2, #4]
100052e2:	3404      	adds	r4, #4
100052e4:	3104      	adds	r1, #4
100052e6:	e7ac      	b.n	10005242 <__multiply+0x54>
100052e8:	3804      	subs	r0, #4
100052ea:	6803      	ldr	r3, [r0, #0]
100052ec:	2b00      	cmp	r3, #0
100052ee:	d105      	bne.n	100052fc <__multiply+0x10e>
100052f0:	9b00      	ldr	r3, [sp, #0]
100052f2:	3b01      	subs	r3, #1
100052f4:	9300      	str	r3, [sp, #0]
100052f6:	9b00      	ldr	r3, [sp, #0]
100052f8:	2b00      	cmp	r3, #0
100052fa:	dcf5      	bgt.n	100052e8 <__multiply+0xfa>
100052fc:	4663      	mov	r3, ip
100052fe:	4660      	mov	r0, ip
10005300:	9a00      	ldr	r2, [sp, #0]
10005302:	611a      	str	r2, [r3, #16]
10005304:	b009      	add	sp, #36	; 0x24
10005306:	bdf0      	pop	{r4, r5, r6, r7, pc}

10005308 <__pow5mult>:
10005308:	2303      	movs	r3, #3
1000530a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000530c:	4013      	ands	r3, r2
1000530e:	1c05      	adds	r5, r0, #0
10005310:	1c0e      	adds	r6, r1, #0
10005312:	1c14      	adds	r4, r2, #0
10005314:	2b00      	cmp	r3, #0
10005316:	d007      	beq.n	10005328 <__pow5mult+0x20>
10005318:	4a22      	ldr	r2, [pc, #136]	; (100053a4 <__pow5mult+0x9c>)
1000531a:	3b01      	subs	r3, #1
1000531c:	009b      	lsls	r3, r3, #2
1000531e:	589a      	ldr	r2, [r3, r2]
10005320:	2300      	movs	r3, #0
10005322:	f7ff fed5 	bl	100050d0 <__multadd>
10005326:	1c06      	adds	r6, r0, #0
10005328:	10a3      	asrs	r3, r4, #2
1000532a:	9301      	str	r3, [sp, #4]
1000532c:	d037      	beq.n	1000539e <__pow5mult+0x96>
1000532e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
10005330:	2c00      	cmp	r4, #0
10005332:	d107      	bne.n	10005344 <__pow5mult+0x3c>
10005334:	2010      	movs	r0, #16
10005336:	f7ff fe67 	bl	10005008 <malloc>
1000533a:	6268      	str	r0, [r5, #36]	; 0x24
1000533c:	6044      	str	r4, [r0, #4]
1000533e:	6084      	str	r4, [r0, #8]
10005340:	6004      	str	r4, [r0, #0]
10005342:	60c4      	str	r4, [r0, #12]
10005344:	6a6f      	ldr	r7, [r5, #36]	; 0x24
10005346:	68bc      	ldr	r4, [r7, #8]
10005348:	2c00      	cmp	r4, #0
1000534a:	d110      	bne.n	1000536e <__pow5mult+0x66>
1000534c:	1c28      	adds	r0, r5, #0
1000534e:	4916      	ldr	r1, [pc, #88]	; (100053a8 <__pow5mult+0xa0>)
10005350:	f7ff ff44 	bl	100051dc <__i2b>
10005354:	2300      	movs	r3, #0
10005356:	60b8      	str	r0, [r7, #8]
10005358:	1c04      	adds	r4, r0, #0
1000535a:	6003      	str	r3, [r0, #0]
1000535c:	e007      	b.n	1000536e <__pow5mult+0x66>
1000535e:	9b01      	ldr	r3, [sp, #4]
10005360:	105b      	asrs	r3, r3, #1
10005362:	9301      	str	r3, [sp, #4]
10005364:	d01b      	beq.n	1000539e <__pow5mult+0x96>
10005366:	6820      	ldr	r0, [r4, #0]
10005368:	2800      	cmp	r0, #0
1000536a:	d00f      	beq.n	1000538c <__pow5mult+0x84>
1000536c:	1c04      	adds	r4, r0, #0
1000536e:	9b01      	ldr	r3, [sp, #4]
10005370:	07db      	lsls	r3, r3, #31
10005372:	d5f4      	bpl.n	1000535e <__pow5mult+0x56>
10005374:	1c31      	adds	r1, r6, #0
10005376:	1c22      	adds	r2, r4, #0
10005378:	1c28      	adds	r0, r5, #0
1000537a:	f7ff ff38 	bl	100051ee <__multiply>
1000537e:	1c07      	adds	r7, r0, #0
10005380:	1c31      	adds	r1, r6, #0
10005382:	1c28      	adds	r0, r5, #0
10005384:	f7ff fe8b 	bl	1000509e <_Bfree>
10005388:	1c3e      	adds	r6, r7, #0
1000538a:	e7e8      	b.n	1000535e <__pow5mult+0x56>
1000538c:	1c28      	adds	r0, r5, #0
1000538e:	1c21      	adds	r1, r4, #0
10005390:	1c22      	adds	r2, r4, #0
10005392:	f7ff ff2c 	bl	100051ee <__multiply>
10005396:	2300      	movs	r3, #0
10005398:	6020      	str	r0, [r4, #0]
1000539a:	6003      	str	r3, [r0, #0]
1000539c:	e7e6      	b.n	1000536c <__pow5mult+0x64>
1000539e:	1c30      	adds	r0, r6, #0
100053a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100053a2:	46c0      	nop			; (mov r8, r8)
100053a4:	10007668 	.word	0x10007668
100053a8:	00000271 	.word	0x00000271

100053ac <__lshift>:
100053ac:	b5f0      	push	{r4, r5, r6, r7, lr}
100053ae:	1c0c      	adds	r4, r1, #0
100053b0:	1c17      	adds	r7, r2, #0
100053b2:	6923      	ldr	r3, [r4, #16]
100053b4:	1155      	asrs	r5, r2, #5
100053b6:	b085      	sub	sp, #20
100053b8:	18eb      	adds	r3, r5, r3
100053ba:	9301      	str	r3, [sp, #4]
100053bc:	3301      	adds	r3, #1
100053be:	9300      	str	r3, [sp, #0]
100053c0:	6849      	ldr	r1, [r1, #4]
100053c2:	68a3      	ldr	r3, [r4, #8]
100053c4:	9002      	str	r0, [sp, #8]
100053c6:	9a00      	ldr	r2, [sp, #0]
100053c8:	429a      	cmp	r2, r3
100053ca:	dd02      	ble.n	100053d2 <__lshift+0x26>
100053cc:	3101      	adds	r1, #1
100053ce:	005b      	lsls	r3, r3, #1
100053d0:	e7f9      	b.n	100053c6 <__lshift+0x1a>
100053d2:	9802      	ldr	r0, [sp, #8]
100053d4:	f7ff fe2b 	bl	1000502e <_Balloc>
100053d8:	1c02      	adds	r2, r0, #0
100053da:	1c06      	adds	r6, r0, #0
100053dc:	2300      	movs	r3, #0
100053de:	3214      	adds	r2, #20
100053e0:	42ab      	cmp	r3, r5
100053e2:	da04      	bge.n	100053ee <__lshift+0x42>
100053e4:	2000      	movs	r0, #0
100053e6:	0099      	lsls	r1, r3, #2
100053e8:	5050      	str	r0, [r2, r1]
100053ea:	3301      	adds	r3, #1
100053ec:	e7f8      	b.n	100053e0 <__lshift+0x34>
100053ee:	43eb      	mvns	r3, r5
100053f0:	17db      	asrs	r3, r3, #31
100053f2:	401d      	ands	r5, r3
100053f4:	1c23      	adds	r3, r4, #0
100053f6:	00ad      	lsls	r5, r5, #2
100053f8:	1955      	adds	r5, r2, r5
100053fa:	6922      	ldr	r2, [r4, #16]
100053fc:	3314      	adds	r3, #20
100053fe:	0092      	lsls	r2, r2, #2
10005400:	189a      	adds	r2, r3, r2
10005402:	4694      	mov	ip, r2
10005404:	221f      	movs	r2, #31
10005406:	4017      	ands	r7, r2
10005408:	d014      	beq.n	10005434 <__lshift+0x88>
1000540a:	3201      	adds	r2, #1
1000540c:	1bd2      	subs	r2, r2, r7
1000540e:	9203      	str	r2, [sp, #12]
10005410:	2200      	movs	r2, #0
10005412:	6819      	ldr	r1, [r3, #0]
10005414:	1c28      	adds	r0, r5, #0
10005416:	40b9      	lsls	r1, r7
10005418:	430a      	orrs	r2, r1
1000541a:	c504      	stmia	r5!, {r2}
1000541c:	cb04      	ldmia	r3!, {r2}
1000541e:	9903      	ldr	r1, [sp, #12]
10005420:	40ca      	lsrs	r2, r1
10005422:	459c      	cmp	ip, r3
10005424:	d8f5      	bhi.n	10005412 <__lshift+0x66>
10005426:	6042      	str	r2, [r0, #4]
10005428:	2a00      	cmp	r2, #0
1000542a:	d007      	beq.n	1000543c <__lshift+0x90>
1000542c:	9b01      	ldr	r3, [sp, #4]
1000542e:	3302      	adds	r3, #2
10005430:	9300      	str	r3, [sp, #0]
10005432:	e003      	b.n	1000543c <__lshift+0x90>
10005434:	cb04      	ldmia	r3!, {r2}
10005436:	c504      	stmia	r5!, {r2}
10005438:	459c      	cmp	ip, r3
1000543a:	d8fb      	bhi.n	10005434 <__lshift+0x88>
1000543c:	9b00      	ldr	r3, [sp, #0]
1000543e:	9802      	ldr	r0, [sp, #8]
10005440:	3b01      	subs	r3, #1
10005442:	6133      	str	r3, [r6, #16]
10005444:	1c21      	adds	r1, r4, #0
10005446:	f7ff fe2a 	bl	1000509e <_Bfree>
1000544a:	1c30      	adds	r0, r6, #0
1000544c:	b005      	add	sp, #20
1000544e:	bdf0      	pop	{r4, r5, r6, r7, pc}

10005450 <__mcmp>:
10005450:	6903      	ldr	r3, [r0, #16]
10005452:	690a      	ldr	r2, [r1, #16]
10005454:	b510      	push	{r4, lr}
10005456:	1a9b      	subs	r3, r3, r2
10005458:	1c04      	adds	r4, r0, #0
1000545a:	1e18      	subs	r0, r3, #0
1000545c:	d112      	bne.n	10005484 <__mcmp+0x34>
1000545e:	0093      	lsls	r3, r2, #2
10005460:	3414      	adds	r4, #20
10005462:	3114      	adds	r1, #20
10005464:	18e2      	adds	r2, r4, r3
10005466:	18c9      	adds	r1, r1, r3
10005468:	3a04      	subs	r2, #4
1000546a:	3904      	subs	r1, #4
1000546c:	6813      	ldr	r3, [r2, #0]
1000546e:	6808      	ldr	r0, [r1, #0]
10005470:	4283      	cmp	r3, r0
10005472:	d004      	beq.n	1000547e <__mcmp+0x2e>
10005474:	4283      	cmp	r3, r0
10005476:	419b      	sbcs	r3, r3
10005478:	2001      	movs	r0, #1
1000547a:	4318      	orrs	r0, r3
1000547c:	e002      	b.n	10005484 <__mcmp+0x34>
1000547e:	42a2      	cmp	r2, r4
10005480:	d8f2      	bhi.n	10005468 <__mcmp+0x18>
10005482:	2000      	movs	r0, #0
10005484:	bd10      	pop	{r4, pc}

10005486 <__mdiff>:
10005486:	b5f0      	push	{r4, r5, r6, r7, lr}
10005488:	1c07      	adds	r7, r0, #0
1000548a:	b085      	sub	sp, #20
1000548c:	1c08      	adds	r0, r1, #0
1000548e:	1c0c      	adds	r4, r1, #0
10005490:	1c11      	adds	r1, r2, #0
10005492:	1c15      	adds	r5, r2, #0
10005494:	f7ff ffdc 	bl	10005450 <__mcmp>
10005498:	1e06      	subs	r6, r0, #0
1000549a:	d107      	bne.n	100054ac <__mdiff+0x26>
1000549c:	1c38      	adds	r0, r7, #0
1000549e:	1c31      	adds	r1, r6, #0
100054a0:	f7ff fdc5 	bl	1000502e <_Balloc>
100054a4:	2301      	movs	r3, #1
100054a6:	6146      	str	r6, [r0, #20]
100054a8:	6103      	str	r3, [r0, #16]
100054aa:	e055      	b.n	10005558 <__mdiff+0xd2>
100054ac:	2300      	movs	r3, #0
100054ae:	9301      	str	r3, [sp, #4]
100054b0:	4298      	cmp	r0, r3
100054b2:	da04      	bge.n	100054be <__mdiff+0x38>
100054b4:	1c23      	adds	r3, r4, #0
100054b6:	1c2c      	adds	r4, r5, #0
100054b8:	1c1d      	adds	r5, r3, #0
100054ba:	2301      	movs	r3, #1
100054bc:	9301      	str	r3, [sp, #4]
100054be:	1c38      	adds	r0, r7, #0
100054c0:	6861      	ldr	r1, [r4, #4]
100054c2:	f7ff fdb4 	bl	1000502e <_Balloc>
100054c6:	9b01      	ldr	r3, [sp, #4]
100054c8:	6926      	ldr	r6, [r4, #16]
100054ca:	1c2f      	adds	r7, r5, #0
100054cc:	60c3      	str	r3, [r0, #12]
100054ce:	3414      	adds	r4, #20
100054d0:	00b3      	lsls	r3, r6, #2
100054d2:	18e3      	adds	r3, r4, r3
100054d4:	1c02      	adds	r2, r0, #0
100054d6:	9302      	str	r3, [sp, #8]
100054d8:	692b      	ldr	r3, [r5, #16]
100054da:	2500      	movs	r5, #0
100054dc:	3714      	adds	r7, #20
100054de:	009b      	lsls	r3, r3, #2
100054e0:	18fb      	adds	r3, r7, r3
100054e2:	9303      	str	r3, [sp, #12]
100054e4:	3214      	adds	r2, #20
100054e6:	cc08      	ldmia	r4!, {r3}
100054e8:	4669      	mov	r1, sp
100054ea:	469c      	mov	ip, r3
100054ec:	cf08      	ldmia	r7!, {r3}
100054ee:	3204      	adds	r2, #4
100054f0:	9300      	str	r3, [sp, #0]
100054f2:	4663      	mov	r3, ip
100054f4:	808b      	strh	r3, [r1, #4]
100054f6:	888b      	ldrh	r3, [r1, #4]
100054f8:	195d      	adds	r5, r3, r5
100054fa:	9b00      	ldr	r3, [sp, #0]
100054fc:	b29b      	uxth	r3, r3
100054fe:	1aeb      	subs	r3, r5, r3
10005500:	4665      	mov	r5, ip
10005502:	9301      	str	r3, [sp, #4]
10005504:	9b00      	ldr	r3, [sp, #0]
10005506:	0c2d      	lsrs	r5, r5, #16
10005508:	0c19      	lsrs	r1, r3, #16
1000550a:	9b01      	ldr	r3, [sp, #4]
1000550c:	1a69      	subs	r1, r5, r1
1000550e:	141d      	asrs	r5, r3, #16
10005510:	1f13      	subs	r3, r2, #4
10005512:	469c      	mov	ip, r3
10005514:	466b      	mov	r3, sp
10005516:	1949      	adds	r1, r1, r5
10005518:	889b      	ldrh	r3, [r3, #4]
1000551a:	140d      	asrs	r5, r1, #16
1000551c:	0409      	lsls	r1, r1, #16
1000551e:	430b      	orrs	r3, r1
10005520:	4661      	mov	r1, ip
10005522:	600b      	str	r3, [r1, #0]
10005524:	9b03      	ldr	r3, [sp, #12]
10005526:	429f      	cmp	r7, r3
10005528:	d3dd      	bcc.n	100054e6 <__mdiff+0x60>
1000552a:	9902      	ldr	r1, [sp, #8]
1000552c:	1c13      	adds	r3, r2, #0
1000552e:	428c      	cmp	r4, r1
10005530:	d20b      	bcs.n	1000554a <__mdiff+0xc4>
10005532:	cc08      	ldmia	r4!, {r3}
10005534:	b299      	uxth	r1, r3
10005536:	1949      	adds	r1, r1, r5
10005538:	140d      	asrs	r5, r1, #16
1000553a:	0c1b      	lsrs	r3, r3, #16
1000553c:	18eb      	adds	r3, r5, r3
1000553e:	141d      	asrs	r5, r3, #16
10005540:	b289      	uxth	r1, r1
10005542:	041b      	lsls	r3, r3, #16
10005544:	430b      	orrs	r3, r1
10005546:	c208      	stmia	r2!, {r3}
10005548:	e7ef      	b.n	1000552a <__mdiff+0xa4>
1000554a:	3b04      	subs	r3, #4
1000554c:	681a      	ldr	r2, [r3, #0]
1000554e:	2a00      	cmp	r2, #0
10005550:	d101      	bne.n	10005556 <__mdiff+0xd0>
10005552:	3e01      	subs	r6, #1
10005554:	e7f9      	b.n	1000554a <__mdiff+0xc4>
10005556:	6106      	str	r6, [r0, #16]
10005558:	b005      	add	sp, #20
1000555a:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000555c <__d2b>:
1000555c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000555e:	1c1d      	adds	r5, r3, #0
10005560:	2101      	movs	r1, #1
10005562:	9f08      	ldr	r7, [sp, #32]
10005564:	1c14      	adds	r4, r2, #0
10005566:	f7ff fd62 	bl	1000502e <_Balloc>
1000556a:	032b      	lsls	r3, r5, #12
1000556c:	006d      	lsls	r5, r5, #1
1000556e:	1c06      	adds	r6, r0, #0
10005570:	0b1b      	lsrs	r3, r3, #12
10005572:	0d6d      	lsrs	r5, r5, #21
10005574:	d002      	beq.n	1000557c <__d2b+0x20>
10005576:	2280      	movs	r2, #128	; 0x80
10005578:	0352      	lsls	r2, r2, #13
1000557a:	4313      	orrs	r3, r2
1000557c:	9301      	str	r3, [sp, #4]
1000557e:	2c00      	cmp	r4, #0
10005580:	d018      	beq.n	100055b4 <__d2b+0x58>
10005582:	4668      	mov	r0, sp
10005584:	9400      	str	r4, [sp, #0]
10005586:	f7ff fdfa 	bl	1000517e <__lo0bits>
1000558a:	9c00      	ldr	r4, [sp, #0]
1000558c:	2800      	cmp	r0, #0
1000558e:	d009      	beq.n	100055a4 <__d2b+0x48>
10005590:	2320      	movs	r3, #32
10005592:	9a01      	ldr	r2, [sp, #4]
10005594:	1a19      	subs	r1, r3, r0
10005596:	1c13      	adds	r3, r2, #0
10005598:	408b      	lsls	r3, r1
1000559a:	40c2      	lsrs	r2, r0
1000559c:	4323      	orrs	r3, r4
1000559e:	6173      	str	r3, [r6, #20]
100055a0:	9201      	str	r2, [sp, #4]
100055a2:	e000      	b.n	100055a6 <__d2b+0x4a>
100055a4:	6174      	str	r4, [r6, #20]
100055a6:	9c01      	ldr	r4, [sp, #4]
100055a8:	61b4      	str	r4, [r6, #24]
100055aa:	1e63      	subs	r3, r4, #1
100055ac:	419c      	sbcs	r4, r3
100055ae:	3401      	adds	r4, #1
100055b0:	6134      	str	r4, [r6, #16]
100055b2:	e007      	b.n	100055c4 <__d2b+0x68>
100055b4:	a801      	add	r0, sp, #4
100055b6:	f7ff fde2 	bl	1000517e <__lo0bits>
100055ba:	2401      	movs	r4, #1
100055bc:	9b01      	ldr	r3, [sp, #4]
100055be:	6134      	str	r4, [r6, #16]
100055c0:	6173      	str	r3, [r6, #20]
100055c2:	3020      	adds	r0, #32
100055c4:	2d00      	cmp	r5, #0
100055c6:	d006      	beq.n	100055d6 <__d2b+0x7a>
100055c8:	4b0b      	ldr	r3, [pc, #44]	; (100055f8 <__d2b+0x9c>)
100055ca:	18ed      	adds	r5, r5, r3
100055cc:	2335      	movs	r3, #53	; 0x35
100055ce:	182d      	adds	r5, r5, r0
100055d0:	603d      	str	r5, [r7, #0]
100055d2:	1a18      	subs	r0, r3, r0
100055d4:	e00b      	b.n	100055ee <__d2b+0x92>
100055d6:	4b09      	ldr	r3, [pc, #36]	; (100055fc <__d2b+0xa0>)
100055d8:	18c0      	adds	r0, r0, r3
100055da:	4b09      	ldr	r3, [pc, #36]	; (10005600 <__d2b+0xa4>)
100055dc:	6038      	str	r0, [r7, #0]
100055de:	18e3      	adds	r3, r4, r3
100055e0:	009b      	lsls	r3, r3, #2
100055e2:	18f3      	adds	r3, r6, r3
100055e4:	6958      	ldr	r0, [r3, #20]
100055e6:	f7ff fdaf 	bl	10005148 <__hi0bits>
100055ea:	0164      	lsls	r4, r4, #5
100055ec:	1a20      	subs	r0, r4, r0
100055ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
100055f0:	6018      	str	r0, [r3, #0]
100055f2:	1c30      	adds	r0, r6, #0
100055f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100055f6:	46c0      	nop			; (mov r8, r8)
100055f8:	fffffbcd 	.word	0xfffffbcd
100055fc:	fffffbce 	.word	0xfffffbce
10005600:	3fffffff 	.word	0x3fffffff

10005604 <_calloc_r>:
10005604:	434a      	muls	r2, r1
10005606:	b538      	push	{r3, r4, r5, lr}
10005608:	1c11      	adds	r1, r2, #0
1000560a:	1c14      	adds	r4, r2, #0
1000560c:	f000 f808 	bl	10005620 <_malloc_r>
10005610:	1e05      	subs	r5, r0, #0
10005612:	d003      	beq.n	1000561c <_calloc_r+0x18>
10005614:	2100      	movs	r1, #0
10005616:	1c22      	adds	r2, r4, #0
10005618:	f000 f86c 	bl	100056f4 <memset>
1000561c:	1c28      	adds	r0, r5, #0
1000561e:	bd38      	pop	{r3, r4, r5, pc}

10005620 <_malloc_r>:
10005620:	2303      	movs	r3, #3
10005622:	b570      	push	{r4, r5, r6, lr}
10005624:	1ccc      	adds	r4, r1, #3
10005626:	439c      	bics	r4, r3
10005628:	3408      	adds	r4, #8
1000562a:	1c05      	adds	r5, r0, #0
1000562c:	2c0c      	cmp	r4, #12
1000562e:	d201      	bcs.n	10005634 <_malloc_r+0x14>
10005630:	240c      	movs	r4, #12
10005632:	e005      	b.n	10005640 <_malloc_r+0x20>
10005634:	2c00      	cmp	r4, #0
10005636:	da03      	bge.n	10005640 <_malloc_r+0x20>
10005638:	230c      	movs	r3, #12
1000563a:	2000      	movs	r0, #0
1000563c:	602b      	str	r3, [r5, #0]
1000563e:	e042      	b.n	100056c6 <_malloc_r+0xa6>
10005640:	428c      	cmp	r4, r1
10005642:	d3f9      	bcc.n	10005638 <_malloc_r+0x18>
10005644:	4a20      	ldr	r2, [pc, #128]	; (100056c8 <_malloc_r+0xa8>)
10005646:	6813      	ldr	r3, [r2, #0]
10005648:	1c10      	adds	r0, r2, #0
1000564a:	1c19      	adds	r1, r3, #0
1000564c:	2900      	cmp	r1, #0
1000564e:	d013      	beq.n	10005678 <_malloc_r+0x58>
10005650:	680a      	ldr	r2, [r1, #0]
10005652:	1b12      	subs	r2, r2, r4
10005654:	d40d      	bmi.n	10005672 <_malloc_r+0x52>
10005656:	2a0b      	cmp	r2, #11
10005658:	d902      	bls.n	10005660 <_malloc_r+0x40>
1000565a:	600a      	str	r2, [r1, #0]
1000565c:	188b      	adds	r3, r1, r2
1000565e:	e01f      	b.n	100056a0 <_malloc_r+0x80>
10005660:	428b      	cmp	r3, r1
10005662:	d102      	bne.n	1000566a <_malloc_r+0x4a>
10005664:	685a      	ldr	r2, [r3, #4]
10005666:	6002      	str	r2, [r0, #0]
10005668:	e01b      	b.n	100056a2 <_malloc_r+0x82>
1000566a:	684a      	ldr	r2, [r1, #4]
1000566c:	605a      	str	r2, [r3, #4]
1000566e:	1c0b      	adds	r3, r1, #0
10005670:	e017      	b.n	100056a2 <_malloc_r+0x82>
10005672:	1c0b      	adds	r3, r1, #0
10005674:	6849      	ldr	r1, [r1, #4]
10005676:	e7e9      	b.n	1000564c <_malloc_r+0x2c>
10005678:	4e14      	ldr	r6, [pc, #80]	; (100056cc <_malloc_r+0xac>)
1000567a:	6833      	ldr	r3, [r6, #0]
1000567c:	2b00      	cmp	r3, #0
1000567e:	d103      	bne.n	10005688 <_malloc_r+0x68>
10005680:	1c28      	adds	r0, r5, #0
10005682:	f000 f825 	bl	100056d0 <_sbrk_r>
10005686:	6030      	str	r0, [r6, #0]
10005688:	1c28      	adds	r0, r5, #0
1000568a:	1c21      	adds	r1, r4, #0
1000568c:	f000 f820 	bl	100056d0 <_sbrk_r>
10005690:	1c03      	adds	r3, r0, #0
10005692:	1c42      	adds	r2, r0, #1
10005694:	d0d0      	beq.n	10005638 <_malloc_r+0x18>
10005696:	2203      	movs	r2, #3
10005698:	1cc6      	adds	r6, r0, #3
1000569a:	4396      	bics	r6, r2
1000569c:	4286      	cmp	r6, r0
1000569e:	d10a      	bne.n	100056b6 <_malloc_r+0x96>
100056a0:	601c      	str	r4, [r3, #0]
100056a2:	1c18      	adds	r0, r3, #0
100056a4:	2107      	movs	r1, #7
100056a6:	300b      	adds	r0, #11
100056a8:	1d1a      	adds	r2, r3, #4
100056aa:	4388      	bics	r0, r1
100056ac:	1a82      	subs	r2, r0, r2
100056ae:	d00a      	beq.n	100056c6 <_malloc_r+0xa6>
100056b0:	4251      	negs	r1, r2
100056b2:	5099      	str	r1, [r3, r2]
100056b4:	e007      	b.n	100056c6 <_malloc_r+0xa6>
100056b6:	1a31      	subs	r1, r6, r0
100056b8:	1c28      	adds	r0, r5, #0
100056ba:	f000 f809 	bl	100056d0 <_sbrk_r>
100056be:	1c43      	adds	r3, r0, #1
100056c0:	d0ba      	beq.n	10005638 <_malloc_r+0x18>
100056c2:	1c33      	adds	r3, r6, #0
100056c4:	e7ec      	b.n	100056a0 <_malloc_r+0x80>
100056c6:	bd70      	pop	{r4, r5, r6, pc}
100056c8:	200006a4 	.word	0x200006a4
100056cc:	200006a0 	.word	0x200006a0

100056d0 <_sbrk_r>:
100056d0:	b538      	push	{r3, r4, r5, lr}
100056d2:	2300      	movs	r3, #0
100056d4:	4c06      	ldr	r4, [pc, #24]	; (100056f0 <_sbrk_r+0x20>)
100056d6:	1c05      	adds	r5, r0, #0
100056d8:	1c08      	adds	r0, r1, #0
100056da:	6023      	str	r3, [r4, #0]
100056dc:	f7fc fb2c 	bl	10001d38 <_sbrk>
100056e0:	1c43      	adds	r3, r0, #1
100056e2:	d103      	bne.n	100056ec <_sbrk_r+0x1c>
100056e4:	6823      	ldr	r3, [r4, #0]
100056e6:	2b00      	cmp	r3, #0
100056e8:	d000      	beq.n	100056ec <_sbrk_r+0x1c>
100056ea:	602b      	str	r3, [r5, #0]
100056ec:	bd38      	pop	{r3, r4, r5, pc}
100056ee:	46c0      	nop			; (mov r8, r8)
100056f0:	200007cc 	.word	0x200007cc

100056f4 <memset>:
100056f4:	1c03      	adds	r3, r0, #0
100056f6:	1882      	adds	r2, r0, r2
100056f8:	4293      	cmp	r3, r2
100056fa:	d002      	beq.n	10005702 <memset+0xe>
100056fc:	7019      	strb	r1, [r3, #0]
100056fe:	3301      	adds	r3, #1
10005700:	e7fa      	b.n	100056f8 <memset+0x4>
10005702:	4770      	bx	lr

10005704 <__gnu_thumb1_case_uqi>:
10005704:	b402      	push	{r1}
10005706:	4671      	mov	r1, lr
10005708:	0849      	lsrs	r1, r1, #1
1000570a:	0049      	lsls	r1, r1, #1
1000570c:	5c09      	ldrb	r1, [r1, r0]
1000570e:	0049      	lsls	r1, r1, #1
10005710:	448e      	add	lr, r1
10005712:	bc02      	pop	{r1}
10005714:	4770      	bx	lr
10005716:	46c0      	nop			; (mov r8, r8)

10005718 <__aeabi_cdrcmple>:
10005718:	4684      	mov	ip, r0
1000571a:	1c10      	adds	r0, r2, #0
1000571c:	4662      	mov	r2, ip
1000571e:	468c      	mov	ip, r1
10005720:	1c19      	adds	r1, r3, #0
10005722:	4663      	mov	r3, ip
10005724:	e000      	b.n	10005728 <__aeabi_cdcmpeq>
10005726:	46c0      	nop			; (mov r8, r8)

10005728 <__aeabi_cdcmpeq>:
10005728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1000572a:	f000 ff33 	bl	10006594 <__ledf2>
1000572e:	2800      	cmp	r0, #0
10005730:	d401      	bmi.n	10005736 <__aeabi_cdcmpeq+0xe>
10005732:	2100      	movs	r1, #0
10005734:	42c8      	cmn	r0, r1
10005736:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10005738 <__aeabi_dcmpeq>:
10005738:	b510      	push	{r4, lr}
1000573a:	f000 fe77 	bl	1000642c <__eqdf2>
1000573e:	4240      	negs	r0, r0
10005740:	3001      	adds	r0, #1
10005742:	bd10      	pop	{r4, pc}

10005744 <__aeabi_dcmplt>:
10005744:	b510      	push	{r4, lr}
10005746:	f000 ff25 	bl	10006594 <__ledf2>
1000574a:	2800      	cmp	r0, #0
1000574c:	db01      	blt.n	10005752 <__aeabi_dcmplt+0xe>
1000574e:	2000      	movs	r0, #0
10005750:	bd10      	pop	{r4, pc}
10005752:	2001      	movs	r0, #1
10005754:	bd10      	pop	{r4, pc}
10005756:	46c0      	nop			; (mov r8, r8)

10005758 <__aeabi_dcmple>:
10005758:	b510      	push	{r4, lr}
1000575a:	f000 ff1b 	bl	10006594 <__ledf2>
1000575e:	2800      	cmp	r0, #0
10005760:	dd01      	ble.n	10005766 <__aeabi_dcmple+0xe>
10005762:	2000      	movs	r0, #0
10005764:	bd10      	pop	{r4, pc}
10005766:	2001      	movs	r0, #1
10005768:	bd10      	pop	{r4, pc}
1000576a:	46c0      	nop			; (mov r8, r8)

1000576c <__aeabi_dcmpgt>:
1000576c:	b510      	push	{r4, lr}
1000576e:	f000 fea1 	bl	100064b4 <__gedf2>
10005772:	2800      	cmp	r0, #0
10005774:	dc01      	bgt.n	1000577a <__aeabi_dcmpgt+0xe>
10005776:	2000      	movs	r0, #0
10005778:	bd10      	pop	{r4, pc}
1000577a:	2001      	movs	r0, #1
1000577c:	bd10      	pop	{r4, pc}
1000577e:	46c0      	nop			; (mov r8, r8)

10005780 <__aeabi_dcmpge>:
10005780:	b510      	push	{r4, lr}
10005782:	f000 fe97 	bl	100064b4 <__gedf2>
10005786:	2800      	cmp	r0, #0
10005788:	da01      	bge.n	1000578e <__aeabi_dcmpge+0xe>
1000578a:	2000      	movs	r0, #0
1000578c:	bd10      	pop	{r4, pc}
1000578e:	2001      	movs	r0, #1
10005790:	bd10      	pop	{r4, pc}
10005792:	46c0      	nop			; (mov r8, r8)

10005794 <__aeabi_dadd>:
10005794:	b5f0      	push	{r4, r5, r6, r7, lr}
10005796:	4645      	mov	r5, r8
10005798:	4657      	mov	r7, sl
1000579a:	464e      	mov	r6, r9
1000579c:	4694      	mov	ip, r2
1000579e:	004c      	lsls	r4, r1, #1
100057a0:	030a      	lsls	r2, r1, #12
100057a2:	0fc9      	lsrs	r1, r1, #31
100057a4:	b4e0      	push	{r5, r6, r7}
100057a6:	4688      	mov	r8, r1
100057a8:	1c0e      	adds	r6, r1, #0
100057aa:	0319      	lsls	r1, r3, #12
100057ac:	0f47      	lsrs	r7, r0, #29
100057ae:	00c5      	lsls	r5, r0, #3
100057b0:	0a48      	lsrs	r0, r1, #9
100057b2:	4661      	mov	r1, ip
100057b4:	0f49      	lsrs	r1, r1, #29
100057b6:	4301      	orrs	r1, r0
100057b8:	4660      	mov	r0, ip
100057ba:	0a52      	lsrs	r2, r2, #9
100057bc:	4317      	orrs	r7, r2
100057be:	00c0      	lsls	r0, r0, #3
100057c0:	005a      	lsls	r2, r3, #1
100057c2:	0d64      	lsrs	r4, r4, #21
100057c4:	0d52      	lsrs	r2, r2, #21
100057c6:	0fdb      	lsrs	r3, r3, #31
100057c8:	4684      	mov	ip, r0
100057ca:	4598      	cmp	r8, r3
100057cc:	d100      	bne.n	100057d0 <__aeabi_dadd+0x3c>
100057ce:	e0a7      	b.n	10005920 <__aeabi_dadd+0x18c>
100057d0:	1aa0      	subs	r0, r4, r2
100057d2:	2800      	cmp	r0, #0
100057d4:	dc00      	bgt.n	100057d8 <__aeabi_dadd+0x44>
100057d6:	e101      	b.n	100059dc <__aeabi_dadd+0x248>
100057d8:	2a00      	cmp	r2, #0
100057da:	d13d      	bne.n	10005858 <__aeabi_dadd+0xc4>
100057dc:	4663      	mov	r3, ip
100057de:	430b      	orrs	r3, r1
100057e0:	d000      	beq.n	100057e4 <__aeabi_dadd+0x50>
100057e2:	e0d4      	b.n	1000598e <__aeabi_dadd+0x1fa>
100057e4:	076b      	lsls	r3, r5, #29
100057e6:	d100      	bne.n	100057ea <__aeabi_dadd+0x56>
100057e8:	e088      	b.n	100058fc <__aeabi_dadd+0x168>
100057ea:	230f      	movs	r3, #15
100057ec:	402b      	ands	r3, r5
100057ee:	2b04      	cmp	r3, #4
100057f0:	d100      	bne.n	100057f4 <__aeabi_dadd+0x60>
100057f2:	e083      	b.n	100058fc <__aeabi_dadd+0x168>
100057f4:	1d2a      	adds	r2, r5, #4
100057f6:	42aa      	cmp	r2, r5
100057f8:	41ad      	sbcs	r5, r5
100057fa:	2380      	movs	r3, #128	; 0x80
100057fc:	426d      	negs	r5, r5
100057fe:	197f      	adds	r7, r7, r5
10005800:	041b      	lsls	r3, r3, #16
10005802:	403b      	ands	r3, r7
10005804:	4646      	mov	r6, r8
10005806:	1c15      	adds	r5, r2, #0
10005808:	2b00      	cmp	r3, #0
1000580a:	d100      	bne.n	1000580e <__aeabi_dadd+0x7a>
1000580c:	e07c      	b.n	10005908 <__aeabi_dadd+0x174>
1000580e:	4bcc      	ldr	r3, [pc, #816]	; (10005b40 <__aeabi_dadd+0x3ac>)
10005810:	3401      	adds	r4, #1
10005812:	429c      	cmp	r4, r3
10005814:	d100      	bne.n	10005818 <__aeabi_dadd+0x84>
10005816:	e0fd      	b.n	10005a14 <__aeabi_dadd+0x280>
10005818:	1c3a      	adds	r2, r7, #0
1000581a:	4bca      	ldr	r3, [pc, #808]	; (10005b44 <__aeabi_dadd+0x3b0>)
1000581c:	08ed      	lsrs	r5, r5, #3
1000581e:	401a      	ands	r2, r3
10005820:	0750      	lsls	r0, r2, #29
10005822:	0564      	lsls	r4, r4, #21
10005824:	0252      	lsls	r2, r2, #9
10005826:	4305      	orrs	r5, r0
10005828:	0b12      	lsrs	r2, r2, #12
1000582a:	0d64      	lsrs	r4, r4, #21
1000582c:	2100      	movs	r1, #0
1000582e:	0312      	lsls	r2, r2, #12
10005830:	0d0b      	lsrs	r3, r1, #20
10005832:	051b      	lsls	r3, r3, #20
10005834:	0564      	lsls	r4, r4, #21
10005836:	0b12      	lsrs	r2, r2, #12
10005838:	431a      	orrs	r2, r3
1000583a:	0863      	lsrs	r3, r4, #1
1000583c:	4cc2      	ldr	r4, [pc, #776]	; (10005b48 <__aeabi_dadd+0x3b4>)
1000583e:	07f6      	lsls	r6, r6, #31
10005840:	4014      	ands	r4, r2
10005842:	431c      	orrs	r4, r3
10005844:	0064      	lsls	r4, r4, #1
10005846:	0864      	lsrs	r4, r4, #1
10005848:	4334      	orrs	r4, r6
1000584a:	1c28      	adds	r0, r5, #0
1000584c:	1c21      	adds	r1, r4, #0
1000584e:	bc1c      	pop	{r2, r3, r4}
10005850:	4690      	mov	r8, r2
10005852:	4699      	mov	r9, r3
10005854:	46a2      	mov	sl, r4
10005856:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005858:	4bb9      	ldr	r3, [pc, #740]	; (10005b40 <__aeabi_dadd+0x3ac>)
1000585a:	429c      	cmp	r4, r3
1000585c:	d0c2      	beq.n	100057e4 <__aeabi_dadd+0x50>
1000585e:	2380      	movs	r3, #128	; 0x80
10005860:	041b      	lsls	r3, r3, #16
10005862:	4319      	orrs	r1, r3
10005864:	2838      	cmp	r0, #56	; 0x38
10005866:	dd00      	ble.n	1000586a <__aeabi_dadd+0xd6>
10005868:	e0ec      	b.n	10005a44 <__aeabi_dadd+0x2b0>
1000586a:	281f      	cmp	r0, #31
1000586c:	dd00      	ble.n	10005870 <__aeabi_dadd+0xdc>
1000586e:	e121      	b.n	10005ab4 <__aeabi_dadd+0x320>
10005870:	2220      	movs	r2, #32
10005872:	1c0e      	adds	r6, r1, #0
10005874:	4663      	mov	r3, ip
10005876:	1a12      	subs	r2, r2, r0
10005878:	4096      	lsls	r6, r2
1000587a:	40c3      	lsrs	r3, r0
1000587c:	4333      	orrs	r3, r6
1000587e:	4666      	mov	r6, ip
10005880:	4096      	lsls	r6, r2
10005882:	1c32      	adds	r2, r6, #0
10005884:	1e56      	subs	r6, r2, #1
10005886:	41b2      	sbcs	r2, r6
10005888:	4313      	orrs	r3, r2
1000588a:	1c0a      	adds	r2, r1, #0
1000588c:	40c2      	lsrs	r2, r0
1000588e:	1aeb      	subs	r3, r5, r3
10005890:	429d      	cmp	r5, r3
10005892:	41b6      	sbcs	r6, r6
10005894:	1c1d      	adds	r5, r3, #0
10005896:	1aba      	subs	r2, r7, r2
10005898:	4276      	negs	r6, r6
1000589a:	1b97      	subs	r7, r2, r6
1000589c:	023b      	lsls	r3, r7, #8
1000589e:	d400      	bmi.n	100058a2 <__aeabi_dadd+0x10e>
100058a0:	e097      	b.n	100059d2 <__aeabi_dadd+0x23e>
100058a2:	027a      	lsls	r2, r7, #9
100058a4:	0a56      	lsrs	r6, r2, #9
100058a6:	2e00      	cmp	r6, #0
100058a8:	d100      	bne.n	100058ac <__aeabi_dadd+0x118>
100058aa:	e0b6      	b.n	10005a1a <__aeabi_dadd+0x286>
100058ac:	1c30      	adds	r0, r6, #0
100058ae:	f7fe f96b 	bl	10003b88 <__clzsi2>
100058b2:	1c03      	adds	r3, r0, #0
100058b4:	3b08      	subs	r3, #8
100058b6:	2b1f      	cmp	r3, #31
100058b8:	dd00      	ble.n	100058bc <__aeabi_dadd+0x128>
100058ba:	e0b7      	b.n	10005a2c <__aeabi_dadd+0x298>
100058bc:	409e      	lsls	r6, r3
100058be:	1c37      	adds	r7, r6, #0
100058c0:	2628      	movs	r6, #40	; 0x28
100058c2:	1c2a      	adds	r2, r5, #0
100058c4:	1a36      	subs	r6, r6, r0
100058c6:	40f2      	lsrs	r2, r6
100058c8:	1c16      	adds	r6, r2, #0
100058ca:	409d      	lsls	r5, r3
100058cc:	433e      	orrs	r6, r7
100058ce:	429c      	cmp	r4, r3
100058d0:	dd00      	ble.n	100058d4 <__aeabi_dadd+0x140>
100058d2:	e0b2      	b.n	10005a3a <__aeabi_dadd+0x2a6>
100058d4:	1b1c      	subs	r4, r3, r4
100058d6:	1c62      	adds	r2, r4, #1
100058d8:	2a1f      	cmp	r2, #31
100058da:	dd00      	ble.n	100058de <__aeabi_dadd+0x14a>
100058dc:	e0d8      	b.n	10005a90 <__aeabi_dadd+0x2fc>
100058de:	231f      	movs	r3, #31
100058e0:	1c29      	adds	r1, r5, #0
100058e2:	1b1c      	subs	r4, r3, r4
100058e4:	1c33      	adds	r3, r6, #0
100058e6:	40a5      	lsls	r5, r4
100058e8:	40a3      	lsls	r3, r4
100058ea:	40d1      	lsrs	r1, r2
100058ec:	1e6c      	subs	r4, r5, #1
100058ee:	41a5      	sbcs	r5, r4
100058f0:	40d6      	lsrs	r6, r2
100058f2:	4319      	orrs	r1, r3
100058f4:	430d      	orrs	r5, r1
100058f6:	1c37      	adds	r7, r6, #0
100058f8:	2400      	movs	r4, #0
100058fa:	e773      	b.n	100057e4 <__aeabi_dadd+0x50>
100058fc:	2380      	movs	r3, #128	; 0x80
100058fe:	041b      	lsls	r3, r3, #16
10005900:	403b      	ands	r3, r7
10005902:	4646      	mov	r6, r8
10005904:	d000      	beq.n	10005908 <__aeabi_dadd+0x174>
10005906:	e782      	b.n	1000580e <__aeabi_dadd+0x7a>
10005908:	4b8d      	ldr	r3, [pc, #564]	; (10005b40 <__aeabi_dadd+0x3ac>)
1000590a:	08ed      	lsrs	r5, r5, #3
1000590c:	0778      	lsls	r0, r7, #29
1000590e:	4305      	orrs	r5, r0
10005910:	08fa      	lsrs	r2, r7, #3
10005912:	429c      	cmp	r4, r3
10005914:	d032      	beq.n	1000597c <__aeabi_dadd+0x1e8>
10005916:	0312      	lsls	r2, r2, #12
10005918:	0564      	lsls	r4, r4, #21
1000591a:	0b12      	lsrs	r2, r2, #12
1000591c:	0d64      	lsrs	r4, r4, #21
1000591e:	e785      	b.n	1000582c <__aeabi_dadd+0x98>
10005920:	1aa3      	subs	r3, r4, r2
10005922:	2b00      	cmp	r3, #0
10005924:	dc00      	bgt.n	10005928 <__aeabi_dadd+0x194>
10005926:	e094      	b.n	10005a52 <__aeabi_dadd+0x2be>
10005928:	2a00      	cmp	r2, #0
1000592a:	d03c      	beq.n	100059a6 <__aeabi_dadd+0x212>
1000592c:	4a84      	ldr	r2, [pc, #528]	; (10005b40 <__aeabi_dadd+0x3ac>)
1000592e:	4294      	cmp	r4, r2
10005930:	d100      	bne.n	10005934 <__aeabi_dadd+0x1a0>
10005932:	e757      	b.n	100057e4 <__aeabi_dadd+0x50>
10005934:	2280      	movs	r2, #128	; 0x80
10005936:	0412      	lsls	r2, r2, #16
10005938:	4311      	orrs	r1, r2
1000593a:	2b38      	cmp	r3, #56	; 0x38
1000593c:	dc00      	bgt.n	10005940 <__aeabi_dadd+0x1ac>
1000593e:	e105      	b.n	10005b4c <__aeabi_dadd+0x3b8>
10005940:	4663      	mov	r3, ip
10005942:	4319      	orrs	r1, r3
10005944:	1e48      	subs	r0, r1, #1
10005946:	4181      	sbcs	r1, r0
10005948:	2200      	movs	r2, #0
1000594a:	b2c8      	uxtb	r0, r1
1000594c:	1940      	adds	r0, r0, r5
1000594e:	42a8      	cmp	r0, r5
10005950:	419b      	sbcs	r3, r3
10005952:	1c05      	adds	r5, r0, #0
10005954:	19d2      	adds	r2, r2, r7
10005956:	425b      	negs	r3, r3
10005958:	18d7      	adds	r7, r2, r3
1000595a:	023b      	lsls	r3, r7, #8
1000595c:	d539      	bpl.n	100059d2 <__aeabi_dadd+0x23e>
1000595e:	4b78      	ldr	r3, [pc, #480]	; (10005b40 <__aeabi_dadd+0x3ac>)
10005960:	3401      	adds	r4, #1
10005962:	429c      	cmp	r4, r3
10005964:	d100      	bne.n	10005968 <__aeabi_dadd+0x1d4>
10005966:	e14c      	b.n	10005c02 <__aeabi_dadd+0x46e>
10005968:	2001      	movs	r0, #1
1000596a:	4a76      	ldr	r2, [pc, #472]	; (10005b44 <__aeabi_dadd+0x3b0>)
1000596c:	086b      	lsrs	r3, r5, #1
1000596e:	403a      	ands	r2, r7
10005970:	4028      	ands	r0, r5
10005972:	4318      	orrs	r0, r3
10005974:	07d5      	lsls	r5, r2, #31
10005976:	4305      	orrs	r5, r0
10005978:	0857      	lsrs	r7, r2, #1
1000597a:	e733      	b.n	100057e4 <__aeabi_dadd+0x50>
1000597c:	1c2b      	adds	r3, r5, #0
1000597e:	4313      	orrs	r3, r2
10005980:	d048      	beq.n	10005a14 <__aeabi_dadd+0x280>
10005982:	2380      	movs	r3, #128	; 0x80
10005984:	031b      	lsls	r3, r3, #12
10005986:	431a      	orrs	r2, r3
10005988:	0312      	lsls	r2, r2, #12
1000598a:	0b12      	lsrs	r2, r2, #12
1000598c:	e74e      	b.n	1000582c <__aeabi_dadd+0x98>
1000598e:	3801      	subs	r0, #1
10005990:	2800      	cmp	r0, #0
10005992:	d178      	bne.n	10005a86 <__aeabi_dadd+0x2f2>
10005994:	4663      	mov	r3, ip
10005996:	1aee      	subs	r6, r5, r3
10005998:	42b5      	cmp	r5, r6
1000599a:	419b      	sbcs	r3, r3
1000599c:	1a7a      	subs	r2, r7, r1
1000599e:	425b      	negs	r3, r3
100059a0:	1ad7      	subs	r7, r2, r3
100059a2:	1c35      	adds	r5, r6, #0
100059a4:	e77a      	b.n	1000589c <__aeabi_dadd+0x108>
100059a6:	1c02      	adds	r2, r0, #0
100059a8:	430a      	orrs	r2, r1
100059aa:	d100      	bne.n	100059ae <__aeabi_dadd+0x21a>
100059ac:	e71a      	b.n	100057e4 <__aeabi_dadd+0x50>
100059ae:	3b01      	subs	r3, #1
100059b0:	2b00      	cmp	r3, #0
100059b2:	d000      	beq.n	100059b6 <__aeabi_dadd+0x222>
100059b4:	e0f2      	b.n	10005b9c <__aeabi_dadd+0x408>
100059b6:	1940      	adds	r0, r0, r5
100059b8:	42a8      	cmp	r0, r5
100059ba:	419b      	sbcs	r3, r3
100059bc:	19ca      	adds	r2, r1, r7
100059be:	425b      	negs	r3, r3
100059c0:	18d7      	adds	r7, r2, r3
100059c2:	1c05      	adds	r5, r0, #0
100059c4:	e7c9      	b.n	1000595a <__aeabi_dadd+0x1c6>
100059c6:	1c13      	adds	r3, r2, #0
100059c8:	4333      	orrs	r3, r6
100059ca:	d100      	bne.n	100059ce <__aeabi_dadd+0x23a>
100059cc:	e118      	b.n	10005c00 <__aeabi_dadd+0x46c>
100059ce:	1c17      	adds	r7, r2, #0
100059d0:	1c35      	adds	r5, r6, #0
100059d2:	4646      	mov	r6, r8
100059d4:	076b      	lsls	r3, r5, #29
100059d6:	d000      	beq.n	100059da <__aeabi_dadd+0x246>
100059d8:	e707      	b.n	100057ea <__aeabi_dadd+0x56>
100059da:	e795      	b.n	10005908 <__aeabi_dadd+0x174>
100059dc:	2800      	cmp	r0, #0
100059de:	d17a      	bne.n	10005ad6 <__aeabi_dadd+0x342>
100059e0:	1c62      	adds	r2, r4, #1
100059e2:	0552      	lsls	r2, r2, #21
100059e4:	0d52      	lsrs	r2, r2, #21
100059e6:	2a01      	cmp	r2, #1
100059e8:	dc00      	bgt.n	100059ec <__aeabi_dadd+0x258>
100059ea:	e0fb      	b.n	10005be4 <__aeabi_dadd+0x450>
100059ec:	4662      	mov	r2, ip
100059ee:	1aaa      	subs	r2, r5, r2
100059f0:	4295      	cmp	r5, r2
100059f2:	41b6      	sbcs	r6, r6
100059f4:	4691      	mov	r9, r2
100059f6:	1a78      	subs	r0, r7, r1
100059f8:	4272      	negs	r2, r6
100059fa:	1a86      	subs	r6, r0, r2
100059fc:	0232      	lsls	r2, r6, #8
100059fe:	d400      	bmi.n	10005a02 <__aeabi_dadd+0x26e>
10005a00:	e093      	b.n	10005b2a <__aeabi_dadd+0x396>
10005a02:	4662      	mov	r2, ip
10005a04:	1b55      	subs	r5, r2, r5
10005a06:	45ac      	cmp	ip, r5
10005a08:	4180      	sbcs	r0, r0
10005a0a:	1bcf      	subs	r7, r1, r7
10005a0c:	4240      	negs	r0, r0
10005a0e:	1a3e      	subs	r6, r7, r0
10005a10:	4698      	mov	r8, r3
10005a12:	e748      	b.n	100058a6 <__aeabi_dadd+0x112>
10005a14:	2200      	movs	r2, #0
10005a16:	2500      	movs	r5, #0
10005a18:	e708      	b.n	1000582c <__aeabi_dadd+0x98>
10005a1a:	1c28      	adds	r0, r5, #0
10005a1c:	f7fe f8b4 	bl	10003b88 <__clzsi2>
10005a20:	3020      	adds	r0, #32
10005a22:	1c03      	adds	r3, r0, #0
10005a24:	3b08      	subs	r3, #8
10005a26:	2b1f      	cmp	r3, #31
10005a28:	dc00      	bgt.n	10005a2c <__aeabi_dadd+0x298>
10005a2a:	e747      	b.n	100058bc <__aeabi_dadd+0x128>
10005a2c:	3828      	subs	r0, #40	; 0x28
10005a2e:	4085      	lsls	r5, r0
10005a30:	1c2e      	adds	r6, r5, #0
10005a32:	2500      	movs	r5, #0
10005a34:	429c      	cmp	r4, r3
10005a36:	dc00      	bgt.n	10005a3a <__aeabi_dadd+0x2a6>
10005a38:	e74c      	b.n	100058d4 <__aeabi_dadd+0x140>
10005a3a:	4a42      	ldr	r2, [pc, #264]	; (10005b44 <__aeabi_dadd+0x3b0>)
10005a3c:	1ae4      	subs	r4, r4, r3
10005a3e:	4016      	ands	r6, r2
10005a40:	1c37      	adds	r7, r6, #0
10005a42:	e6cf      	b.n	100057e4 <__aeabi_dadd+0x50>
10005a44:	4663      	mov	r3, ip
10005a46:	4319      	orrs	r1, r3
10005a48:	1e4b      	subs	r3, r1, #1
10005a4a:	4199      	sbcs	r1, r3
10005a4c:	2200      	movs	r2, #0
10005a4e:	b2cb      	uxtb	r3, r1
10005a50:	e71d      	b.n	1000588e <__aeabi_dadd+0xfa>
10005a52:	2b00      	cmp	r3, #0
10005a54:	d000      	beq.n	10005a58 <__aeabi_dadd+0x2c4>
10005a56:	e0f2      	b.n	10005c3e <__aeabi_dadd+0x4aa>
10005a58:	1c60      	adds	r0, r4, #1
10005a5a:	0543      	lsls	r3, r0, #21
10005a5c:	0d5b      	lsrs	r3, r3, #21
10005a5e:	2b01      	cmp	r3, #1
10005a60:	dc00      	bgt.n	10005a64 <__aeabi_dadd+0x2d0>
10005a62:	e0a4      	b.n	10005bae <__aeabi_dadd+0x41a>
10005a64:	4b36      	ldr	r3, [pc, #216]	; (10005b40 <__aeabi_dadd+0x3ac>)
10005a66:	4298      	cmp	r0, r3
10005a68:	d100      	bne.n	10005a6c <__aeabi_dadd+0x2d8>
10005a6a:	e121      	b.n	10005cb0 <__aeabi_dadd+0x51c>
10005a6c:	4663      	mov	r3, ip
10005a6e:	195c      	adds	r4, r3, r5
10005a70:	42ac      	cmp	r4, r5
10005a72:	419b      	sbcs	r3, r3
10005a74:	19cf      	adds	r7, r1, r7
10005a76:	425b      	negs	r3, r3
10005a78:	18fa      	adds	r2, r7, r3
10005a7a:	0864      	lsrs	r4, r4, #1
10005a7c:	07d5      	lsls	r5, r2, #31
10005a7e:	4325      	orrs	r5, r4
10005a80:	0857      	lsrs	r7, r2, #1
10005a82:	1c04      	adds	r4, r0, #0
10005a84:	e6ae      	b.n	100057e4 <__aeabi_dadd+0x50>
10005a86:	4b2e      	ldr	r3, [pc, #184]	; (10005b40 <__aeabi_dadd+0x3ac>)
10005a88:	429c      	cmp	r4, r3
10005a8a:	d000      	beq.n	10005a8e <__aeabi_dadd+0x2fa>
10005a8c:	e6ea      	b.n	10005864 <__aeabi_dadd+0xd0>
10005a8e:	e6a9      	b.n	100057e4 <__aeabi_dadd+0x50>
10005a90:	1c21      	adds	r1, r4, #0
10005a92:	1c33      	adds	r3, r6, #0
10005a94:	391f      	subs	r1, #31
10005a96:	40cb      	lsrs	r3, r1
10005a98:	1c19      	adds	r1, r3, #0
10005a9a:	2a20      	cmp	r2, #32
10005a9c:	d100      	bne.n	10005aa0 <__aeabi_dadd+0x30c>
10005a9e:	e082      	b.n	10005ba6 <__aeabi_dadd+0x412>
10005aa0:	233f      	movs	r3, #63	; 0x3f
10005aa2:	1b1c      	subs	r4, r3, r4
10005aa4:	40a6      	lsls	r6, r4
10005aa6:	4335      	orrs	r5, r6
10005aa8:	1e6e      	subs	r6, r5, #1
10005aaa:	41b5      	sbcs	r5, r6
10005aac:	2700      	movs	r7, #0
10005aae:	430d      	orrs	r5, r1
10005ab0:	2400      	movs	r4, #0
10005ab2:	e78e      	b.n	100059d2 <__aeabi_dadd+0x23e>
10005ab4:	1c03      	adds	r3, r0, #0
10005ab6:	1c0e      	adds	r6, r1, #0
10005ab8:	3b20      	subs	r3, #32
10005aba:	40de      	lsrs	r6, r3
10005abc:	2820      	cmp	r0, #32
10005abe:	d074      	beq.n	10005baa <__aeabi_dadd+0x416>
10005ac0:	2340      	movs	r3, #64	; 0x40
10005ac2:	1a1b      	subs	r3, r3, r0
10005ac4:	4099      	lsls	r1, r3
10005ac6:	1c0b      	adds	r3, r1, #0
10005ac8:	4662      	mov	r2, ip
10005aca:	4313      	orrs	r3, r2
10005acc:	1e59      	subs	r1, r3, #1
10005ace:	418b      	sbcs	r3, r1
10005ad0:	2200      	movs	r2, #0
10005ad2:	4333      	orrs	r3, r6
10005ad4:	e6db      	b.n	1000588e <__aeabi_dadd+0xfa>
10005ad6:	2c00      	cmp	r4, #0
10005ad8:	d050      	beq.n	10005b7c <__aeabi_dadd+0x3e8>
10005ada:	4c19      	ldr	r4, [pc, #100]	; (10005b40 <__aeabi_dadd+0x3ac>)
10005adc:	42a2      	cmp	r2, r4
10005ade:	d100      	bne.n	10005ae2 <__aeabi_dadd+0x34e>
10005ae0:	e0a8      	b.n	10005c34 <__aeabi_dadd+0x4a0>
10005ae2:	2480      	movs	r4, #128	; 0x80
10005ae4:	0424      	lsls	r4, r4, #16
10005ae6:	4240      	negs	r0, r0
10005ae8:	4327      	orrs	r7, r4
10005aea:	2838      	cmp	r0, #56	; 0x38
10005aec:	dd00      	ble.n	10005af0 <__aeabi_dadd+0x35c>
10005aee:	e0d9      	b.n	10005ca4 <__aeabi_dadd+0x510>
10005af0:	281f      	cmp	r0, #31
10005af2:	dd00      	ble.n	10005af6 <__aeabi_dadd+0x362>
10005af4:	e139      	b.n	10005d6a <__aeabi_dadd+0x5d6>
10005af6:	2420      	movs	r4, #32
10005af8:	1c3e      	adds	r6, r7, #0
10005afa:	1a24      	subs	r4, r4, r0
10005afc:	40a6      	lsls	r6, r4
10005afe:	46b0      	mov	r8, r6
10005b00:	1c2e      	adds	r6, r5, #0
10005b02:	46a1      	mov	r9, r4
10005b04:	40c6      	lsrs	r6, r0
10005b06:	4644      	mov	r4, r8
10005b08:	4326      	orrs	r6, r4
10005b0a:	464c      	mov	r4, r9
10005b0c:	40a5      	lsls	r5, r4
10005b0e:	1e6c      	subs	r4, r5, #1
10005b10:	41a5      	sbcs	r5, r4
10005b12:	40c7      	lsrs	r7, r0
10005b14:	4335      	orrs	r5, r6
10005b16:	4660      	mov	r0, ip
10005b18:	1b45      	subs	r5, r0, r5
10005b1a:	1bcf      	subs	r7, r1, r7
10005b1c:	45ac      	cmp	ip, r5
10005b1e:	4189      	sbcs	r1, r1
10005b20:	4249      	negs	r1, r1
10005b22:	1a7f      	subs	r7, r7, r1
10005b24:	1c14      	adds	r4, r2, #0
10005b26:	4698      	mov	r8, r3
10005b28:	e6b8      	b.n	1000589c <__aeabi_dadd+0x108>
10005b2a:	464b      	mov	r3, r9
10005b2c:	464d      	mov	r5, r9
10005b2e:	4333      	orrs	r3, r6
10005b30:	d000      	beq.n	10005b34 <__aeabi_dadd+0x3a0>
10005b32:	e6b8      	b.n	100058a6 <__aeabi_dadd+0x112>
10005b34:	2600      	movs	r6, #0
10005b36:	2700      	movs	r7, #0
10005b38:	2400      	movs	r4, #0
10005b3a:	2500      	movs	r5, #0
10005b3c:	e6e4      	b.n	10005908 <__aeabi_dadd+0x174>
10005b3e:	46c0      	nop			; (mov r8, r8)
10005b40:	000007ff 	.word	0x000007ff
10005b44:	ff7fffff 	.word	0xff7fffff
10005b48:	800fffff 	.word	0x800fffff
10005b4c:	2b1f      	cmp	r3, #31
10005b4e:	dc5b      	bgt.n	10005c08 <__aeabi_dadd+0x474>
10005b50:	2220      	movs	r2, #32
10005b52:	1c08      	adds	r0, r1, #0
10005b54:	1ad2      	subs	r2, r2, r3
10005b56:	4090      	lsls	r0, r2
10005b58:	4681      	mov	r9, r0
10005b5a:	4660      	mov	r0, ip
10005b5c:	4692      	mov	sl, r2
10005b5e:	40d8      	lsrs	r0, r3
10005b60:	464a      	mov	r2, r9
10005b62:	4310      	orrs	r0, r2
10005b64:	4681      	mov	r9, r0
10005b66:	4652      	mov	r2, sl
10005b68:	4660      	mov	r0, ip
10005b6a:	4090      	lsls	r0, r2
10005b6c:	1c02      	adds	r2, r0, #0
10005b6e:	1e50      	subs	r0, r2, #1
10005b70:	4182      	sbcs	r2, r0
10005b72:	4648      	mov	r0, r9
10005b74:	4310      	orrs	r0, r2
10005b76:	1c0a      	adds	r2, r1, #0
10005b78:	40da      	lsrs	r2, r3
10005b7a:	e6e7      	b.n	1000594c <__aeabi_dadd+0x1b8>
10005b7c:	1c3c      	adds	r4, r7, #0
10005b7e:	432c      	orrs	r4, r5
10005b80:	d058      	beq.n	10005c34 <__aeabi_dadd+0x4a0>
10005b82:	43c0      	mvns	r0, r0
10005b84:	2800      	cmp	r0, #0
10005b86:	d151      	bne.n	10005c2c <__aeabi_dadd+0x498>
10005b88:	4660      	mov	r0, ip
10005b8a:	1b45      	subs	r5, r0, r5
10005b8c:	45ac      	cmp	ip, r5
10005b8e:	4180      	sbcs	r0, r0
10005b90:	1bcf      	subs	r7, r1, r7
10005b92:	4240      	negs	r0, r0
10005b94:	1a3f      	subs	r7, r7, r0
10005b96:	1c14      	adds	r4, r2, #0
10005b98:	4698      	mov	r8, r3
10005b9a:	e67f      	b.n	1000589c <__aeabi_dadd+0x108>
10005b9c:	4a8f      	ldr	r2, [pc, #572]	; (10005ddc <__aeabi_dadd+0x648>)
10005b9e:	4294      	cmp	r4, r2
10005ba0:	d000      	beq.n	10005ba4 <__aeabi_dadd+0x410>
10005ba2:	e6ca      	b.n	1000593a <__aeabi_dadd+0x1a6>
10005ba4:	e61e      	b.n	100057e4 <__aeabi_dadd+0x50>
10005ba6:	2600      	movs	r6, #0
10005ba8:	e77d      	b.n	10005aa6 <__aeabi_dadd+0x312>
10005baa:	2300      	movs	r3, #0
10005bac:	e78c      	b.n	10005ac8 <__aeabi_dadd+0x334>
10005bae:	1c3b      	adds	r3, r7, #0
10005bb0:	432b      	orrs	r3, r5
10005bb2:	2c00      	cmp	r4, #0
10005bb4:	d000      	beq.n	10005bb8 <__aeabi_dadd+0x424>
10005bb6:	e0bd      	b.n	10005d34 <__aeabi_dadd+0x5a0>
10005bb8:	2b00      	cmp	r3, #0
10005bba:	d100      	bne.n	10005bbe <__aeabi_dadd+0x42a>
10005bbc:	e0f5      	b.n	10005daa <__aeabi_dadd+0x616>
10005bbe:	4663      	mov	r3, ip
10005bc0:	430b      	orrs	r3, r1
10005bc2:	d100      	bne.n	10005bc6 <__aeabi_dadd+0x432>
10005bc4:	e60e      	b.n	100057e4 <__aeabi_dadd+0x50>
10005bc6:	4663      	mov	r3, ip
10005bc8:	195b      	adds	r3, r3, r5
10005bca:	42ab      	cmp	r3, r5
10005bcc:	4180      	sbcs	r0, r0
10005bce:	19ca      	adds	r2, r1, r7
10005bd0:	4240      	negs	r0, r0
10005bd2:	1817      	adds	r7, r2, r0
10005bd4:	023a      	lsls	r2, r7, #8
10005bd6:	d400      	bmi.n	10005bda <__aeabi_dadd+0x446>
10005bd8:	e0fc      	b.n	10005dd4 <__aeabi_dadd+0x640>
10005bda:	4a81      	ldr	r2, [pc, #516]	; (10005de0 <__aeabi_dadd+0x64c>)
10005bdc:	1c1d      	adds	r5, r3, #0
10005bde:	4017      	ands	r7, r2
10005be0:	3401      	adds	r4, #1
10005be2:	e5ff      	b.n	100057e4 <__aeabi_dadd+0x50>
10005be4:	1c3a      	adds	r2, r7, #0
10005be6:	432a      	orrs	r2, r5
10005be8:	2c00      	cmp	r4, #0
10005bea:	d151      	bne.n	10005c90 <__aeabi_dadd+0x4fc>
10005bec:	2a00      	cmp	r2, #0
10005bee:	d000      	beq.n	10005bf2 <__aeabi_dadd+0x45e>
10005bf0:	e085      	b.n	10005cfe <__aeabi_dadd+0x56a>
10005bf2:	4662      	mov	r2, ip
10005bf4:	430a      	orrs	r2, r1
10005bf6:	d003      	beq.n	10005c00 <__aeabi_dadd+0x46c>
10005bf8:	1c0f      	adds	r7, r1, #0
10005bfa:	4665      	mov	r5, ip
10005bfc:	4698      	mov	r8, r3
10005bfe:	e5f1      	b.n	100057e4 <__aeabi_dadd+0x50>
10005c00:	2600      	movs	r6, #0
10005c02:	2700      	movs	r7, #0
10005c04:	2500      	movs	r5, #0
10005c06:	e67f      	b.n	10005908 <__aeabi_dadd+0x174>
10005c08:	1c18      	adds	r0, r3, #0
10005c0a:	1c0a      	adds	r2, r1, #0
10005c0c:	3820      	subs	r0, #32
10005c0e:	40c2      	lsrs	r2, r0
10005c10:	2b20      	cmp	r3, #32
10005c12:	d100      	bne.n	10005c16 <__aeabi_dadd+0x482>
10005c14:	e0a7      	b.n	10005d66 <__aeabi_dadd+0x5d2>
10005c16:	2040      	movs	r0, #64	; 0x40
10005c18:	1ac0      	subs	r0, r0, r3
10005c1a:	4081      	lsls	r1, r0
10005c1c:	1c08      	adds	r0, r1, #0
10005c1e:	4663      	mov	r3, ip
10005c20:	4318      	orrs	r0, r3
10005c22:	1e41      	subs	r1, r0, #1
10005c24:	4188      	sbcs	r0, r1
10005c26:	4310      	orrs	r0, r2
10005c28:	2200      	movs	r2, #0
10005c2a:	e68f      	b.n	1000594c <__aeabi_dadd+0x1b8>
10005c2c:	4c6b      	ldr	r4, [pc, #428]	; (10005ddc <__aeabi_dadd+0x648>)
10005c2e:	42a2      	cmp	r2, r4
10005c30:	d000      	beq.n	10005c34 <__aeabi_dadd+0x4a0>
10005c32:	e75a      	b.n	10005aea <__aeabi_dadd+0x356>
10005c34:	1c0f      	adds	r7, r1, #0
10005c36:	4665      	mov	r5, ip
10005c38:	1c14      	adds	r4, r2, #0
10005c3a:	4698      	mov	r8, r3
10005c3c:	e5d2      	b.n	100057e4 <__aeabi_dadd+0x50>
10005c3e:	2c00      	cmp	r4, #0
10005c40:	d13a      	bne.n	10005cb8 <__aeabi_dadd+0x524>
10005c42:	1c38      	adds	r0, r7, #0
10005c44:	4328      	orrs	r0, r5
10005c46:	d071      	beq.n	10005d2c <__aeabi_dadd+0x598>
10005c48:	43db      	mvns	r3, r3
10005c4a:	2b00      	cmp	r3, #0
10005c4c:	d018      	beq.n	10005c80 <__aeabi_dadd+0x4ec>
10005c4e:	4863      	ldr	r0, [pc, #396]	; (10005ddc <__aeabi_dadd+0x648>)
10005c50:	4282      	cmp	r2, r0
10005c52:	d06b      	beq.n	10005d2c <__aeabi_dadd+0x598>
10005c54:	2b38      	cmp	r3, #56	; 0x38
10005c56:	dd00      	ble.n	10005c5a <__aeabi_dadd+0x4c6>
10005c58:	e09d      	b.n	10005d96 <__aeabi_dadd+0x602>
10005c5a:	2b1f      	cmp	r3, #31
10005c5c:	dd00      	ble.n	10005c60 <__aeabi_dadd+0x4cc>
10005c5e:	e0a7      	b.n	10005db0 <__aeabi_dadd+0x61c>
10005c60:	2020      	movs	r0, #32
10005c62:	1c3c      	adds	r4, r7, #0
10005c64:	1ac0      	subs	r0, r0, r3
10005c66:	4084      	lsls	r4, r0
10005c68:	46a1      	mov	r9, r4
10005c6a:	1c2c      	adds	r4, r5, #0
10005c6c:	4682      	mov	sl, r0
10005c6e:	40dc      	lsrs	r4, r3
10005c70:	4648      	mov	r0, r9
10005c72:	4304      	orrs	r4, r0
10005c74:	4650      	mov	r0, sl
10005c76:	4085      	lsls	r5, r0
10005c78:	1e68      	subs	r0, r5, #1
10005c7a:	4185      	sbcs	r5, r0
10005c7c:	40df      	lsrs	r7, r3
10005c7e:	4325      	orrs	r5, r4
10005c80:	4465      	add	r5, ip
10005c82:	4565      	cmp	r5, ip
10005c84:	419b      	sbcs	r3, r3
10005c86:	187f      	adds	r7, r7, r1
10005c88:	425b      	negs	r3, r3
10005c8a:	18ff      	adds	r7, r7, r3
10005c8c:	1c14      	adds	r4, r2, #0
10005c8e:	e664      	b.n	1000595a <__aeabi_dadd+0x1c6>
10005c90:	2a00      	cmp	r2, #0
10005c92:	d119      	bne.n	10005cc8 <__aeabi_dadd+0x534>
10005c94:	4662      	mov	r2, ip
10005c96:	430a      	orrs	r2, r1
10005c98:	d077      	beq.n	10005d8a <__aeabi_dadd+0x5f6>
10005c9a:	1c0f      	adds	r7, r1, #0
10005c9c:	4665      	mov	r5, ip
10005c9e:	4698      	mov	r8, r3
10005ca0:	4c4e      	ldr	r4, [pc, #312]	; (10005ddc <__aeabi_dadd+0x648>)
10005ca2:	e59f      	b.n	100057e4 <__aeabi_dadd+0x50>
10005ca4:	433d      	orrs	r5, r7
10005ca6:	1e6f      	subs	r7, r5, #1
10005ca8:	41bd      	sbcs	r5, r7
10005caa:	2700      	movs	r7, #0
10005cac:	b2ed      	uxtb	r5, r5
10005cae:	e732      	b.n	10005b16 <__aeabi_dadd+0x382>
10005cb0:	1c04      	adds	r4, r0, #0
10005cb2:	2700      	movs	r7, #0
10005cb4:	2500      	movs	r5, #0
10005cb6:	e627      	b.n	10005908 <__aeabi_dadd+0x174>
10005cb8:	4848      	ldr	r0, [pc, #288]	; (10005ddc <__aeabi_dadd+0x648>)
10005cba:	4282      	cmp	r2, r0
10005cbc:	d036      	beq.n	10005d2c <__aeabi_dadd+0x598>
10005cbe:	2080      	movs	r0, #128	; 0x80
10005cc0:	0400      	lsls	r0, r0, #16
10005cc2:	425b      	negs	r3, r3
10005cc4:	4307      	orrs	r7, r0
10005cc6:	e7c5      	b.n	10005c54 <__aeabi_dadd+0x4c0>
10005cc8:	4662      	mov	r2, ip
10005cca:	430a      	orrs	r2, r1
10005ccc:	d049      	beq.n	10005d62 <__aeabi_dadd+0x5ce>
10005cce:	2480      	movs	r4, #128	; 0x80
10005cd0:	08ed      	lsrs	r5, r5, #3
10005cd2:	0778      	lsls	r0, r7, #29
10005cd4:	08fa      	lsrs	r2, r7, #3
10005cd6:	0324      	lsls	r4, r4, #12
10005cd8:	4328      	orrs	r0, r5
10005cda:	4222      	tst	r2, r4
10005cdc:	d009      	beq.n	10005cf2 <__aeabi_dadd+0x55e>
10005cde:	08ce      	lsrs	r6, r1, #3
10005ce0:	4226      	tst	r6, r4
10005ce2:	d106      	bne.n	10005cf2 <__aeabi_dadd+0x55e>
10005ce4:	4662      	mov	r2, ip
10005ce6:	074f      	lsls	r7, r1, #29
10005ce8:	1c38      	adds	r0, r7, #0
10005cea:	08d2      	lsrs	r2, r2, #3
10005cec:	4310      	orrs	r0, r2
10005cee:	4698      	mov	r8, r3
10005cf0:	1c32      	adds	r2, r6, #0
10005cf2:	00d2      	lsls	r2, r2, #3
10005cf4:	0f47      	lsrs	r7, r0, #29
10005cf6:	4317      	orrs	r7, r2
10005cf8:	00c5      	lsls	r5, r0, #3
10005cfa:	4c38      	ldr	r4, [pc, #224]	; (10005ddc <__aeabi_dadd+0x648>)
10005cfc:	e572      	b.n	100057e4 <__aeabi_dadd+0x50>
10005cfe:	4662      	mov	r2, ip
10005d00:	430a      	orrs	r2, r1
10005d02:	d100      	bne.n	10005d06 <__aeabi_dadd+0x572>
10005d04:	e56e      	b.n	100057e4 <__aeabi_dadd+0x50>
10005d06:	4662      	mov	r2, ip
10005d08:	1aae      	subs	r6, r5, r2
10005d0a:	42b5      	cmp	r5, r6
10005d0c:	4192      	sbcs	r2, r2
10005d0e:	1a78      	subs	r0, r7, r1
10005d10:	4252      	negs	r2, r2
10005d12:	1a82      	subs	r2, r0, r2
10005d14:	0210      	lsls	r0, r2, #8
10005d16:	d400      	bmi.n	10005d1a <__aeabi_dadd+0x586>
10005d18:	e655      	b.n	100059c6 <__aeabi_dadd+0x232>
10005d1a:	4662      	mov	r2, ip
10005d1c:	1b55      	subs	r5, r2, r5
10005d1e:	45ac      	cmp	ip, r5
10005d20:	4180      	sbcs	r0, r0
10005d22:	1bca      	subs	r2, r1, r7
10005d24:	4240      	negs	r0, r0
10005d26:	1a17      	subs	r7, r2, r0
10005d28:	4698      	mov	r8, r3
10005d2a:	e55b      	b.n	100057e4 <__aeabi_dadd+0x50>
10005d2c:	1c0f      	adds	r7, r1, #0
10005d2e:	4665      	mov	r5, ip
10005d30:	1c14      	adds	r4, r2, #0
10005d32:	e557      	b.n	100057e4 <__aeabi_dadd+0x50>
10005d34:	2b00      	cmp	r3, #0
10005d36:	d034      	beq.n	10005da2 <__aeabi_dadd+0x60e>
10005d38:	4663      	mov	r3, ip
10005d3a:	430b      	orrs	r3, r1
10005d3c:	d011      	beq.n	10005d62 <__aeabi_dadd+0x5ce>
10005d3e:	2480      	movs	r4, #128	; 0x80
10005d40:	08ed      	lsrs	r5, r5, #3
10005d42:	0778      	lsls	r0, r7, #29
10005d44:	08fa      	lsrs	r2, r7, #3
10005d46:	0324      	lsls	r4, r4, #12
10005d48:	4328      	orrs	r0, r5
10005d4a:	4222      	tst	r2, r4
10005d4c:	d0d1      	beq.n	10005cf2 <__aeabi_dadd+0x55e>
10005d4e:	08cb      	lsrs	r3, r1, #3
10005d50:	4223      	tst	r3, r4
10005d52:	d1ce      	bne.n	10005cf2 <__aeabi_dadd+0x55e>
10005d54:	4662      	mov	r2, ip
10005d56:	074f      	lsls	r7, r1, #29
10005d58:	1c38      	adds	r0, r7, #0
10005d5a:	08d2      	lsrs	r2, r2, #3
10005d5c:	4310      	orrs	r0, r2
10005d5e:	1c1a      	adds	r2, r3, #0
10005d60:	e7c7      	b.n	10005cf2 <__aeabi_dadd+0x55e>
10005d62:	4c1e      	ldr	r4, [pc, #120]	; (10005ddc <__aeabi_dadd+0x648>)
10005d64:	e53e      	b.n	100057e4 <__aeabi_dadd+0x50>
10005d66:	2000      	movs	r0, #0
10005d68:	e759      	b.n	10005c1e <__aeabi_dadd+0x48a>
10005d6a:	1c04      	adds	r4, r0, #0
10005d6c:	1c3e      	adds	r6, r7, #0
10005d6e:	3c20      	subs	r4, #32
10005d70:	40e6      	lsrs	r6, r4
10005d72:	1c34      	adds	r4, r6, #0
10005d74:	2820      	cmp	r0, #32
10005d76:	d02b      	beq.n	10005dd0 <__aeabi_dadd+0x63c>
10005d78:	2640      	movs	r6, #64	; 0x40
10005d7a:	1a30      	subs	r0, r6, r0
10005d7c:	4087      	lsls	r7, r0
10005d7e:	433d      	orrs	r5, r7
10005d80:	1e6f      	subs	r7, r5, #1
10005d82:	41bd      	sbcs	r5, r7
10005d84:	2700      	movs	r7, #0
10005d86:	4325      	orrs	r5, r4
10005d88:	e6c5      	b.n	10005b16 <__aeabi_dadd+0x382>
10005d8a:	2780      	movs	r7, #128	; 0x80
10005d8c:	2600      	movs	r6, #0
10005d8e:	03ff      	lsls	r7, r7, #15
10005d90:	4c12      	ldr	r4, [pc, #72]	; (10005ddc <__aeabi_dadd+0x648>)
10005d92:	2500      	movs	r5, #0
10005d94:	e5b8      	b.n	10005908 <__aeabi_dadd+0x174>
10005d96:	433d      	orrs	r5, r7
10005d98:	1e6f      	subs	r7, r5, #1
10005d9a:	41bd      	sbcs	r5, r7
10005d9c:	2700      	movs	r7, #0
10005d9e:	b2ed      	uxtb	r5, r5
10005da0:	e76e      	b.n	10005c80 <__aeabi_dadd+0x4ec>
10005da2:	1c0f      	adds	r7, r1, #0
10005da4:	4665      	mov	r5, ip
10005da6:	4c0d      	ldr	r4, [pc, #52]	; (10005ddc <__aeabi_dadd+0x648>)
10005da8:	e51c      	b.n	100057e4 <__aeabi_dadd+0x50>
10005daa:	1c0f      	adds	r7, r1, #0
10005dac:	4665      	mov	r5, ip
10005dae:	e519      	b.n	100057e4 <__aeabi_dadd+0x50>
10005db0:	1c1c      	adds	r4, r3, #0
10005db2:	1c38      	adds	r0, r7, #0
10005db4:	3c20      	subs	r4, #32
10005db6:	40e0      	lsrs	r0, r4
10005db8:	1c04      	adds	r4, r0, #0
10005dba:	2b20      	cmp	r3, #32
10005dbc:	d00c      	beq.n	10005dd8 <__aeabi_dadd+0x644>
10005dbe:	2040      	movs	r0, #64	; 0x40
10005dc0:	1ac3      	subs	r3, r0, r3
10005dc2:	409f      	lsls	r7, r3
10005dc4:	433d      	orrs	r5, r7
10005dc6:	1e6f      	subs	r7, r5, #1
10005dc8:	41bd      	sbcs	r5, r7
10005dca:	2700      	movs	r7, #0
10005dcc:	4325      	orrs	r5, r4
10005dce:	e757      	b.n	10005c80 <__aeabi_dadd+0x4ec>
10005dd0:	2700      	movs	r7, #0
10005dd2:	e7d4      	b.n	10005d7e <__aeabi_dadd+0x5ea>
10005dd4:	1c1d      	adds	r5, r3, #0
10005dd6:	e5fc      	b.n	100059d2 <__aeabi_dadd+0x23e>
10005dd8:	2700      	movs	r7, #0
10005dda:	e7f3      	b.n	10005dc4 <__aeabi_dadd+0x630>
10005ddc:	000007ff 	.word	0x000007ff
10005de0:	ff7fffff 	.word	0xff7fffff

10005de4 <__aeabi_ddiv>:
10005de4:	b5f0      	push	{r4, r5, r6, r7, lr}
10005de6:	465f      	mov	r7, fp
10005de8:	4656      	mov	r6, sl
10005dea:	464d      	mov	r5, r9
10005dec:	4644      	mov	r4, r8
10005dee:	b4f0      	push	{r4, r5, r6, r7}
10005df0:	030f      	lsls	r7, r1, #12
10005df2:	b087      	sub	sp, #28
10005df4:	4698      	mov	r8, r3
10005df6:	004d      	lsls	r5, r1, #1
10005df8:	0b3b      	lsrs	r3, r7, #12
10005dfa:	0fcc      	lsrs	r4, r1, #31
10005dfc:	1c06      	adds	r6, r0, #0
10005dfe:	4692      	mov	sl, r2
10005e00:	4681      	mov	r9, r0
10005e02:	469b      	mov	fp, r3
10005e04:	0d6d      	lsrs	r5, r5, #21
10005e06:	9401      	str	r4, [sp, #4]
10005e08:	d06b      	beq.n	10005ee2 <__aeabi_ddiv+0xfe>
10005e0a:	4b66      	ldr	r3, [pc, #408]	; (10005fa4 <__aeabi_ddiv+0x1c0>)
10005e0c:	429d      	cmp	r5, r3
10005e0e:	d035      	beq.n	10005e7c <__aeabi_ddiv+0x98>
10005e10:	2780      	movs	r7, #128	; 0x80
10005e12:	465b      	mov	r3, fp
10005e14:	037f      	lsls	r7, r7, #13
10005e16:	431f      	orrs	r7, r3
10005e18:	00f3      	lsls	r3, r6, #3
10005e1a:	4699      	mov	r9, r3
10005e1c:	4b62      	ldr	r3, [pc, #392]	; (10005fa8 <__aeabi_ddiv+0x1c4>)
10005e1e:	00ff      	lsls	r7, r7, #3
10005e20:	0f40      	lsrs	r0, r0, #29
10005e22:	469c      	mov	ip, r3
10005e24:	4307      	orrs	r7, r0
10005e26:	2300      	movs	r3, #0
10005e28:	46bb      	mov	fp, r7
10005e2a:	2600      	movs	r6, #0
10005e2c:	4465      	add	r5, ip
10005e2e:	9300      	str	r3, [sp, #0]
10005e30:	4642      	mov	r2, r8
10005e32:	0317      	lsls	r7, r2, #12
10005e34:	0050      	lsls	r0, r2, #1
10005e36:	0fd2      	lsrs	r2, r2, #31
10005e38:	4653      	mov	r3, sl
10005e3a:	0b3f      	lsrs	r7, r7, #12
10005e3c:	0d40      	lsrs	r0, r0, #21
10005e3e:	4690      	mov	r8, r2
10005e40:	d100      	bne.n	10005e44 <__aeabi_ddiv+0x60>
10005e42:	e072      	b.n	10005f2a <__aeabi_ddiv+0x146>
10005e44:	4a57      	ldr	r2, [pc, #348]	; (10005fa4 <__aeabi_ddiv+0x1c0>)
10005e46:	4290      	cmp	r0, r2
10005e48:	d067      	beq.n	10005f1a <__aeabi_ddiv+0x136>
10005e4a:	2380      	movs	r3, #128	; 0x80
10005e4c:	035b      	lsls	r3, r3, #13
10005e4e:	431f      	orrs	r7, r3
10005e50:	4653      	mov	r3, sl
10005e52:	4a55      	ldr	r2, [pc, #340]	; (10005fa8 <__aeabi_ddiv+0x1c4>)
10005e54:	0f5b      	lsrs	r3, r3, #29
10005e56:	00ff      	lsls	r7, r7, #3
10005e58:	431f      	orrs	r7, r3
10005e5a:	4694      	mov	ip, r2
10005e5c:	4653      	mov	r3, sl
10005e5e:	2100      	movs	r1, #0
10005e60:	00db      	lsls	r3, r3, #3
10005e62:	4460      	add	r0, ip
10005e64:	4642      	mov	r2, r8
10005e66:	4062      	eors	r2, r4
10005e68:	4692      	mov	sl, r2
10005e6a:	1a2d      	subs	r5, r5, r0
10005e6c:	430e      	orrs	r6, r1
10005e6e:	2e0f      	cmp	r6, #15
10005e70:	d900      	bls.n	10005e74 <__aeabi_ddiv+0x90>
10005e72:	e0a1      	b.n	10005fb8 <__aeabi_ddiv+0x1d4>
10005e74:	484d      	ldr	r0, [pc, #308]	; (10005fac <__aeabi_ddiv+0x1c8>)
10005e76:	00b6      	lsls	r6, r6, #2
10005e78:	5980      	ldr	r0, [r0, r6]
10005e7a:	4687      	mov	pc, r0
10005e7c:	465b      	mov	r3, fp
10005e7e:	431e      	orrs	r6, r3
10005e80:	d000      	beq.n	10005e84 <__aeabi_ddiv+0xa0>
10005e82:	e076      	b.n	10005f72 <__aeabi_ddiv+0x18e>
10005e84:	2300      	movs	r3, #0
10005e86:	469b      	mov	fp, r3
10005e88:	4699      	mov	r9, r3
10005e8a:	3302      	adds	r3, #2
10005e8c:	2608      	movs	r6, #8
10005e8e:	9300      	str	r3, [sp, #0]
10005e90:	e7ce      	b.n	10005e30 <__aeabi_ddiv+0x4c>
10005e92:	4699      	mov	r9, r3
10005e94:	4643      	mov	r3, r8
10005e96:	46bb      	mov	fp, r7
10005e98:	9301      	str	r3, [sp, #4]
10005e9a:	9100      	str	r1, [sp, #0]
10005e9c:	9b00      	ldr	r3, [sp, #0]
10005e9e:	2b02      	cmp	r3, #2
10005ea0:	d16b      	bne.n	10005f7a <__aeabi_ddiv+0x196>
10005ea2:	9b01      	ldr	r3, [sp, #4]
10005ea4:	469a      	mov	sl, r3
10005ea6:	2100      	movs	r1, #0
10005ea8:	4653      	mov	r3, sl
10005eaa:	2201      	movs	r2, #1
10005eac:	2700      	movs	r7, #0
10005eae:	4689      	mov	r9, r1
10005eb0:	401a      	ands	r2, r3
10005eb2:	4b3c      	ldr	r3, [pc, #240]	; (10005fa4 <__aeabi_ddiv+0x1c0>)
10005eb4:	2100      	movs	r1, #0
10005eb6:	033f      	lsls	r7, r7, #12
10005eb8:	0d0c      	lsrs	r4, r1, #20
10005eba:	0524      	lsls	r4, r4, #20
10005ebc:	0b3f      	lsrs	r7, r7, #12
10005ebe:	4327      	orrs	r7, r4
10005ec0:	4c3b      	ldr	r4, [pc, #236]	; (10005fb0 <__aeabi_ddiv+0x1cc>)
10005ec2:	051b      	lsls	r3, r3, #20
10005ec4:	4027      	ands	r7, r4
10005ec6:	431f      	orrs	r7, r3
10005ec8:	007f      	lsls	r7, r7, #1
10005eca:	07d2      	lsls	r2, r2, #31
10005ecc:	087f      	lsrs	r7, r7, #1
10005ece:	4317      	orrs	r7, r2
10005ed0:	4648      	mov	r0, r9
10005ed2:	1c39      	adds	r1, r7, #0
10005ed4:	b007      	add	sp, #28
10005ed6:	bc3c      	pop	{r2, r3, r4, r5}
10005ed8:	4690      	mov	r8, r2
10005eda:	4699      	mov	r9, r3
10005edc:	46a2      	mov	sl, r4
10005ede:	46ab      	mov	fp, r5
10005ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005ee2:	4303      	orrs	r3, r0
10005ee4:	d03e      	beq.n	10005f64 <__aeabi_ddiv+0x180>
10005ee6:	465b      	mov	r3, fp
10005ee8:	2b00      	cmp	r3, #0
10005eea:	d100      	bne.n	10005eee <__aeabi_ddiv+0x10a>
10005eec:	e19c      	b.n	10006228 <__aeabi_ddiv+0x444>
10005eee:	4658      	mov	r0, fp
10005ef0:	f7fd fe4a 	bl	10003b88 <__clzsi2>
10005ef4:	2328      	movs	r3, #40	; 0x28
10005ef6:	1c31      	adds	r1, r6, #0
10005ef8:	1a1b      	subs	r3, r3, r0
10005efa:	1c02      	adds	r2, r0, #0
10005efc:	465f      	mov	r7, fp
10005efe:	40d9      	lsrs	r1, r3
10005f00:	3a08      	subs	r2, #8
10005f02:	4097      	lsls	r7, r2
10005f04:	1c0b      	adds	r3, r1, #0
10005f06:	4096      	lsls	r6, r2
10005f08:	433b      	orrs	r3, r7
10005f0a:	469b      	mov	fp, r3
10005f0c:	46b1      	mov	r9, r6
10005f0e:	2300      	movs	r3, #0
10005f10:	4d28      	ldr	r5, [pc, #160]	; (10005fb4 <__aeabi_ddiv+0x1d0>)
10005f12:	2600      	movs	r6, #0
10005f14:	1a2d      	subs	r5, r5, r0
10005f16:	9300      	str	r3, [sp, #0]
10005f18:	e78a      	b.n	10005e30 <__aeabi_ddiv+0x4c>
10005f1a:	4652      	mov	r2, sl
10005f1c:	2103      	movs	r1, #3
10005f1e:	433a      	orrs	r2, r7
10005f20:	d1a0      	bne.n	10005e64 <__aeabi_ddiv+0x80>
10005f22:	2700      	movs	r7, #0
10005f24:	2300      	movs	r3, #0
10005f26:	2102      	movs	r1, #2
10005f28:	e79c      	b.n	10005e64 <__aeabi_ddiv+0x80>
10005f2a:	4652      	mov	r2, sl
10005f2c:	433a      	orrs	r2, r7
10005f2e:	d015      	beq.n	10005f5c <__aeabi_ddiv+0x178>
10005f30:	2f00      	cmp	r7, #0
10005f32:	d100      	bne.n	10005f36 <__aeabi_ddiv+0x152>
10005f34:	e185      	b.n	10006242 <__aeabi_ddiv+0x45e>
10005f36:	1c38      	adds	r0, r7, #0
10005f38:	f7fd fe26 	bl	10003b88 <__clzsi2>
10005f3c:	1c02      	adds	r2, r0, #0
10005f3e:	2128      	movs	r1, #40	; 0x28
10005f40:	4650      	mov	r0, sl
10005f42:	1a89      	subs	r1, r1, r2
10005f44:	1c13      	adds	r3, r2, #0
10005f46:	40c8      	lsrs	r0, r1
10005f48:	4651      	mov	r1, sl
10005f4a:	3b08      	subs	r3, #8
10005f4c:	4099      	lsls	r1, r3
10005f4e:	409f      	lsls	r7, r3
10005f50:	1c0b      	adds	r3, r1, #0
10005f52:	4307      	orrs	r7, r0
10005f54:	4817      	ldr	r0, [pc, #92]	; (10005fb4 <__aeabi_ddiv+0x1d0>)
10005f56:	2100      	movs	r1, #0
10005f58:	1a80      	subs	r0, r0, r2
10005f5a:	e783      	b.n	10005e64 <__aeabi_ddiv+0x80>
10005f5c:	2700      	movs	r7, #0
10005f5e:	2300      	movs	r3, #0
10005f60:	2101      	movs	r1, #1
10005f62:	e77f      	b.n	10005e64 <__aeabi_ddiv+0x80>
10005f64:	2300      	movs	r3, #0
10005f66:	469b      	mov	fp, r3
10005f68:	4699      	mov	r9, r3
10005f6a:	3301      	adds	r3, #1
10005f6c:	2604      	movs	r6, #4
10005f6e:	9300      	str	r3, [sp, #0]
10005f70:	e75e      	b.n	10005e30 <__aeabi_ddiv+0x4c>
10005f72:	2303      	movs	r3, #3
10005f74:	260c      	movs	r6, #12
10005f76:	9300      	str	r3, [sp, #0]
10005f78:	e75a      	b.n	10005e30 <__aeabi_ddiv+0x4c>
10005f7a:	2b03      	cmp	r3, #3
10005f7c:	d100      	bne.n	10005f80 <__aeabi_ddiv+0x19c>
10005f7e:	e23c      	b.n	100063fa <__aeabi_ddiv+0x616>
10005f80:	2b01      	cmp	r3, #1
10005f82:	d000      	beq.n	10005f86 <__aeabi_ddiv+0x1a2>
10005f84:	e1bf      	b.n	10006306 <__aeabi_ddiv+0x522>
10005f86:	1c1a      	adds	r2, r3, #0
10005f88:	9b01      	ldr	r3, [sp, #4]
10005f8a:	401a      	ands	r2, r3
10005f8c:	2100      	movs	r1, #0
10005f8e:	2300      	movs	r3, #0
10005f90:	2700      	movs	r7, #0
10005f92:	4689      	mov	r9, r1
10005f94:	e78e      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
10005f96:	2300      	movs	r3, #0
10005f98:	2780      	movs	r7, #128	; 0x80
10005f9a:	4699      	mov	r9, r3
10005f9c:	2200      	movs	r2, #0
10005f9e:	033f      	lsls	r7, r7, #12
10005fa0:	4b00      	ldr	r3, [pc, #0]	; (10005fa4 <__aeabi_ddiv+0x1c0>)
10005fa2:	e787      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
10005fa4:	000007ff 	.word	0x000007ff
10005fa8:	fffffc01 	.word	0xfffffc01
10005fac:	10007674 	.word	0x10007674
10005fb0:	800fffff 	.word	0x800fffff
10005fb4:	fffffc0d 	.word	0xfffffc0d
10005fb8:	45bb      	cmp	fp, r7
10005fba:	d900      	bls.n	10005fbe <__aeabi_ddiv+0x1da>
10005fbc:	e151      	b.n	10006262 <__aeabi_ddiv+0x47e>
10005fbe:	d100      	bne.n	10005fc2 <__aeabi_ddiv+0x1de>
10005fc0:	e14c      	b.n	1000625c <__aeabi_ddiv+0x478>
10005fc2:	464a      	mov	r2, r9
10005fc4:	9203      	str	r2, [sp, #12]
10005fc6:	2200      	movs	r2, #0
10005fc8:	465c      	mov	r4, fp
10005fca:	4690      	mov	r8, r2
10005fcc:	3d01      	subs	r5, #1
10005fce:	0e18      	lsrs	r0, r3, #24
10005fd0:	023f      	lsls	r7, r7, #8
10005fd2:	4338      	orrs	r0, r7
10005fd4:	021b      	lsls	r3, r3, #8
10005fd6:	9301      	str	r3, [sp, #4]
10005fd8:	0c03      	lsrs	r3, r0, #16
10005fda:	4699      	mov	r9, r3
10005fdc:	0403      	lsls	r3, r0, #16
10005fde:	0c1b      	lsrs	r3, r3, #16
10005fe0:	4649      	mov	r1, r9
10005fe2:	1c06      	adds	r6, r0, #0
10005fe4:	1c20      	adds	r0, r4, #0
10005fe6:	1c1f      	adds	r7, r3, #0
10005fe8:	9300      	str	r3, [sp, #0]
10005fea:	f7fd fc4b 	bl	10003884 <__aeabi_uidiv>
10005fee:	1c02      	adds	r2, r0, #0
10005ff0:	437a      	muls	r2, r7
10005ff2:	9002      	str	r0, [sp, #8]
10005ff4:	4649      	mov	r1, r9
10005ff6:	1c20      	adds	r0, r4, #0
10005ff8:	1c17      	adds	r7, r2, #0
10005ffa:	f7fd fcc9 	bl	10003990 <__aeabi_uidivmod>
10005ffe:	9b03      	ldr	r3, [sp, #12]
10006000:	0409      	lsls	r1, r1, #16
10006002:	0c1b      	lsrs	r3, r3, #16
10006004:	4319      	orrs	r1, r3
10006006:	428f      	cmp	r7, r1
10006008:	d90c      	bls.n	10006024 <__aeabi_ddiv+0x240>
1000600a:	9b02      	ldr	r3, [sp, #8]
1000600c:	1989      	adds	r1, r1, r6
1000600e:	3b01      	subs	r3, #1
10006010:	428e      	cmp	r6, r1
10006012:	d900      	bls.n	10006016 <__aeabi_ddiv+0x232>
10006014:	e152      	b.n	100062bc <__aeabi_ddiv+0x4d8>
10006016:	428f      	cmp	r7, r1
10006018:	d800      	bhi.n	1000601c <__aeabi_ddiv+0x238>
1000601a:	e14f      	b.n	100062bc <__aeabi_ddiv+0x4d8>
1000601c:	9b02      	ldr	r3, [sp, #8]
1000601e:	1989      	adds	r1, r1, r6
10006020:	3b02      	subs	r3, #2
10006022:	9302      	str	r3, [sp, #8]
10006024:	1bcc      	subs	r4, r1, r7
10006026:	1c20      	adds	r0, r4, #0
10006028:	4649      	mov	r1, r9
1000602a:	f7fd fc2b 	bl	10003884 <__aeabi_uidiv>
1000602e:	9f00      	ldr	r7, [sp, #0]
10006030:	4683      	mov	fp, r0
10006032:	4347      	muls	r7, r0
10006034:	4649      	mov	r1, r9
10006036:	1c20      	adds	r0, r4, #0
10006038:	f7fd fcaa 	bl	10003990 <__aeabi_uidivmod>
1000603c:	9a03      	ldr	r2, [sp, #12]
1000603e:	040b      	lsls	r3, r1, #16
10006040:	0414      	lsls	r4, r2, #16
10006042:	0c24      	lsrs	r4, r4, #16
10006044:	4323      	orrs	r3, r4
10006046:	429f      	cmp	r7, r3
10006048:	d90d      	bls.n	10006066 <__aeabi_ddiv+0x282>
1000604a:	465a      	mov	r2, fp
1000604c:	199b      	adds	r3, r3, r6
1000604e:	3a01      	subs	r2, #1
10006050:	429e      	cmp	r6, r3
10006052:	d900      	bls.n	10006056 <__aeabi_ddiv+0x272>
10006054:	e130      	b.n	100062b8 <__aeabi_ddiv+0x4d4>
10006056:	429f      	cmp	r7, r3
10006058:	d800      	bhi.n	1000605c <__aeabi_ddiv+0x278>
1000605a:	e12d      	b.n	100062b8 <__aeabi_ddiv+0x4d4>
1000605c:	2202      	movs	r2, #2
1000605e:	4252      	negs	r2, r2
10006060:	4694      	mov	ip, r2
10006062:	199b      	adds	r3, r3, r6
10006064:	44e3      	add	fp, ip
10006066:	9a02      	ldr	r2, [sp, #8]
10006068:	1bdb      	subs	r3, r3, r7
1000606a:	0417      	lsls	r7, r2, #16
1000606c:	465a      	mov	r2, fp
1000606e:	433a      	orrs	r2, r7
10006070:	4693      	mov	fp, r2
10006072:	9c01      	ldr	r4, [sp, #4]
10006074:	0c17      	lsrs	r7, r2, #16
10006076:	0c22      	lsrs	r2, r4, #16
10006078:	1c10      	adds	r0, r2, #0
1000607a:	9204      	str	r2, [sp, #16]
1000607c:	465a      	mov	r2, fp
1000607e:	0411      	lsls	r1, r2, #16
10006080:	0422      	lsls	r2, r4, #16
10006082:	0c12      	lsrs	r2, r2, #16
10006084:	1c14      	adds	r4, r2, #0
10006086:	0c09      	lsrs	r1, r1, #16
10006088:	437c      	muls	r4, r7
1000608a:	9205      	str	r2, [sp, #20]
1000608c:	434a      	muls	r2, r1
1000608e:	4341      	muls	r1, r0
10006090:	4347      	muls	r7, r0
10006092:	1861      	adds	r1, r4, r1
10006094:	0c10      	lsrs	r0, r2, #16
10006096:	1809      	adds	r1, r1, r0
10006098:	428c      	cmp	r4, r1
1000609a:	d903      	bls.n	100060a4 <__aeabi_ddiv+0x2c0>
1000609c:	2080      	movs	r0, #128	; 0x80
1000609e:	0240      	lsls	r0, r0, #9
100060a0:	4684      	mov	ip, r0
100060a2:	4467      	add	r7, ip
100060a4:	0c0c      	lsrs	r4, r1, #16
100060a6:	0412      	lsls	r2, r2, #16
100060a8:	0408      	lsls	r0, r1, #16
100060aa:	0c12      	lsrs	r2, r2, #16
100060ac:	193c      	adds	r4, r7, r4
100060ae:	1881      	adds	r1, r0, r2
100060b0:	42a3      	cmp	r3, r4
100060b2:	d200      	bcs.n	100060b6 <__aeabi_ddiv+0x2d2>
100060b4:	e0e5      	b.n	10006282 <__aeabi_ddiv+0x49e>
100060b6:	d100      	bne.n	100060ba <__aeabi_ddiv+0x2d6>
100060b8:	e0df      	b.n	1000627a <__aeabi_ddiv+0x496>
100060ba:	1b1f      	subs	r7, r3, r4
100060bc:	4643      	mov	r3, r8
100060be:	1a5c      	subs	r4, r3, r1
100060c0:	45a0      	cmp	r8, r4
100060c2:	4192      	sbcs	r2, r2
100060c4:	4252      	negs	r2, r2
100060c6:	1abf      	subs	r7, r7, r2
100060c8:	42b7      	cmp	r7, r6
100060ca:	d100      	bne.n	100060ce <__aeabi_ddiv+0x2ea>
100060cc:	e10e      	b.n	100062ec <__aeabi_ddiv+0x508>
100060ce:	1c38      	adds	r0, r7, #0
100060d0:	4649      	mov	r1, r9
100060d2:	f7fd fbd7 	bl	10003884 <__aeabi_uidiv>
100060d6:	9b00      	ldr	r3, [sp, #0]
100060d8:	9002      	str	r0, [sp, #8]
100060da:	4343      	muls	r3, r0
100060dc:	4649      	mov	r1, r9
100060de:	1c38      	adds	r0, r7, #0
100060e0:	4698      	mov	r8, r3
100060e2:	f7fd fc55 	bl	10003990 <__aeabi_uidivmod>
100060e6:	0c23      	lsrs	r3, r4, #16
100060e8:	040f      	lsls	r7, r1, #16
100060ea:	431f      	orrs	r7, r3
100060ec:	45b8      	cmp	r8, r7
100060ee:	d90c      	bls.n	1000610a <__aeabi_ddiv+0x326>
100060f0:	9b02      	ldr	r3, [sp, #8]
100060f2:	19bf      	adds	r7, r7, r6
100060f4:	3b01      	subs	r3, #1
100060f6:	42be      	cmp	r6, r7
100060f8:	d900      	bls.n	100060fc <__aeabi_ddiv+0x318>
100060fa:	e0fb      	b.n	100062f4 <__aeabi_ddiv+0x510>
100060fc:	45b8      	cmp	r8, r7
100060fe:	d800      	bhi.n	10006102 <__aeabi_ddiv+0x31e>
10006100:	e0f8      	b.n	100062f4 <__aeabi_ddiv+0x510>
10006102:	9b02      	ldr	r3, [sp, #8]
10006104:	19bf      	adds	r7, r7, r6
10006106:	3b02      	subs	r3, #2
10006108:	9302      	str	r3, [sp, #8]
1000610a:	4643      	mov	r3, r8
1000610c:	1aff      	subs	r7, r7, r3
1000610e:	4649      	mov	r1, r9
10006110:	1c38      	adds	r0, r7, #0
10006112:	f7fd fbb7 	bl	10003884 <__aeabi_uidiv>
10006116:	9b00      	ldr	r3, [sp, #0]
10006118:	9003      	str	r0, [sp, #12]
1000611a:	4343      	muls	r3, r0
1000611c:	4649      	mov	r1, r9
1000611e:	1c38      	adds	r0, r7, #0
10006120:	4698      	mov	r8, r3
10006122:	f7fd fc35 	bl	10003990 <__aeabi_uidivmod>
10006126:	0424      	lsls	r4, r4, #16
10006128:	0409      	lsls	r1, r1, #16
1000612a:	0c24      	lsrs	r4, r4, #16
1000612c:	4321      	orrs	r1, r4
1000612e:	4588      	cmp	r8, r1
10006130:	d90c      	bls.n	1000614c <__aeabi_ddiv+0x368>
10006132:	9b03      	ldr	r3, [sp, #12]
10006134:	1989      	adds	r1, r1, r6
10006136:	3b01      	subs	r3, #1
10006138:	428e      	cmp	r6, r1
1000613a:	d900      	bls.n	1000613e <__aeabi_ddiv+0x35a>
1000613c:	e0dc      	b.n	100062f8 <__aeabi_ddiv+0x514>
1000613e:	4588      	cmp	r8, r1
10006140:	d800      	bhi.n	10006144 <__aeabi_ddiv+0x360>
10006142:	e0d9      	b.n	100062f8 <__aeabi_ddiv+0x514>
10006144:	9b03      	ldr	r3, [sp, #12]
10006146:	1989      	adds	r1, r1, r6
10006148:	3b02      	subs	r3, #2
1000614a:	9303      	str	r3, [sp, #12]
1000614c:	4643      	mov	r3, r8
1000614e:	1ac9      	subs	r1, r1, r3
10006150:	9b02      	ldr	r3, [sp, #8]
10006152:	9a03      	ldr	r2, [sp, #12]
10006154:	041b      	lsls	r3, r3, #16
10006156:	9c05      	ldr	r4, [sp, #20]
10006158:	431a      	orrs	r2, r3
1000615a:	0c10      	lsrs	r0, r2, #16
1000615c:	0413      	lsls	r3, r2, #16
1000615e:	4691      	mov	r9, r2
10006160:	1c22      	adds	r2, r4, #0
10006162:	9f04      	ldr	r7, [sp, #16]
10006164:	0c1b      	lsrs	r3, r3, #16
10006166:	435a      	muls	r2, r3
10006168:	4344      	muls	r4, r0
1000616a:	437b      	muls	r3, r7
1000616c:	4378      	muls	r0, r7
1000616e:	18e3      	adds	r3, r4, r3
10006170:	0c17      	lsrs	r7, r2, #16
10006172:	19db      	adds	r3, r3, r7
10006174:	429c      	cmp	r4, r3
10006176:	d903      	bls.n	10006180 <__aeabi_ddiv+0x39c>
10006178:	2480      	movs	r4, #128	; 0x80
1000617a:	0264      	lsls	r4, r4, #9
1000617c:	46a4      	mov	ip, r4
1000617e:	4460      	add	r0, ip
10006180:	0c1c      	lsrs	r4, r3, #16
10006182:	0412      	lsls	r2, r2, #16
10006184:	041b      	lsls	r3, r3, #16
10006186:	0c12      	lsrs	r2, r2, #16
10006188:	1900      	adds	r0, r0, r4
1000618a:	189b      	adds	r3, r3, r2
1000618c:	4281      	cmp	r1, r0
1000618e:	d200      	bcs.n	10006192 <__aeabi_ddiv+0x3ae>
10006190:	e096      	b.n	100062c0 <__aeabi_ddiv+0x4dc>
10006192:	d100      	bne.n	10006196 <__aeabi_ddiv+0x3b2>
10006194:	e0fc      	b.n	10006390 <__aeabi_ddiv+0x5ac>
10006196:	464a      	mov	r2, r9
10006198:	2301      	movs	r3, #1
1000619a:	431a      	orrs	r2, r3
1000619c:	4691      	mov	r9, r2
1000619e:	4b9b      	ldr	r3, [pc, #620]	; (1000640c <__aeabi_ddiv+0x628>)
100061a0:	18eb      	adds	r3, r5, r3
100061a2:	2b00      	cmp	r3, #0
100061a4:	dc00      	bgt.n	100061a8 <__aeabi_ddiv+0x3c4>
100061a6:	e099      	b.n	100062dc <__aeabi_ddiv+0x4f8>
100061a8:	464a      	mov	r2, r9
100061aa:	0752      	lsls	r2, r2, #29
100061ac:	d00a      	beq.n	100061c4 <__aeabi_ddiv+0x3e0>
100061ae:	220f      	movs	r2, #15
100061b0:	4649      	mov	r1, r9
100061b2:	400a      	ands	r2, r1
100061b4:	2a04      	cmp	r2, #4
100061b6:	d005      	beq.n	100061c4 <__aeabi_ddiv+0x3e0>
100061b8:	3104      	adds	r1, #4
100061ba:	4549      	cmp	r1, r9
100061bc:	4192      	sbcs	r2, r2
100061be:	4689      	mov	r9, r1
100061c0:	4252      	negs	r2, r2
100061c2:	4493      	add	fp, r2
100061c4:	465a      	mov	r2, fp
100061c6:	01d2      	lsls	r2, r2, #7
100061c8:	d506      	bpl.n	100061d8 <__aeabi_ddiv+0x3f4>
100061ca:	465a      	mov	r2, fp
100061cc:	4b90      	ldr	r3, [pc, #576]	; (10006410 <__aeabi_ddiv+0x62c>)
100061ce:	401a      	ands	r2, r3
100061d0:	2380      	movs	r3, #128	; 0x80
100061d2:	4693      	mov	fp, r2
100061d4:	00db      	lsls	r3, r3, #3
100061d6:	18eb      	adds	r3, r5, r3
100061d8:	4a8e      	ldr	r2, [pc, #568]	; (10006414 <__aeabi_ddiv+0x630>)
100061da:	4293      	cmp	r3, r2
100061dc:	dd00      	ble.n	100061e0 <__aeabi_ddiv+0x3fc>
100061de:	e662      	b.n	10005ea6 <__aeabi_ddiv+0xc2>
100061e0:	464a      	mov	r2, r9
100061e2:	4659      	mov	r1, fp
100061e4:	08d2      	lsrs	r2, r2, #3
100061e6:	0749      	lsls	r1, r1, #29
100061e8:	4311      	orrs	r1, r2
100061ea:	465a      	mov	r2, fp
100061ec:	4689      	mov	r9, r1
100061ee:	0257      	lsls	r7, r2, #9
100061f0:	4651      	mov	r1, sl
100061f2:	2201      	movs	r2, #1
100061f4:	055b      	lsls	r3, r3, #21
100061f6:	0b3f      	lsrs	r7, r7, #12
100061f8:	0d5b      	lsrs	r3, r3, #21
100061fa:	400a      	ands	r2, r1
100061fc:	e65a      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
100061fe:	2080      	movs	r0, #128	; 0x80
10006200:	465a      	mov	r2, fp
10006202:	0300      	lsls	r0, r0, #12
10006204:	4202      	tst	r2, r0
10006206:	d008      	beq.n	1000621a <__aeabi_ddiv+0x436>
10006208:	4207      	tst	r7, r0
1000620a:	d106      	bne.n	1000621a <__aeabi_ddiv+0x436>
1000620c:	4307      	orrs	r7, r0
1000620e:	033f      	lsls	r7, r7, #12
10006210:	4699      	mov	r9, r3
10006212:	0b3f      	lsrs	r7, r7, #12
10006214:	4642      	mov	r2, r8
10006216:	4b80      	ldr	r3, [pc, #512]	; (10006418 <__aeabi_ddiv+0x634>)
10006218:	e64c      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
1000621a:	465f      	mov	r7, fp
1000621c:	4307      	orrs	r7, r0
1000621e:	033f      	lsls	r7, r7, #12
10006220:	0b3f      	lsrs	r7, r7, #12
10006222:	1c22      	adds	r2, r4, #0
10006224:	4b7c      	ldr	r3, [pc, #496]	; (10006418 <__aeabi_ddiv+0x634>)
10006226:	e645      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
10006228:	f7fd fcae 	bl	10003b88 <__clzsi2>
1000622c:	1c03      	adds	r3, r0, #0
1000622e:	3020      	adds	r0, #32
10006230:	2827      	cmp	r0, #39	; 0x27
10006232:	dc00      	bgt.n	10006236 <__aeabi_ddiv+0x452>
10006234:	e65e      	b.n	10005ef4 <__aeabi_ddiv+0x110>
10006236:	3b08      	subs	r3, #8
10006238:	409e      	lsls	r6, r3
1000623a:	2300      	movs	r3, #0
1000623c:	46b3      	mov	fp, r6
1000623e:	4699      	mov	r9, r3
10006240:	e665      	b.n	10005f0e <__aeabi_ddiv+0x12a>
10006242:	4650      	mov	r0, sl
10006244:	f7fd fca0 	bl	10003b88 <__clzsi2>
10006248:	1c02      	adds	r2, r0, #0
1000624a:	3220      	adds	r2, #32
1000624c:	2a27      	cmp	r2, #39	; 0x27
1000624e:	dc00      	bgt.n	10006252 <__aeabi_ddiv+0x46e>
10006250:	e675      	b.n	10005f3e <__aeabi_ddiv+0x15a>
10006252:	4657      	mov	r7, sl
10006254:	3808      	subs	r0, #8
10006256:	4087      	lsls	r7, r0
10006258:	2300      	movs	r3, #0
1000625a:	e67b      	b.n	10005f54 <__aeabi_ddiv+0x170>
1000625c:	4599      	cmp	r9, r3
1000625e:	d200      	bcs.n	10006262 <__aeabi_ddiv+0x47e>
10006260:	e6af      	b.n	10005fc2 <__aeabi_ddiv+0x1de>
10006262:	465a      	mov	r2, fp
10006264:	4659      	mov	r1, fp
10006266:	0854      	lsrs	r4, r2, #1
10006268:	464a      	mov	r2, r9
1000626a:	07c8      	lsls	r0, r1, #31
1000626c:	0852      	lsrs	r2, r2, #1
1000626e:	4302      	orrs	r2, r0
10006270:	9203      	str	r2, [sp, #12]
10006272:	464a      	mov	r2, r9
10006274:	07d2      	lsls	r2, r2, #31
10006276:	4690      	mov	r8, r2
10006278:	e6a9      	b.n	10005fce <__aeabi_ddiv+0x1ea>
1000627a:	2700      	movs	r7, #0
1000627c:	4588      	cmp	r8, r1
1000627e:	d300      	bcc.n	10006282 <__aeabi_ddiv+0x49e>
10006280:	e71c      	b.n	100060bc <__aeabi_ddiv+0x2d8>
10006282:	9f01      	ldr	r7, [sp, #4]
10006284:	465a      	mov	r2, fp
10006286:	46bc      	mov	ip, r7
10006288:	44e0      	add	r8, ip
1000628a:	45b8      	cmp	r8, r7
1000628c:	41bf      	sbcs	r7, r7
1000628e:	427f      	negs	r7, r7
10006290:	19bf      	adds	r7, r7, r6
10006292:	18ff      	adds	r7, r7, r3
10006294:	3a01      	subs	r2, #1
10006296:	42be      	cmp	r6, r7
10006298:	d206      	bcs.n	100062a8 <__aeabi_ddiv+0x4c4>
1000629a:	42bc      	cmp	r4, r7
1000629c:	d85f      	bhi.n	1000635e <__aeabi_ddiv+0x57a>
1000629e:	d100      	bne.n	100062a2 <__aeabi_ddiv+0x4be>
100062a0:	e09f      	b.n	100063e2 <__aeabi_ddiv+0x5fe>
100062a2:	1b3f      	subs	r7, r7, r4
100062a4:	4693      	mov	fp, r2
100062a6:	e709      	b.n	100060bc <__aeabi_ddiv+0x2d8>
100062a8:	42b7      	cmp	r7, r6
100062aa:	d1fa      	bne.n	100062a2 <__aeabi_ddiv+0x4be>
100062ac:	9b01      	ldr	r3, [sp, #4]
100062ae:	4543      	cmp	r3, r8
100062b0:	d9f3      	bls.n	1000629a <__aeabi_ddiv+0x4b6>
100062b2:	1b37      	subs	r7, r6, r4
100062b4:	4693      	mov	fp, r2
100062b6:	e701      	b.n	100060bc <__aeabi_ddiv+0x2d8>
100062b8:	4693      	mov	fp, r2
100062ba:	e6d4      	b.n	10006066 <__aeabi_ddiv+0x282>
100062bc:	9302      	str	r3, [sp, #8]
100062be:	e6b1      	b.n	10006024 <__aeabi_ddiv+0x240>
100062c0:	464a      	mov	r2, r9
100062c2:	1989      	adds	r1, r1, r6
100062c4:	3a01      	subs	r2, #1
100062c6:	428e      	cmp	r6, r1
100062c8:	d918      	bls.n	100062fc <__aeabi_ddiv+0x518>
100062ca:	4691      	mov	r9, r2
100062cc:	4281      	cmp	r1, r0
100062ce:	d000      	beq.n	100062d2 <__aeabi_ddiv+0x4ee>
100062d0:	e761      	b.n	10006196 <__aeabi_ddiv+0x3b2>
100062d2:	9a01      	ldr	r2, [sp, #4]
100062d4:	429a      	cmp	r2, r3
100062d6:	d000      	beq.n	100062da <__aeabi_ddiv+0x4f6>
100062d8:	e75d      	b.n	10006196 <__aeabi_ddiv+0x3b2>
100062da:	e760      	b.n	1000619e <__aeabi_ddiv+0x3ba>
100062dc:	4f4f      	ldr	r7, [pc, #316]	; (1000641c <__aeabi_ddiv+0x638>)
100062de:	1b7f      	subs	r7, r7, r5
100062e0:	2f38      	cmp	r7, #56	; 0x38
100062e2:	dd13      	ble.n	1000630c <__aeabi_ddiv+0x528>
100062e4:	2201      	movs	r2, #1
100062e6:	4653      	mov	r3, sl
100062e8:	401a      	ands	r2, r3
100062ea:	e64f      	b.n	10005f8c <__aeabi_ddiv+0x1a8>
100062ec:	2301      	movs	r3, #1
100062ee:	425b      	negs	r3, r3
100062f0:	4699      	mov	r9, r3
100062f2:	e754      	b.n	1000619e <__aeabi_ddiv+0x3ba>
100062f4:	9302      	str	r3, [sp, #8]
100062f6:	e708      	b.n	1000610a <__aeabi_ddiv+0x326>
100062f8:	9303      	str	r3, [sp, #12]
100062fa:	e727      	b.n	1000614c <__aeabi_ddiv+0x368>
100062fc:	4288      	cmp	r0, r1
100062fe:	d83c      	bhi.n	1000637a <__aeabi_ddiv+0x596>
10006300:	d074      	beq.n	100063ec <__aeabi_ddiv+0x608>
10006302:	4691      	mov	r9, r2
10006304:	e747      	b.n	10006196 <__aeabi_ddiv+0x3b2>
10006306:	9b01      	ldr	r3, [sp, #4]
10006308:	469a      	mov	sl, r3
1000630a:	e748      	b.n	1000619e <__aeabi_ddiv+0x3ba>
1000630c:	2f1f      	cmp	r7, #31
1000630e:	dc44      	bgt.n	1000639a <__aeabi_ddiv+0x5b6>
10006310:	4b43      	ldr	r3, [pc, #268]	; (10006420 <__aeabi_ddiv+0x63c>)
10006312:	464a      	mov	r2, r9
10006314:	469c      	mov	ip, r3
10006316:	465b      	mov	r3, fp
10006318:	4465      	add	r5, ip
1000631a:	40fa      	lsrs	r2, r7
1000631c:	40ab      	lsls	r3, r5
1000631e:	4313      	orrs	r3, r2
10006320:	464a      	mov	r2, r9
10006322:	40aa      	lsls	r2, r5
10006324:	1c15      	adds	r5, r2, #0
10006326:	1e6a      	subs	r2, r5, #1
10006328:	4195      	sbcs	r5, r2
1000632a:	465a      	mov	r2, fp
1000632c:	40fa      	lsrs	r2, r7
1000632e:	432b      	orrs	r3, r5
10006330:	1c17      	adds	r7, r2, #0
10006332:	075a      	lsls	r2, r3, #29
10006334:	d009      	beq.n	1000634a <__aeabi_ddiv+0x566>
10006336:	220f      	movs	r2, #15
10006338:	401a      	ands	r2, r3
1000633a:	2a04      	cmp	r2, #4
1000633c:	d005      	beq.n	1000634a <__aeabi_ddiv+0x566>
1000633e:	1d1a      	adds	r2, r3, #4
10006340:	429a      	cmp	r2, r3
10006342:	419b      	sbcs	r3, r3
10006344:	425b      	negs	r3, r3
10006346:	18ff      	adds	r7, r7, r3
10006348:	1c13      	adds	r3, r2, #0
1000634a:	023a      	lsls	r2, r7, #8
1000634c:	d53e      	bpl.n	100063cc <__aeabi_ddiv+0x5e8>
1000634e:	4653      	mov	r3, sl
10006350:	2201      	movs	r2, #1
10006352:	2100      	movs	r1, #0
10006354:	401a      	ands	r2, r3
10006356:	2700      	movs	r7, #0
10006358:	2301      	movs	r3, #1
1000635a:	4689      	mov	r9, r1
1000635c:	e5aa      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
1000635e:	2302      	movs	r3, #2
10006360:	425b      	negs	r3, r3
10006362:	469c      	mov	ip, r3
10006364:	9a01      	ldr	r2, [sp, #4]
10006366:	44e3      	add	fp, ip
10006368:	4694      	mov	ip, r2
1000636a:	44e0      	add	r8, ip
1000636c:	4590      	cmp	r8, r2
1000636e:	419b      	sbcs	r3, r3
10006370:	425b      	negs	r3, r3
10006372:	199b      	adds	r3, r3, r6
10006374:	19df      	adds	r7, r3, r7
10006376:	1b3f      	subs	r7, r7, r4
10006378:	e6a0      	b.n	100060bc <__aeabi_ddiv+0x2d8>
1000637a:	9f01      	ldr	r7, [sp, #4]
1000637c:	464a      	mov	r2, r9
1000637e:	007c      	lsls	r4, r7, #1
10006380:	42bc      	cmp	r4, r7
10006382:	41bf      	sbcs	r7, r7
10006384:	427f      	negs	r7, r7
10006386:	19bf      	adds	r7, r7, r6
10006388:	3a02      	subs	r2, #2
1000638a:	19c9      	adds	r1, r1, r7
1000638c:	9401      	str	r4, [sp, #4]
1000638e:	e79c      	b.n	100062ca <__aeabi_ddiv+0x4e6>
10006390:	2b00      	cmp	r3, #0
10006392:	d195      	bne.n	100062c0 <__aeabi_ddiv+0x4dc>
10006394:	2200      	movs	r2, #0
10006396:	9201      	str	r2, [sp, #4]
10006398:	e79b      	b.n	100062d2 <__aeabi_ddiv+0x4ee>
1000639a:	465a      	mov	r2, fp
1000639c:	4b21      	ldr	r3, [pc, #132]	; (10006424 <__aeabi_ddiv+0x640>)
1000639e:	1b5b      	subs	r3, r3, r5
100063a0:	40da      	lsrs	r2, r3
100063a2:	2f20      	cmp	r7, #32
100063a4:	d027      	beq.n	100063f6 <__aeabi_ddiv+0x612>
100063a6:	4b20      	ldr	r3, [pc, #128]	; (10006428 <__aeabi_ddiv+0x644>)
100063a8:	469c      	mov	ip, r3
100063aa:	465b      	mov	r3, fp
100063ac:	4465      	add	r5, ip
100063ae:	40ab      	lsls	r3, r5
100063b0:	4649      	mov	r1, r9
100063b2:	430b      	orrs	r3, r1
100063b4:	1e59      	subs	r1, r3, #1
100063b6:	418b      	sbcs	r3, r1
100063b8:	4313      	orrs	r3, r2
100063ba:	2207      	movs	r2, #7
100063bc:	2700      	movs	r7, #0
100063be:	401a      	ands	r2, r3
100063c0:	d007      	beq.n	100063d2 <__aeabi_ddiv+0x5ee>
100063c2:	220f      	movs	r2, #15
100063c4:	2700      	movs	r7, #0
100063c6:	401a      	ands	r2, r3
100063c8:	2a04      	cmp	r2, #4
100063ca:	d1b8      	bne.n	1000633e <__aeabi_ddiv+0x55a>
100063cc:	077a      	lsls	r2, r7, #29
100063ce:	027f      	lsls	r7, r7, #9
100063d0:	0b3f      	lsrs	r7, r7, #12
100063d2:	08db      	lsrs	r3, r3, #3
100063d4:	4313      	orrs	r3, r2
100063d6:	4699      	mov	r9, r3
100063d8:	2201      	movs	r2, #1
100063da:	4653      	mov	r3, sl
100063dc:	401a      	ands	r2, r3
100063de:	2300      	movs	r3, #0
100063e0:	e568      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
100063e2:	4541      	cmp	r1, r8
100063e4:	d8bb      	bhi.n	1000635e <__aeabi_ddiv+0x57a>
100063e6:	4693      	mov	fp, r2
100063e8:	2700      	movs	r7, #0
100063ea:	e667      	b.n	100060bc <__aeabi_ddiv+0x2d8>
100063ec:	9c01      	ldr	r4, [sp, #4]
100063ee:	429c      	cmp	r4, r3
100063f0:	d3c3      	bcc.n	1000637a <__aeabi_ddiv+0x596>
100063f2:	4691      	mov	r9, r2
100063f4:	e76d      	b.n	100062d2 <__aeabi_ddiv+0x4ee>
100063f6:	2300      	movs	r3, #0
100063f8:	e7da      	b.n	100063b0 <__aeabi_ddiv+0x5cc>
100063fa:	2780      	movs	r7, #128	; 0x80
100063fc:	465b      	mov	r3, fp
100063fe:	033f      	lsls	r7, r7, #12
10006400:	431f      	orrs	r7, r3
10006402:	033f      	lsls	r7, r7, #12
10006404:	0b3f      	lsrs	r7, r7, #12
10006406:	9a01      	ldr	r2, [sp, #4]
10006408:	4b03      	ldr	r3, [pc, #12]	; (10006418 <__aeabi_ddiv+0x634>)
1000640a:	e553      	b.n	10005eb4 <__aeabi_ddiv+0xd0>
1000640c:	000003ff 	.word	0x000003ff
10006410:	feffffff 	.word	0xfeffffff
10006414:	000007fe 	.word	0x000007fe
10006418:	000007ff 	.word	0x000007ff
1000641c:	fffffc02 	.word	0xfffffc02
10006420:	0000041e 	.word	0x0000041e
10006424:	fffffbe2 	.word	0xfffffbe2
10006428:	0000043e 	.word	0x0000043e

1000642c <__eqdf2>:
1000642c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000642e:	465f      	mov	r7, fp
10006430:	464d      	mov	r5, r9
10006432:	4644      	mov	r4, r8
10006434:	4656      	mov	r6, sl
10006436:	b4f0      	push	{r4, r5, r6, r7}
10006438:	031f      	lsls	r7, r3, #12
1000643a:	005c      	lsls	r4, r3, #1
1000643c:	0fdb      	lsrs	r3, r3, #31
1000643e:	4699      	mov	r9, r3
10006440:	4b1b      	ldr	r3, [pc, #108]	; (100064b0 <__eqdf2+0x84>)
10006442:	030e      	lsls	r6, r1, #12
10006444:	004d      	lsls	r5, r1, #1
10006446:	0fc9      	lsrs	r1, r1, #31
10006448:	4684      	mov	ip, r0
1000644a:	0b36      	lsrs	r6, r6, #12
1000644c:	0d6d      	lsrs	r5, r5, #21
1000644e:	468b      	mov	fp, r1
10006450:	4690      	mov	r8, r2
10006452:	0b3f      	lsrs	r7, r7, #12
10006454:	0d64      	lsrs	r4, r4, #21
10006456:	429d      	cmp	r5, r3
10006458:	d00c      	beq.n	10006474 <__eqdf2+0x48>
1000645a:	4b15      	ldr	r3, [pc, #84]	; (100064b0 <__eqdf2+0x84>)
1000645c:	429c      	cmp	r4, r3
1000645e:	d010      	beq.n	10006482 <__eqdf2+0x56>
10006460:	2301      	movs	r3, #1
10006462:	42a5      	cmp	r5, r4
10006464:	d014      	beq.n	10006490 <__eqdf2+0x64>
10006466:	1c18      	adds	r0, r3, #0
10006468:	bc3c      	pop	{r2, r3, r4, r5}
1000646a:	4690      	mov	r8, r2
1000646c:	4699      	mov	r9, r3
1000646e:	46a2      	mov	sl, r4
10006470:	46ab      	mov	fp, r5
10006472:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006474:	1c31      	adds	r1, r6, #0
10006476:	2301      	movs	r3, #1
10006478:	4301      	orrs	r1, r0
1000647a:	d1f4      	bne.n	10006466 <__eqdf2+0x3a>
1000647c:	4b0c      	ldr	r3, [pc, #48]	; (100064b0 <__eqdf2+0x84>)
1000647e:	429c      	cmp	r4, r3
10006480:	d1ee      	bne.n	10006460 <__eqdf2+0x34>
10006482:	433a      	orrs	r2, r7
10006484:	2301      	movs	r3, #1
10006486:	2a00      	cmp	r2, #0
10006488:	d1ed      	bne.n	10006466 <__eqdf2+0x3a>
1000648a:	2301      	movs	r3, #1
1000648c:	42a5      	cmp	r5, r4
1000648e:	d1ea      	bne.n	10006466 <__eqdf2+0x3a>
10006490:	42be      	cmp	r6, r7
10006492:	d1e8      	bne.n	10006466 <__eqdf2+0x3a>
10006494:	45c4      	cmp	ip, r8
10006496:	d1e6      	bne.n	10006466 <__eqdf2+0x3a>
10006498:	45cb      	cmp	fp, r9
1000649a:	d006      	beq.n	100064aa <__eqdf2+0x7e>
1000649c:	2d00      	cmp	r5, #0
1000649e:	d1e2      	bne.n	10006466 <__eqdf2+0x3a>
100064a0:	4330      	orrs	r0, r6
100064a2:	1c03      	adds	r3, r0, #0
100064a4:	1e58      	subs	r0, r3, #1
100064a6:	4183      	sbcs	r3, r0
100064a8:	e7dd      	b.n	10006466 <__eqdf2+0x3a>
100064aa:	2300      	movs	r3, #0
100064ac:	e7db      	b.n	10006466 <__eqdf2+0x3a>
100064ae:	46c0      	nop			; (mov r8, r8)
100064b0:	000007ff 	.word	0x000007ff

100064b4 <__gedf2>:
100064b4:	b5f0      	push	{r4, r5, r6, r7, lr}
100064b6:	4657      	mov	r7, sl
100064b8:	4645      	mov	r5, r8
100064ba:	464e      	mov	r6, r9
100064bc:	b4e0      	push	{r5, r6, r7}
100064be:	030f      	lsls	r7, r1, #12
100064c0:	004e      	lsls	r6, r1, #1
100064c2:	0fc9      	lsrs	r1, r1, #31
100064c4:	468a      	mov	sl, r1
100064c6:	4932      	ldr	r1, [pc, #200]	; (10006590 <__gedf2+0xdc>)
100064c8:	031d      	lsls	r5, r3, #12
100064ca:	005c      	lsls	r4, r3, #1
100064cc:	4684      	mov	ip, r0
100064ce:	0b3f      	lsrs	r7, r7, #12
100064d0:	0d76      	lsrs	r6, r6, #21
100064d2:	4690      	mov	r8, r2
100064d4:	0b2d      	lsrs	r5, r5, #12
100064d6:	0d64      	lsrs	r4, r4, #21
100064d8:	0fdb      	lsrs	r3, r3, #31
100064da:	428e      	cmp	r6, r1
100064dc:	d00f      	beq.n	100064fe <__gedf2+0x4a>
100064de:	428c      	cmp	r4, r1
100064e0:	d039      	beq.n	10006556 <__gedf2+0xa2>
100064e2:	2e00      	cmp	r6, #0
100064e4:	d110      	bne.n	10006508 <__gedf2+0x54>
100064e6:	4338      	orrs	r0, r7
100064e8:	4241      	negs	r1, r0
100064ea:	4141      	adcs	r1, r0
100064ec:	4689      	mov	r9, r1
100064ee:	2c00      	cmp	r4, #0
100064f0:	d127      	bne.n	10006542 <__gedf2+0x8e>
100064f2:	432a      	orrs	r2, r5
100064f4:	d125      	bne.n	10006542 <__gedf2+0x8e>
100064f6:	2000      	movs	r0, #0
100064f8:	2900      	cmp	r1, #0
100064fa:	d10e      	bne.n	1000651a <__gedf2+0x66>
100064fc:	e008      	b.n	10006510 <__gedf2+0x5c>
100064fe:	1c39      	adds	r1, r7, #0
10006500:	4301      	orrs	r1, r0
10006502:	d12e      	bne.n	10006562 <__gedf2+0xae>
10006504:	42b4      	cmp	r4, r6
10006506:	d026      	beq.n	10006556 <__gedf2+0xa2>
10006508:	2c00      	cmp	r4, #0
1000650a:	d00b      	beq.n	10006524 <__gedf2+0x70>
1000650c:	459a      	cmp	sl, r3
1000650e:	d00d      	beq.n	1000652c <__gedf2+0x78>
10006510:	4653      	mov	r3, sl
10006512:	4259      	negs	r1, r3
10006514:	2301      	movs	r3, #1
10006516:	4319      	orrs	r1, r3
10006518:	1c08      	adds	r0, r1, #0
1000651a:	bc1c      	pop	{r2, r3, r4}
1000651c:	4690      	mov	r8, r2
1000651e:	4699      	mov	r9, r3
10006520:	46a2      	mov	sl, r4
10006522:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006524:	432a      	orrs	r2, r5
10006526:	d0f3      	beq.n	10006510 <__gedf2+0x5c>
10006528:	459a      	cmp	sl, r3
1000652a:	d1f1      	bne.n	10006510 <__gedf2+0x5c>
1000652c:	42a6      	cmp	r6, r4
1000652e:	dcef      	bgt.n	10006510 <__gedf2+0x5c>
10006530:	da1a      	bge.n	10006568 <__gedf2+0xb4>
10006532:	4650      	mov	r0, sl
10006534:	4241      	negs	r1, r0
10006536:	4148      	adcs	r0, r1
10006538:	2301      	movs	r3, #1
1000653a:	4241      	negs	r1, r0
1000653c:	4319      	orrs	r1, r3
1000653e:	1c08      	adds	r0, r1, #0
10006540:	e7eb      	b.n	1000651a <__gedf2+0x66>
10006542:	464a      	mov	r2, r9
10006544:	2a00      	cmp	r2, #0
10006546:	d0e1      	beq.n	1000650c <__gedf2+0x58>
10006548:	4258      	negs	r0, r3
1000654a:	4158      	adcs	r0, r3
1000654c:	2201      	movs	r2, #1
1000654e:	4241      	negs	r1, r0
10006550:	4311      	orrs	r1, r2
10006552:	1c08      	adds	r0, r1, #0
10006554:	e7e1      	b.n	1000651a <__gedf2+0x66>
10006556:	1c29      	adds	r1, r5, #0
10006558:	4311      	orrs	r1, r2
1000655a:	d102      	bne.n	10006562 <__gedf2+0xae>
1000655c:	2e00      	cmp	r6, #0
1000655e:	d0c2      	beq.n	100064e6 <__gedf2+0x32>
10006560:	e7d4      	b.n	1000650c <__gedf2+0x58>
10006562:	2002      	movs	r0, #2
10006564:	4240      	negs	r0, r0
10006566:	e7d8      	b.n	1000651a <__gedf2+0x66>
10006568:	42af      	cmp	r7, r5
1000656a:	d8d1      	bhi.n	10006510 <__gedf2+0x5c>
1000656c:	d009      	beq.n	10006582 <__gedf2+0xce>
1000656e:	2000      	movs	r0, #0
10006570:	42af      	cmp	r7, r5
10006572:	d2d2      	bcs.n	1000651a <__gedf2+0x66>
10006574:	4650      	mov	r0, sl
10006576:	4241      	negs	r1, r0
10006578:	4148      	adcs	r0, r1
1000657a:	2301      	movs	r3, #1
1000657c:	4240      	negs	r0, r0
1000657e:	4318      	orrs	r0, r3
10006580:	e7cb      	b.n	1000651a <__gedf2+0x66>
10006582:	45c4      	cmp	ip, r8
10006584:	d8c4      	bhi.n	10006510 <__gedf2+0x5c>
10006586:	2000      	movs	r0, #0
10006588:	45c4      	cmp	ip, r8
1000658a:	d3f3      	bcc.n	10006574 <__gedf2+0xc0>
1000658c:	e7c5      	b.n	1000651a <__gedf2+0x66>
1000658e:	46c0      	nop			; (mov r8, r8)
10006590:	000007ff 	.word	0x000007ff

10006594 <__ledf2>:
10006594:	b5f0      	push	{r4, r5, r6, r7, lr}
10006596:	465f      	mov	r7, fp
10006598:	464d      	mov	r5, r9
1000659a:	4644      	mov	r4, r8
1000659c:	4656      	mov	r6, sl
1000659e:	4680      	mov	r8, r0
100065a0:	b4f0      	push	{r4, r5, r6, r7}
100065a2:	1c06      	adds	r6, r0, #0
100065a4:	0308      	lsls	r0, r1, #12
100065a6:	0b00      	lsrs	r0, r0, #12
100065a8:	4684      	mov	ip, r0
100065aa:	482c      	ldr	r0, [pc, #176]	; (1000665c <__ledf2+0xc8>)
100065ac:	004c      	lsls	r4, r1, #1
100065ae:	031f      	lsls	r7, r3, #12
100065b0:	005d      	lsls	r5, r3, #1
100065b2:	0fc9      	lsrs	r1, r1, #31
100065b4:	0d64      	lsrs	r4, r4, #21
100065b6:	468b      	mov	fp, r1
100065b8:	4691      	mov	r9, r2
100065ba:	0b3f      	lsrs	r7, r7, #12
100065bc:	0d6d      	lsrs	r5, r5, #21
100065be:	0fdb      	lsrs	r3, r3, #31
100065c0:	4284      	cmp	r4, r0
100065c2:	d012      	beq.n	100065ea <__ledf2+0x56>
100065c4:	4285      	cmp	r5, r0
100065c6:	d025      	beq.n	10006614 <__ledf2+0x80>
100065c8:	2c00      	cmp	r4, #0
100065ca:	d114      	bne.n	100065f6 <__ledf2+0x62>
100065cc:	4661      	mov	r1, ip
100065ce:	430e      	orrs	r6, r1
100065d0:	4270      	negs	r0, r6
100065d2:	4146      	adcs	r6, r0
100065d4:	2d00      	cmp	r5, #0
100065d6:	d035      	beq.n	10006644 <__ledf2+0xb0>
100065d8:	2e00      	cmp	r6, #0
100065da:	d021      	beq.n	10006620 <__ledf2+0x8c>
100065dc:	4258      	negs	r0, r3
100065de:	4158      	adcs	r0, r3
100065e0:	2101      	movs	r1, #1
100065e2:	4243      	negs	r3, r0
100065e4:	430b      	orrs	r3, r1
100065e6:	1c18      	adds	r0, r3, #0
100065e8:	e00e      	b.n	10006608 <__ledf2+0x74>
100065ea:	4661      	mov	r1, ip
100065ec:	2002      	movs	r0, #2
100065ee:	4331      	orrs	r1, r6
100065f0:	d10a      	bne.n	10006608 <__ledf2+0x74>
100065f2:	42a5      	cmp	r5, r4
100065f4:	d00e      	beq.n	10006614 <__ledf2+0x80>
100065f6:	2d00      	cmp	r5, #0
100065f8:	d112      	bne.n	10006620 <__ledf2+0x8c>
100065fa:	433a      	orrs	r2, r7
100065fc:	d110      	bne.n	10006620 <__ledf2+0x8c>
100065fe:	465b      	mov	r3, fp
10006600:	4259      	negs	r1, r3
10006602:	2301      	movs	r3, #1
10006604:	4319      	orrs	r1, r3
10006606:	1c08      	adds	r0, r1, #0
10006608:	bc3c      	pop	{r2, r3, r4, r5}
1000660a:	4690      	mov	r8, r2
1000660c:	4699      	mov	r9, r3
1000660e:	46a2      	mov	sl, r4
10006610:	46ab      	mov	fp, r5
10006612:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006614:	1c39      	adds	r1, r7, #0
10006616:	2002      	movs	r0, #2
10006618:	4311      	orrs	r1, r2
1000661a:	d1f5      	bne.n	10006608 <__ledf2+0x74>
1000661c:	2c00      	cmp	r4, #0
1000661e:	d0d5      	beq.n	100065cc <__ledf2+0x38>
10006620:	459b      	cmp	fp, r3
10006622:	d1ec      	bne.n	100065fe <__ledf2+0x6a>
10006624:	42ac      	cmp	r4, r5
10006626:	dcea      	bgt.n	100065fe <__ledf2+0x6a>
10006628:	db05      	blt.n	10006636 <__ledf2+0xa2>
1000662a:	45bc      	cmp	ip, r7
1000662c:	d8e7      	bhi.n	100065fe <__ledf2+0x6a>
1000662e:	d00f      	beq.n	10006650 <__ledf2+0xbc>
10006630:	2000      	movs	r0, #0
10006632:	45bc      	cmp	ip, r7
10006634:	d2e8      	bcs.n	10006608 <__ledf2+0x74>
10006636:	4658      	mov	r0, fp
10006638:	4241      	negs	r1, r0
1000663a:	4148      	adcs	r0, r1
1000663c:	4241      	negs	r1, r0
1000663e:	2001      	movs	r0, #1
10006640:	4308      	orrs	r0, r1
10006642:	e7e1      	b.n	10006608 <__ledf2+0x74>
10006644:	433a      	orrs	r2, r7
10006646:	d1c7      	bne.n	100065d8 <__ledf2+0x44>
10006648:	2000      	movs	r0, #0
1000664a:	2e00      	cmp	r6, #0
1000664c:	d1dc      	bne.n	10006608 <__ledf2+0x74>
1000664e:	e7d6      	b.n	100065fe <__ledf2+0x6a>
10006650:	45c8      	cmp	r8, r9
10006652:	d8d4      	bhi.n	100065fe <__ledf2+0x6a>
10006654:	2000      	movs	r0, #0
10006656:	45c8      	cmp	r8, r9
10006658:	d3ed      	bcc.n	10006636 <__ledf2+0xa2>
1000665a:	e7d5      	b.n	10006608 <__ledf2+0x74>
1000665c:	000007ff 	.word	0x000007ff

10006660 <__aeabi_dmul>:
10006660:	b5f0      	push	{r4, r5, r6, r7, lr}
10006662:	465f      	mov	r7, fp
10006664:	4656      	mov	r6, sl
10006666:	464d      	mov	r5, r9
10006668:	4644      	mov	r4, r8
1000666a:	b4f0      	push	{r4, r5, r6, r7}
1000666c:	1c05      	adds	r5, r0, #0
1000666e:	1c06      	adds	r6, r0, #0
10006670:	0308      	lsls	r0, r1, #12
10006672:	b087      	sub	sp, #28
10006674:	4699      	mov	r9, r3
10006676:	004f      	lsls	r7, r1, #1
10006678:	0b03      	lsrs	r3, r0, #12
1000667a:	0fcc      	lsrs	r4, r1, #31
1000667c:	4692      	mov	sl, r2
1000667e:	469b      	mov	fp, r3
10006680:	0d7f      	lsrs	r7, r7, #21
10006682:	9401      	str	r4, [sp, #4]
10006684:	d067      	beq.n	10006756 <__aeabi_dmul+0xf6>
10006686:	4b6c      	ldr	r3, [pc, #432]	; (10006838 <__aeabi_dmul+0x1d8>)
10006688:	429f      	cmp	r7, r3
1000668a:	d036      	beq.n	100066fa <__aeabi_dmul+0x9a>
1000668c:	2080      	movs	r0, #128	; 0x80
1000668e:	465b      	mov	r3, fp
10006690:	0340      	lsls	r0, r0, #13
10006692:	4318      	orrs	r0, r3
10006694:	00c0      	lsls	r0, r0, #3
10006696:	0f6b      	lsrs	r3, r5, #29
10006698:	4318      	orrs	r0, r3
1000669a:	4b68      	ldr	r3, [pc, #416]	; (1000683c <__aeabi_dmul+0x1dc>)
1000669c:	4683      	mov	fp, r0
1000669e:	469c      	mov	ip, r3
100066a0:	2300      	movs	r3, #0
100066a2:	4698      	mov	r8, r3
100066a4:	00ee      	lsls	r6, r5, #3
100066a6:	4467      	add	r7, ip
100066a8:	9300      	str	r3, [sp, #0]
100066aa:	464b      	mov	r3, r9
100066ac:	4649      	mov	r1, r9
100066ae:	031d      	lsls	r5, r3, #12
100066b0:	0fc9      	lsrs	r1, r1, #31
100066b2:	005b      	lsls	r3, r3, #1
100066b4:	4652      	mov	r2, sl
100066b6:	0b2d      	lsrs	r5, r5, #12
100066b8:	0d5b      	lsrs	r3, r3, #21
100066ba:	4689      	mov	r9, r1
100066bc:	d100      	bne.n	100066c0 <__aeabi_dmul+0x60>
100066be:	e06e      	b.n	1000679e <__aeabi_dmul+0x13e>
100066c0:	495d      	ldr	r1, [pc, #372]	; (10006838 <__aeabi_dmul+0x1d8>)
100066c2:	428b      	cmp	r3, r1
100066c4:	d064      	beq.n	10006790 <__aeabi_dmul+0x130>
100066c6:	2080      	movs	r0, #128	; 0x80
100066c8:	495c      	ldr	r1, [pc, #368]	; (1000683c <__aeabi_dmul+0x1dc>)
100066ca:	0340      	lsls	r0, r0, #13
100066cc:	468c      	mov	ip, r1
100066ce:	2100      	movs	r1, #0
100066d0:	4305      	orrs	r5, r0
100066d2:	00ed      	lsls	r5, r5, #3
100066d4:	0f50      	lsrs	r0, r2, #29
100066d6:	4305      	orrs	r5, r0
100066d8:	00d2      	lsls	r2, r2, #3
100066da:	4463      	add	r3, ip
100066dc:	4648      	mov	r0, r9
100066de:	18ff      	adds	r7, r7, r3
100066e0:	1c7b      	adds	r3, r7, #1
100066e2:	469a      	mov	sl, r3
100066e4:	9b00      	ldr	r3, [sp, #0]
100066e6:	4060      	eors	r0, r4
100066e8:	9002      	str	r0, [sp, #8]
100066ea:	430b      	orrs	r3, r1
100066ec:	2b0f      	cmp	r3, #15
100066ee:	d900      	bls.n	100066f2 <__aeabi_dmul+0x92>
100066f0:	e0ac      	b.n	1000684c <__aeabi_dmul+0x1ec>
100066f2:	4853      	ldr	r0, [pc, #332]	; (10006840 <__aeabi_dmul+0x1e0>)
100066f4:	009b      	lsls	r3, r3, #2
100066f6:	58c3      	ldr	r3, [r0, r3]
100066f8:	469f      	mov	pc, r3
100066fa:	465b      	mov	r3, fp
100066fc:	431d      	orrs	r5, r3
100066fe:	d000      	beq.n	10006702 <__aeabi_dmul+0xa2>
10006700:	e082      	b.n	10006808 <__aeabi_dmul+0x1a8>
10006702:	2308      	movs	r3, #8
10006704:	9300      	str	r3, [sp, #0]
10006706:	2300      	movs	r3, #0
10006708:	469b      	mov	fp, r3
1000670a:	3302      	adds	r3, #2
1000670c:	2600      	movs	r6, #0
1000670e:	4698      	mov	r8, r3
10006710:	e7cb      	b.n	100066aa <__aeabi_dmul+0x4a>
10006712:	9b02      	ldr	r3, [sp, #8]
10006714:	9301      	str	r3, [sp, #4]
10006716:	4643      	mov	r3, r8
10006718:	2b02      	cmp	r3, #2
1000671a:	d159      	bne.n	100067d0 <__aeabi_dmul+0x170>
1000671c:	2401      	movs	r4, #1
1000671e:	2500      	movs	r5, #0
10006720:	2600      	movs	r6, #0
10006722:	9b01      	ldr	r3, [sp, #4]
10006724:	401c      	ands	r4, r3
10006726:	4b44      	ldr	r3, [pc, #272]	; (10006838 <__aeabi_dmul+0x1d8>)
10006728:	2100      	movs	r1, #0
1000672a:	032d      	lsls	r5, r5, #12
1000672c:	0d0a      	lsrs	r2, r1, #20
1000672e:	0512      	lsls	r2, r2, #20
10006730:	0b2d      	lsrs	r5, r5, #12
10006732:	4315      	orrs	r5, r2
10006734:	4a43      	ldr	r2, [pc, #268]	; (10006844 <__aeabi_dmul+0x1e4>)
10006736:	051b      	lsls	r3, r3, #20
10006738:	4015      	ands	r5, r2
1000673a:	431d      	orrs	r5, r3
1000673c:	006d      	lsls	r5, r5, #1
1000673e:	07e4      	lsls	r4, r4, #31
10006740:	086d      	lsrs	r5, r5, #1
10006742:	4325      	orrs	r5, r4
10006744:	1c30      	adds	r0, r6, #0
10006746:	1c29      	adds	r1, r5, #0
10006748:	b007      	add	sp, #28
1000674a:	bc3c      	pop	{r2, r3, r4, r5}
1000674c:	4690      	mov	r8, r2
1000674e:	4699      	mov	r9, r3
10006750:	46a2      	mov	sl, r4
10006752:	46ab      	mov	fp, r5
10006754:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006756:	432b      	orrs	r3, r5
10006758:	d04e      	beq.n	100067f8 <__aeabi_dmul+0x198>
1000675a:	465b      	mov	r3, fp
1000675c:	2b00      	cmp	r3, #0
1000675e:	d100      	bne.n	10006762 <__aeabi_dmul+0x102>
10006760:	e185      	b.n	10006a6e <__aeabi_dmul+0x40e>
10006762:	4658      	mov	r0, fp
10006764:	f7fd fa10 	bl	10003b88 <__clzsi2>
10006768:	1c02      	adds	r2, r0, #0
1000676a:	2328      	movs	r3, #40	; 0x28
1000676c:	1c29      	adds	r1, r5, #0
1000676e:	1a9b      	subs	r3, r3, r2
10006770:	1c16      	adds	r6, r2, #0
10006772:	4658      	mov	r0, fp
10006774:	40d9      	lsrs	r1, r3
10006776:	3e08      	subs	r6, #8
10006778:	40b0      	lsls	r0, r6
1000677a:	1c0b      	adds	r3, r1, #0
1000677c:	40b5      	lsls	r5, r6
1000677e:	4303      	orrs	r3, r0
10006780:	469b      	mov	fp, r3
10006782:	1c2e      	adds	r6, r5, #0
10006784:	2300      	movs	r3, #0
10006786:	4f30      	ldr	r7, [pc, #192]	; (10006848 <__aeabi_dmul+0x1e8>)
10006788:	9300      	str	r3, [sp, #0]
1000678a:	1abf      	subs	r7, r7, r2
1000678c:	4698      	mov	r8, r3
1000678e:	e78c      	b.n	100066aa <__aeabi_dmul+0x4a>
10006790:	4651      	mov	r1, sl
10006792:	4329      	orrs	r1, r5
10006794:	d12e      	bne.n	100067f4 <__aeabi_dmul+0x194>
10006796:	2500      	movs	r5, #0
10006798:	2200      	movs	r2, #0
1000679a:	2102      	movs	r1, #2
1000679c:	e79e      	b.n	100066dc <__aeabi_dmul+0x7c>
1000679e:	4651      	mov	r1, sl
100067a0:	4329      	orrs	r1, r5
100067a2:	d023      	beq.n	100067ec <__aeabi_dmul+0x18c>
100067a4:	2d00      	cmp	r5, #0
100067a6:	d100      	bne.n	100067aa <__aeabi_dmul+0x14a>
100067a8:	e154      	b.n	10006a54 <__aeabi_dmul+0x3f4>
100067aa:	1c28      	adds	r0, r5, #0
100067ac:	f7fd f9ec 	bl	10003b88 <__clzsi2>
100067b0:	1c03      	adds	r3, r0, #0
100067b2:	2128      	movs	r1, #40	; 0x28
100067b4:	4650      	mov	r0, sl
100067b6:	1ac9      	subs	r1, r1, r3
100067b8:	1c1a      	adds	r2, r3, #0
100067ba:	40c8      	lsrs	r0, r1
100067bc:	4651      	mov	r1, sl
100067be:	3a08      	subs	r2, #8
100067c0:	4091      	lsls	r1, r2
100067c2:	4095      	lsls	r5, r2
100067c4:	1c0a      	adds	r2, r1, #0
100067c6:	4305      	orrs	r5, r0
100067c8:	481f      	ldr	r0, [pc, #124]	; (10006848 <__aeabi_dmul+0x1e8>)
100067ca:	2100      	movs	r1, #0
100067cc:	1ac3      	subs	r3, r0, r3
100067ce:	e785      	b.n	100066dc <__aeabi_dmul+0x7c>
100067d0:	2b03      	cmp	r3, #3
100067d2:	d100      	bne.n	100067d6 <__aeabi_dmul+0x176>
100067d4:	e1c2      	b.n	10006b5c <__aeabi_dmul+0x4fc>
100067d6:	2b01      	cmp	r3, #1
100067d8:	d000      	beq.n	100067dc <__aeabi_dmul+0x17c>
100067da:	e16d      	b.n	10006ab8 <__aeabi_dmul+0x458>
100067dc:	4644      	mov	r4, r8
100067de:	9b01      	ldr	r3, [sp, #4]
100067e0:	2500      	movs	r5, #0
100067e2:	401c      	ands	r4, r3
100067e4:	b2e4      	uxtb	r4, r4
100067e6:	2300      	movs	r3, #0
100067e8:	2600      	movs	r6, #0
100067ea:	e79d      	b.n	10006728 <__aeabi_dmul+0xc8>
100067ec:	2500      	movs	r5, #0
100067ee:	2200      	movs	r2, #0
100067f0:	2101      	movs	r1, #1
100067f2:	e773      	b.n	100066dc <__aeabi_dmul+0x7c>
100067f4:	2103      	movs	r1, #3
100067f6:	e771      	b.n	100066dc <__aeabi_dmul+0x7c>
100067f8:	2304      	movs	r3, #4
100067fa:	9300      	str	r3, [sp, #0]
100067fc:	2300      	movs	r3, #0
100067fe:	469b      	mov	fp, r3
10006800:	3301      	adds	r3, #1
10006802:	2600      	movs	r6, #0
10006804:	4698      	mov	r8, r3
10006806:	e750      	b.n	100066aa <__aeabi_dmul+0x4a>
10006808:	230c      	movs	r3, #12
1000680a:	9300      	str	r3, [sp, #0]
1000680c:	3b09      	subs	r3, #9
1000680e:	4698      	mov	r8, r3
10006810:	e74b      	b.n	100066aa <__aeabi_dmul+0x4a>
10006812:	2580      	movs	r5, #128	; 0x80
10006814:	2400      	movs	r4, #0
10006816:	032d      	lsls	r5, r5, #12
10006818:	2600      	movs	r6, #0
1000681a:	4b07      	ldr	r3, [pc, #28]	; (10006838 <__aeabi_dmul+0x1d8>)
1000681c:	e784      	b.n	10006728 <__aeabi_dmul+0xc8>
1000681e:	464b      	mov	r3, r9
10006820:	46ab      	mov	fp, r5
10006822:	1c16      	adds	r6, r2, #0
10006824:	9301      	str	r3, [sp, #4]
10006826:	4688      	mov	r8, r1
10006828:	e775      	b.n	10006716 <__aeabi_dmul+0xb6>
1000682a:	9b02      	ldr	r3, [sp, #8]
1000682c:	46ab      	mov	fp, r5
1000682e:	1c16      	adds	r6, r2, #0
10006830:	9301      	str	r3, [sp, #4]
10006832:	4688      	mov	r8, r1
10006834:	e76f      	b.n	10006716 <__aeabi_dmul+0xb6>
10006836:	46c0      	nop			; (mov r8, r8)
10006838:	000007ff 	.word	0x000007ff
1000683c:	fffffc01 	.word	0xfffffc01
10006840:	100076b4 	.word	0x100076b4
10006844:	800fffff 	.word	0x800fffff
10006848:	fffffc0d 	.word	0xfffffc0d
1000684c:	0c33      	lsrs	r3, r6, #16
1000684e:	0436      	lsls	r6, r6, #16
10006850:	0c36      	lsrs	r6, r6, #16
10006852:	469c      	mov	ip, r3
10006854:	1c33      	adds	r3, r6, #0
10006856:	0c14      	lsrs	r4, r2, #16
10006858:	0412      	lsls	r2, r2, #16
1000685a:	0c12      	lsrs	r2, r2, #16
1000685c:	4353      	muls	r3, r2
1000685e:	4698      	mov	r8, r3
10006860:	4663      	mov	r3, ip
10006862:	4353      	muls	r3, r2
10006864:	4699      	mov	r9, r3
10006866:	4663      	mov	r3, ip
10006868:	4363      	muls	r3, r4
1000686a:	9301      	str	r3, [sp, #4]
1000686c:	1c33      	adds	r3, r6, #0
1000686e:	4641      	mov	r1, r8
10006870:	4363      	muls	r3, r4
10006872:	0c09      	lsrs	r1, r1, #16
10006874:	444b      	add	r3, r9
10006876:	185b      	adds	r3, r3, r1
10006878:	4599      	cmp	r9, r3
1000687a:	d905      	bls.n	10006888 <__aeabi_dmul+0x228>
1000687c:	2080      	movs	r0, #128	; 0x80
1000687e:	0240      	lsls	r0, r0, #9
10006880:	4681      	mov	r9, r0
10006882:	9901      	ldr	r1, [sp, #4]
10006884:	4449      	add	r1, r9
10006886:	9101      	str	r1, [sp, #4]
10006888:	0c19      	lsrs	r1, r3, #16
1000688a:	9103      	str	r1, [sp, #12]
1000688c:	4641      	mov	r1, r8
1000688e:	0409      	lsls	r1, r1, #16
10006890:	0c09      	lsrs	r1, r1, #16
10006892:	041b      	lsls	r3, r3, #16
10006894:	185b      	adds	r3, r3, r1
10006896:	9304      	str	r3, [sp, #16]
10006898:	0c2b      	lsrs	r3, r5, #16
1000689a:	4698      	mov	r8, r3
1000689c:	1c33      	adds	r3, r6, #0
1000689e:	042d      	lsls	r5, r5, #16
100068a0:	0c29      	lsrs	r1, r5, #16
100068a2:	434b      	muls	r3, r1
100068a4:	4660      	mov	r0, ip
100068a6:	9300      	str	r3, [sp, #0]
100068a8:	4643      	mov	r3, r8
100068aa:	4665      	mov	r5, ip
100068ac:	4358      	muls	r0, r3
100068ae:	435e      	muls	r6, r3
100068b0:	9b00      	ldr	r3, [sp, #0]
100068b2:	434d      	muls	r5, r1
100068b4:	0c1b      	lsrs	r3, r3, #16
100068b6:	4699      	mov	r9, r3
100068b8:	19ae      	adds	r6, r5, r6
100068ba:	444e      	add	r6, r9
100068bc:	4684      	mov	ip, r0
100068be:	42b5      	cmp	r5, r6
100068c0:	d903      	bls.n	100068ca <__aeabi_dmul+0x26a>
100068c2:	2380      	movs	r3, #128	; 0x80
100068c4:	025b      	lsls	r3, r3, #9
100068c6:	4699      	mov	r9, r3
100068c8:	44cc      	add	ip, r9
100068ca:	0c35      	lsrs	r5, r6, #16
100068cc:	1c2b      	adds	r3, r5, #0
100068ce:	9803      	ldr	r0, [sp, #12]
100068d0:	4463      	add	r3, ip
100068d2:	4684      	mov	ip, r0
100068d4:	9305      	str	r3, [sp, #20]
100068d6:	9b00      	ldr	r3, [sp, #0]
100068d8:	0436      	lsls	r6, r6, #16
100068da:	041b      	lsls	r3, r3, #16
100068dc:	0c1b      	lsrs	r3, r3, #16
100068de:	18f3      	adds	r3, r6, r3
100068e0:	449c      	add	ip, r3
100068e2:	4660      	mov	r0, ip
100068e4:	9003      	str	r0, [sp, #12]
100068e6:	4658      	mov	r0, fp
100068e8:	0405      	lsls	r5, r0, #16
100068ea:	0c06      	lsrs	r6, r0, #16
100068ec:	0c28      	lsrs	r0, r5, #16
100068ee:	4684      	mov	ip, r0
100068f0:	4350      	muls	r0, r2
100068f2:	1c35      	adds	r5, r6, #0
100068f4:	4681      	mov	r9, r0
100068f6:	4660      	mov	r0, ip
100068f8:	4365      	muls	r5, r4
100068fa:	4344      	muls	r4, r0
100068fc:	4648      	mov	r0, r9
100068fe:	0c00      	lsrs	r0, r0, #16
10006900:	4683      	mov	fp, r0
10006902:	4372      	muls	r2, r6
10006904:	1914      	adds	r4, r2, r4
10006906:	445c      	add	r4, fp
10006908:	42a2      	cmp	r2, r4
1000690a:	d903      	bls.n	10006914 <__aeabi_dmul+0x2b4>
1000690c:	2280      	movs	r2, #128	; 0x80
1000690e:	0252      	lsls	r2, r2, #9
10006910:	4693      	mov	fp, r2
10006912:	445d      	add	r5, fp
10006914:	0c22      	lsrs	r2, r4, #16
10006916:	18ad      	adds	r5, r5, r2
10006918:	464a      	mov	r2, r9
1000691a:	0412      	lsls	r2, r2, #16
1000691c:	0c12      	lsrs	r2, r2, #16
1000691e:	0424      	lsls	r4, r4, #16
10006920:	4640      	mov	r0, r8
10006922:	18a4      	adds	r4, r4, r2
10006924:	4662      	mov	r2, ip
10006926:	434a      	muls	r2, r1
10006928:	4371      	muls	r1, r6
1000692a:	4346      	muls	r6, r0
1000692c:	4660      	mov	r0, ip
1000692e:	9600      	str	r6, [sp, #0]
10006930:	4646      	mov	r6, r8
10006932:	4370      	muls	r0, r6
10006934:	4680      	mov	r8, r0
10006936:	0c10      	lsrs	r0, r2, #16
10006938:	4684      	mov	ip, r0
1000693a:	4488      	add	r8, r1
1000693c:	44e0      	add	r8, ip
1000693e:	4541      	cmp	r1, r8
10006940:	d905      	bls.n	1000694e <__aeabi_dmul+0x2ee>
10006942:	2180      	movs	r1, #128	; 0x80
10006944:	0249      	lsls	r1, r1, #9
10006946:	468c      	mov	ip, r1
10006948:	9900      	ldr	r1, [sp, #0]
1000694a:	4461      	add	r1, ip
1000694c:	9100      	str	r1, [sp, #0]
1000694e:	9801      	ldr	r0, [sp, #4]
10006950:	9903      	ldr	r1, [sp, #12]
10006952:	4684      	mov	ip, r0
10006954:	4461      	add	r1, ip
10006956:	4299      	cmp	r1, r3
10006958:	419b      	sbcs	r3, r3
1000695a:	425b      	negs	r3, r3
1000695c:	4699      	mov	r9, r3
1000695e:	9805      	ldr	r0, [sp, #20]
10006960:	4643      	mov	r3, r8
10006962:	4684      	mov	ip, r0
10006964:	0412      	lsls	r2, r2, #16
10006966:	0c12      	lsrs	r2, r2, #16
10006968:	041b      	lsls	r3, r3, #16
1000696a:	189b      	adds	r3, r3, r2
1000696c:	4463      	add	r3, ip
1000696e:	469c      	mov	ip, r3
10006970:	46ab      	mov	fp, r5
10006972:	4283      	cmp	r3, r0
10006974:	419b      	sbcs	r3, r3
10006976:	4640      	mov	r0, r8
10006978:	190a      	adds	r2, r1, r4
1000697a:	44cc      	add	ip, r9
1000697c:	42a2      	cmp	r2, r4
1000697e:	4189      	sbcs	r1, r1
10006980:	44e3      	add	fp, ip
10006982:	45cc      	cmp	ip, r9
10006984:	41b6      	sbcs	r6, r6
10006986:	465c      	mov	r4, fp
10006988:	0c00      	lsrs	r0, r0, #16
1000698a:	4680      	mov	r8, r0
1000698c:	4249      	negs	r1, r1
1000698e:	4276      	negs	r6, r6
10006990:	425b      	negs	r3, r3
10006992:	1864      	adds	r4, r4, r1
10006994:	4333      	orrs	r3, r6
10006996:	4498      	add	r8, r3
10006998:	428c      	cmp	r4, r1
1000699a:	4189      	sbcs	r1, r1
1000699c:	45ab      	cmp	fp, r5
1000699e:	419b      	sbcs	r3, r3
100069a0:	4249      	negs	r1, r1
100069a2:	425b      	negs	r3, r3
100069a4:	4319      	orrs	r1, r3
100069a6:	1c0d      	adds	r5, r1, #0
100069a8:	9b00      	ldr	r3, [sp, #0]
100069aa:	4445      	add	r5, r8
100069ac:	18ee      	adds	r6, r5, r3
100069ae:	0276      	lsls	r6, r6, #9
100069b0:	0de5      	lsrs	r5, r4, #23
100069b2:	432e      	orrs	r6, r5
100069b4:	46b3      	mov	fp, r6
100069b6:	9b04      	ldr	r3, [sp, #16]
100069b8:	0256      	lsls	r6, r2, #9
100069ba:	431e      	orrs	r6, r3
100069bc:	1e73      	subs	r3, r6, #1
100069be:	419e      	sbcs	r6, r3
100069c0:	465b      	mov	r3, fp
100069c2:	0dd2      	lsrs	r2, r2, #23
100069c4:	4332      	orrs	r2, r6
100069c6:	0266      	lsls	r6, r4, #9
100069c8:	4316      	orrs	r6, r2
100069ca:	01db      	lsls	r3, r3, #7
100069cc:	d50a      	bpl.n	100069e4 <__aeabi_dmul+0x384>
100069ce:	2301      	movs	r3, #1
100069d0:	4033      	ands	r3, r6
100069d2:	0876      	lsrs	r6, r6, #1
100069d4:	431e      	orrs	r6, r3
100069d6:	465b      	mov	r3, fp
100069d8:	07db      	lsls	r3, r3, #31
100069da:	431e      	orrs	r6, r3
100069dc:	465b      	mov	r3, fp
100069de:	085b      	lsrs	r3, r3, #1
100069e0:	469b      	mov	fp, r3
100069e2:	4657      	mov	r7, sl
100069e4:	4b63      	ldr	r3, [pc, #396]	; (10006b74 <__aeabi_dmul+0x514>)
100069e6:	18fb      	adds	r3, r7, r3
100069e8:	2b00      	cmp	r3, #0
100069ea:	dd5a      	ble.n	10006aa2 <__aeabi_dmul+0x442>
100069ec:	0772      	lsls	r2, r6, #29
100069ee:	d009      	beq.n	10006a04 <__aeabi_dmul+0x3a4>
100069f0:	220f      	movs	r2, #15
100069f2:	4032      	ands	r2, r6
100069f4:	2a04      	cmp	r2, #4
100069f6:	d005      	beq.n	10006a04 <__aeabi_dmul+0x3a4>
100069f8:	1d32      	adds	r2, r6, #4
100069fa:	42b2      	cmp	r2, r6
100069fc:	41b6      	sbcs	r6, r6
100069fe:	4276      	negs	r6, r6
10006a00:	44b3      	add	fp, r6
10006a02:	1c16      	adds	r6, r2, #0
10006a04:	465a      	mov	r2, fp
10006a06:	01d2      	lsls	r2, r2, #7
10006a08:	d506      	bpl.n	10006a18 <__aeabi_dmul+0x3b8>
10006a0a:	465a      	mov	r2, fp
10006a0c:	4b5a      	ldr	r3, [pc, #360]	; (10006b78 <__aeabi_dmul+0x518>)
10006a0e:	401a      	ands	r2, r3
10006a10:	2380      	movs	r3, #128	; 0x80
10006a12:	4693      	mov	fp, r2
10006a14:	00db      	lsls	r3, r3, #3
10006a16:	18fb      	adds	r3, r7, r3
10006a18:	4a58      	ldr	r2, [pc, #352]	; (10006b7c <__aeabi_dmul+0x51c>)
10006a1a:	4293      	cmp	r3, r2
10006a1c:	dd34      	ble.n	10006a88 <__aeabi_dmul+0x428>
10006a1e:	2401      	movs	r4, #1
10006a20:	9b02      	ldr	r3, [sp, #8]
10006a22:	2500      	movs	r5, #0
10006a24:	401c      	ands	r4, r3
10006a26:	2600      	movs	r6, #0
10006a28:	4b55      	ldr	r3, [pc, #340]	; (10006b80 <__aeabi_dmul+0x520>)
10006a2a:	e67d      	b.n	10006728 <__aeabi_dmul+0xc8>
10006a2c:	2080      	movs	r0, #128	; 0x80
10006a2e:	465b      	mov	r3, fp
10006a30:	0300      	lsls	r0, r0, #12
10006a32:	4203      	tst	r3, r0
10006a34:	d008      	beq.n	10006a48 <__aeabi_dmul+0x3e8>
10006a36:	4205      	tst	r5, r0
10006a38:	d106      	bne.n	10006a48 <__aeabi_dmul+0x3e8>
10006a3a:	4305      	orrs	r5, r0
10006a3c:	032d      	lsls	r5, r5, #12
10006a3e:	0b2d      	lsrs	r5, r5, #12
10006a40:	464c      	mov	r4, r9
10006a42:	1c16      	adds	r6, r2, #0
10006a44:	4b4e      	ldr	r3, [pc, #312]	; (10006b80 <__aeabi_dmul+0x520>)
10006a46:	e66f      	b.n	10006728 <__aeabi_dmul+0xc8>
10006a48:	465d      	mov	r5, fp
10006a4a:	4305      	orrs	r5, r0
10006a4c:	032d      	lsls	r5, r5, #12
10006a4e:	0b2d      	lsrs	r5, r5, #12
10006a50:	4b4b      	ldr	r3, [pc, #300]	; (10006b80 <__aeabi_dmul+0x520>)
10006a52:	e669      	b.n	10006728 <__aeabi_dmul+0xc8>
10006a54:	4650      	mov	r0, sl
10006a56:	f7fd f897 	bl	10003b88 <__clzsi2>
10006a5a:	1c03      	adds	r3, r0, #0
10006a5c:	3320      	adds	r3, #32
10006a5e:	2b27      	cmp	r3, #39	; 0x27
10006a60:	dc00      	bgt.n	10006a64 <__aeabi_dmul+0x404>
10006a62:	e6a6      	b.n	100067b2 <__aeabi_dmul+0x152>
10006a64:	4655      	mov	r5, sl
10006a66:	3808      	subs	r0, #8
10006a68:	4085      	lsls	r5, r0
10006a6a:	2200      	movs	r2, #0
10006a6c:	e6ac      	b.n	100067c8 <__aeabi_dmul+0x168>
10006a6e:	1c28      	adds	r0, r5, #0
10006a70:	f7fd f88a 	bl	10003b88 <__clzsi2>
10006a74:	1c02      	adds	r2, r0, #0
10006a76:	3220      	adds	r2, #32
10006a78:	2a27      	cmp	r2, #39	; 0x27
10006a7a:	dc00      	bgt.n	10006a7e <__aeabi_dmul+0x41e>
10006a7c:	e675      	b.n	1000676a <__aeabi_dmul+0x10a>
10006a7e:	3808      	subs	r0, #8
10006a80:	4085      	lsls	r5, r0
10006a82:	2600      	movs	r6, #0
10006a84:	46ab      	mov	fp, r5
10006a86:	e67d      	b.n	10006784 <__aeabi_dmul+0x124>
10006a88:	465a      	mov	r2, fp
10006a8a:	08f6      	lsrs	r6, r6, #3
10006a8c:	0752      	lsls	r2, r2, #29
10006a8e:	4316      	orrs	r6, r2
10006a90:	465a      	mov	r2, fp
10006a92:	2401      	movs	r4, #1
10006a94:	0255      	lsls	r5, r2, #9
10006a96:	9a02      	ldr	r2, [sp, #8]
10006a98:	055b      	lsls	r3, r3, #21
10006a9a:	0b2d      	lsrs	r5, r5, #12
10006a9c:	0d5b      	lsrs	r3, r3, #21
10006a9e:	4014      	ands	r4, r2
10006aa0:	e642      	b.n	10006728 <__aeabi_dmul+0xc8>
10006aa2:	4d38      	ldr	r5, [pc, #224]	; (10006b84 <__aeabi_dmul+0x524>)
10006aa4:	1bed      	subs	r5, r5, r7
10006aa6:	2d38      	cmp	r5, #56	; 0x38
10006aa8:	dd0a      	ble.n	10006ac0 <__aeabi_dmul+0x460>
10006aaa:	2401      	movs	r4, #1
10006aac:	9b02      	ldr	r3, [sp, #8]
10006aae:	2500      	movs	r5, #0
10006ab0:	401c      	ands	r4, r3
10006ab2:	2600      	movs	r6, #0
10006ab4:	2300      	movs	r3, #0
10006ab6:	e637      	b.n	10006728 <__aeabi_dmul+0xc8>
10006ab8:	9b01      	ldr	r3, [sp, #4]
10006aba:	4657      	mov	r7, sl
10006abc:	9302      	str	r3, [sp, #8]
10006abe:	e791      	b.n	100069e4 <__aeabi_dmul+0x384>
10006ac0:	2d1f      	cmp	r5, #31
10006ac2:	dc25      	bgt.n	10006b10 <__aeabi_dmul+0x4b0>
10006ac4:	4b30      	ldr	r3, [pc, #192]	; (10006b88 <__aeabi_dmul+0x528>)
10006ac6:	1c32      	adds	r2, r6, #0
10006ac8:	469c      	mov	ip, r3
10006aca:	4467      	add	r7, ip
10006acc:	40be      	lsls	r6, r7
10006ace:	465b      	mov	r3, fp
10006ad0:	40bb      	lsls	r3, r7
10006ad2:	1c37      	adds	r7, r6, #0
10006ad4:	40ea      	lsrs	r2, r5
10006ad6:	1e7e      	subs	r6, r7, #1
10006ad8:	41b7      	sbcs	r7, r6
10006ada:	4313      	orrs	r3, r2
10006adc:	433b      	orrs	r3, r7
10006ade:	1c1e      	adds	r6, r3, #0
10006ae0:	465b      	mov	r3, fp
10006ae2:	40eb      	lsrs	r3, r5
10006ae4:	1c1d      	adds	r5, r3, #0
10006ae6:	0773      	lsls	r3, r6, #29
10006ae8:	d009      	beq.n	10006afe <__aeabi_dmul+0x49e>
10006aea:	230f      	movs	r3, #15
10006aec:	4033      	ands	r3, r6
10006aee:	2b04      	cmp	r3, #4
10006af0:	d005      	beq.n	10006afe <__aeabi_dmul+0x49e>
10006af2:	1d33      	adds	r3, r6, #4
10006af4:	42b3      	cmp	r3, r6
10006af6:	41b6      	sbcs	r6, r6
10006af8:	4276      	negs	r6, r6
10006afa:	19ad      	adds	r5, r5, r6
10006afc:	1c1e      	adds	r6, r3, #0
10006afe:	022b      	lsls	r3, r5, #8
10006b00:	d520      	bpl.n	10006b44 <__aeabi_dmul+0x4e4>
10006b02:	2401      	movs	r4, #1
10006b04:	9b02      	ldr	r3, [sp, #8]
10006b06:	2500      	movs	r5, #0
10006b08:	401c      	ands	r4, r3
10006b0a:	2600      	movs	r6, #0
10006b0c:	2301      	movs	r3, #1
10006b0e:	e60b      	b.n	10006728 <__aeabi_dmul+0xc8>
10006b10:	465a      	mov	r2, fp
10006b12:	4b1e      	ldr	r3, [pc, #120]	; (10006b8c <__aeabi_dmul+0x52c>)
10006b14:	1bdb      	subs	r3, r3, r7
10006b16:	40da      	lsrs	r2, r3
10006b18:	1c13      	adds	r3, r2, #0
10006b1a:	2d20      	cmp	r5, #32
10006b1c:	d01c      	beq.n	10006b58 <__aeabi_dmul+0x4f8>
10006b1e:	4a1c      	ldr	r2, [pc, #112]	; (10006b90 <__aeabi_dmul+0x530>)
10006b20:	4694      	mov	ip, r2
10006b22:	465a      	mov	r2, fp
10006b24:	4467      	add	r7, ip
10006b26:	40ba      	lsls	r2, r7
10006b28:	1c17      	adds	r7, r2, #0
10006b2a:	433e      	orrs	r6, r7
10006b2c:	1e72      	subs	r2, r6, #1
10006b2e:	4196      	sbcs	r6, r2
10006b30:	431e      	orrs	r6, r3
10006b32:	2307      	movs	r3, #7
10006b34:	2500      	movs	r5, #0
10006b36:	4033      	ands	r3, r6
10006b38:	d007      	beq.n	10006b4a <__aeabi_dmul+0x4ea>
10006b3a:	230f      	movs	r3, #15
10006b3c:	2500      	movs	r5, #0
10006b3e:	4033      	ands	r3, r6
10006b40:	2b04      	cmp	r3, #4
10006b42:	d1d6      	bne.n	10006af2 <__aeabi_dmul+0x492>
10006b44:	076b      	lsls	r3, r5, #29
10006b46:	026d      	lsls	r5, r5, #9
10006b48:	0b2d      	lsrs	r5, r5, #12
10006b4a:	2401      	movs	r4, #1
10006b4c:	08f6      	lsrs	r6, r6, #3
10006b4e:	431e      	orrs	r6, r3
10006b50:	9b02      	ldr	r3, [sp, #8]
10006b52:	401c      	ands	r4, r3
10006b54:	2300      	movs	r3, #0
10006b56:	e5e7      	b.n	10006728 <__aeabi_dmul+0xc8>
10006b58:	2700      	movs	r7, #0
10006b5a:	e7e6      	b.n	10006b2a <__aeabi_dmul+0x4ca>
10006b5c:	2580      	movs	r5, #128	; 0x80
10006b5e:	465b      	mov	r3, fp
10006b60:	2401      	movs	r4, #1
10006b62:	032d      	lsls	r5, r5, #12
10006b64:	431d      	orrs	r5, r3
10006b66:	9b01      	ldr	r3, [sp, #4]
10006b68:	032d      	lsls	r5, r5, #12
10006b6a:	4023      	ands	r3, r4
10006b6c:	1c1c      	adds	r4, r3, #0
10006b6e:	0b2d      	lsrs	r5, r5, #12
10006b70:	4b03      	ldr	r3, [pc, #12]	; (10006b80 <__aeabi_dmul+0x520>)
10006b72:	e5d9      	b.n	10006728 <__aeabi_dmul+0xc8>
10006b74:	000003ff 	.word	0x000003ff
10006b78:	feffffff 	.word	0xfeffffff
10006b7c:	000007fe 	.word	0x000007fe
10006b80:	000007ff 	.word	0x000007ff
10006b84:	fffffc02 	.word	0xfffffc02
10006b88:	0000041e 	.word	0x0000041e
10006b8c:	fffffbe2 	.word	0xfffffbe2
10006b90:	0000043e 	.word	0x0000043e

10006b94 <__aeabi_dsub>:
10006b94:	b5f0      	push	{r4, r5, r6, r7, lr}
10006b96:	464d      	mov	r5, r9
10006b98:	4644      	mov	r4, r8
10006b9a:	465f      	mov	r7, fp
10006b9c:	4656      	mov	r6, sl
10006b9e:	b4f0      	push	{r4, r5, r6, r7}
10006ba0:	1c0e      	adds	r6, r1, #0
10006ba2:	1c11      	adds	r1, r2, #0
10006ba4:	0332      	lsls	r2, r6, #12
10006ba6:	0a52      	lsrs	r2, r2, #9
10006ba8:	0f47      	lsrs	r7, r0, #29
10006baa:	4317      	orrs	r7, r2
10006bac:	00c5      	lsls	r5, r0, #3
10006bae:	031a      	lsls	r2, r3, #12
10006bb0:	0058      	lsls	r0, r3, #1
10006bb2:	0fdb      	lsrs	r3, r3, #31
10006bb4:	4699      	mov	r9, r3
10006bb6:	0a52      	lsrs	r2, r2, #9
10006bb8:	0f4b      	lsrs	r3, r1, #29
10006bba:	b083      	sub	sp, #12
10006bbc:	431a      	orrs	r2, r3
10006bbe:	00cb      	lsls	r3, r1, #3
10006bc0:	9301      	str	r3, [sp, #4]
10006bc2:	4bcf      	ldr	r3, [pc, #828]	; (10006f00 <__aeabi_dsub+0x36c>)
10006bc4:	0074      	lsls	r4, r6, #1
10006bc6:	0ff6      	lsrs	r6, r6, #31
10006bc8:	0d64      	lsrs	r4, r4, #21
10006bca:	46b0      	mov	r8, r6
10006bcc:	0d40      	lsrs	r0, r0, #21
10006bce:	4298      	cmp	r0, r3
10006bd0:	d100      	bne.n	10006bd4 <__aeabi_dsub+0x40>
10006bd2:	e0e8      	b.n	10006da6 <__aeabi_dsub+0x212>
10006bd4:	2301      	movs	r3, #1
10006bd6:	4649      	mov	r1, r9
10006bd8:	4059      	eors	r1, r3
10006bda:	1c0b      	adds	r3, r1, #0
10006bdc:	429e      	cmp	r6, r3
10006bde:	d100      	bne.n	10006be2 <__aeabi_dsub+0x4e>
10006be0:	e0b1      	b.n	10006d46 <__aeabi_dsub+0x1b2>
10006be2:	1a26      	subs	r6, r4, r0
10006be4:	2e00      	cmp	r6, #0
10006be6:	dc00      	bgt.n	10006bea <__aeabi_dsub+0x56>
10006be8:	e11c      	b.n	10006e24 <__aeabi_dsub+0x290>
10006bea:	2800      	cmp	r0, #0
10006bec:	d142      	bne.n	10006c74 <__aeabi_dsub+0xe0>
10006bee:	1c13      	adds	r3, r2, #0
10006bf0:	9901      	ldr	r1, [sp, #4]
10006bf2:	430b      	orrs	r3, r1
10006bf4:	d000      	beq.n	10006bf8 <__aeabi_dsub+0x64>
10006bf6:	e0e6      	b.n	10006dc6 <__aeabi_dsub+0x232>
10006bf8:	076b      	lsls	r3, r5, #29
10006bfa:	d100      	bne.n	10006bfe <__aeabi_dsub+0x6a>
10006bfc:	e08e      	b.n	10006d1c <__aeabi_dsub+0x188>
10006bfe:	230f      	movs	r3, #15
10006c00:	402b      	ands	r3, r5
10006c02:	2b04      	cmp	r3, #4
10006c04:	d100      	bne.n	10006c08 <__aeabi_dsub+0x74>
10006c06:	e089      	b.n	10006d1c <__aeabi_dsub+0x188>
10006c08:	1d2a      	adds	r2, r5, #4
10006c0a:	42aa      	cmp	r2, r5
10006c0c:	41ad      	sbcs	r5, r5
10006c0e:	2380      	movs	r3, #128	; 0x80
10006c10:	2601      	movs	r6, #1
10006c12:	4641      	mov	r1, r8
10006c14:	426d      	negs	r5, r5
10006c16:	197f      	adds	r7, r7, r5
10006c18:	041b      	lsls	r3, r3, #16
10006c1a:	403b      	ands	r3, r7
10006c1c:	400e      	ands	r6, r1
10006c1e:	1c15      	adds	r5, r2, #0
10006c20:	2b00      	cmp	r3, #0
10006c22:	d100      	bne.n	10006c26 <__aeabi_dsub+0x92>
10006c24:	e083      	b.n	10006d2e <__aeabi_dsub+0x19a>
10006c26:	4bb6      	ldr	r3, [pc, #728]	; (10006f00 <__aeabi_dsub+0x36c>)
10006c28:	3401      	adds	r4, #1
10006c2a:	429c      	cmp	r4, r3
10006c2c:	d100      	bne.n	10006c30 <__aeabi_dsub+0x9c>
10006c2e:	e116      	b.n	10006e5e <__aeabi_dsub+0x2ca>
10006c30:	1c3a      	adds	r2, r7, #0
10006c32:	4bb4      	ldr	r3, [pc, #720]	; (10006f04 <__aeabi_dsub+0x370>)
10006c34:	08ed      	lsrs	r5, r5, #3
10006c36:	401a      	ands	r2, r3
10006c38:	0750      	lsls	r0, r2, #29
10006c3a:	0564      	lsls	r4, r4, #21
10006c3c:	0252      	lsls	r2, r2, #9
10006c3e:	4305      	orrs	r5, r0
10006c40:	0b12      	lsrs	r2, r2, #12
10006c42:	0d64      	lsrs	r4, r4, #21
10006c44:	2100      	movs	r1, #0
10006c46:	0312      	lsls	r2, r2, #12
10006c48:	0d0b      	lsrs	r3, r1, #20
10006c4a:	051b      	lsls	r3, r3, #20
10006c4c:	0564      	lsls	r4, r4, #21
10006c4e:	0b12      	lsrs	r2, r2, #12
10006c50:	431a      	orrs	r2, r3
10006c52:	0863      	lsrs	r3, r4, #1
10006c54:	4cac      	ldr	r4, [pc, #688]	; (10006f08 <__aeabi_dsub+0x374>)
10006c56:	07f6      	lsls	r6, r6, #31
10006c58:	4014      	ands	r4, r2
10006c5a:	431c      	orrs	r4, r3
10006c5c:	0064      	lsls	r4, r4, #1
10006c5e:	0864      	lsrs	r4, r4, #1
10006c60:	4334      	orrs	r4, r6
10006c62:	1c28      	adds	r0, r5, #0
10006c64:	1c21      	adds	r1, r4, #0
10006c66:	b003      	add	sp, #12
10006c68:	bc3c      	pop	{r2, r3, r4, r5}
10006c6a:	4690      	mov	r8, r2
10006c6c:	4699      	mov	r9, r3
10006c6e:	46a2      	mov	sl, r4
10006c70:	46ab      	mov	fp, r5
10006c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006c74:	4ba2      	ldr	r3, [pc, #648]	; (10006f00 <__aeabi_dsub+0x36c>)
10006c76:	429c      	cmp	r4, r3
10006c78:	d0be      	beq.n	10006bf8 <__aeabi_dsub+0x64>
10006c7a:	2380      	movs	r3, #128	; 0x80
10006c7c:	041b      	lsls	r3, r3, #16
10006c7e:	431a      	orrs	r2, r3
10006c80:	2e38      	cmp	r6, #56	; 0x38
10006c82:	dd00      	ble.n	10006c86 <__aeabi_dsub+0xf2>
10006c84:	e103      	b.n	10006e8e <__aeabi_dsub+0x2fa>
10006c86:	2e1f      	cmp	r6, #31
10006c88:	dd00      	ble.n	10006c8c <__aeabi_dsub+0xf8>
10006c8a:	e13f      	b.n	10006f0c <__aeabi_dsub+0x378>
10006c8c:	2020      	movs	r0, #32
10006c8e:	1b83      	subs	r3, r0, r6
10006c90:	4699      	mov	r9, r3
10006c92:	1c13      	adds	r3, r2, #0
10006c94:	4649      	mov	r1, r9
10006c96:	408b      	lsls	r3, r1
10006c98:	469c      	mov	ip, r3
10006c9a:	9b01      	ldr	r3, [sp, #4]
10006c9c:	4660      	mov	r0, ip
10006c9e:	40f3      	lsrs	r3, r6
10006ca0:	4303      	orrs	r3, r0
10006ca2:	9801      	ldr	r0, [sp, #4]
10006ca4:	40f2      	lsrs	r2, r6
10006ca6:	4088      	lsls	r0, r1
10006ca8:	1c01      	adds	r1, r0, #0
10006caa:	1e48      	subs	r0, r1, #1
10006cac:	4181      	sbcs	r1, r0
10006cae:	430b      	orrs	r3, r1
10006cb0:	1aeb      	subs	r3, r5, r3
10006cb2:	429d      	cmp	r5, r3
10006cb4:	4180      	sbcs	r0, r0
10006cb6:	1c1d      	adds	r5, r3, #0
10006cb8:	1aba      	subs	r2, r7, r2
10006cba:	4240      	negs	r0, r0
10006cbc:	1a17      	subs	r7, r2, r0
10006cbe:	023b      	lsls	r3, r7, #8
10006cc0:	d400      	bmi.n	10006cc4 <__aeabi_dsub+0x130>
10006cc2:	e0a8      	b.n	10006e16 <__aeabi_dsub+0x282>
10006cc4:	027a      	lsls	r2, r7, #9
10006cc6:	0a56      	lsrs	r6, r2, #9
10006cc8:	2e00      	cmp	r6, #0
10006cca:	d100      	bne.n	10006cce <__aeabi_dsub+0x13a>
10006ccc:	e0ca      	b.n	10006e64 <__aeabi_dsub+0x2d0>
10006cce:	1c30      	adds	r0, r6, #0
10006cd0:	f7fc ff5a 	bl	10003b88 <__clzsi2>
10006cd4:	1c03      	adds	r3, r0, #0
10006cd6:	3b08      	subs	r3, #8
10006cd8:	2b1f      	cmp	r3, #31
10006cda:	dd00      	ble.n	10006cde <__aeabi_dsub+0x14a>
10006cdc:	e0cb      	b.n	10006e76 <__aeabi_dsub+0x2e2>
10006cde:	2228      	movs	r2, #40	; 0x28
10006ce0:	1c29      	adds	r1, r5, #0
10006ce2:	1a12      	subs	r2, r2, r0
10006ce4:	40d1      	lsrs	r1, r2
10006ce6:	409e      	lsls	r6, r3
10006ce8:	1c0a      	adds	r2, r1, #0
10006cea:	409d      	lsls	r5, r3
10006cec:	4332      	orrs	r2, r6
10006cee:	429c      	cmp	r4, r3
10006cf0:	dd00      	ble.n	10006cf4 <__aeabi_dsub+0x160>
10006cf2:	e0c8      	b.n	10006e86 <__aeabi_dsub+0x2f2>
10006cf4:	1b1c      	subs	r4, r3, r4
10006cf6:	1c67      	adds	r7, r4, #1
10006cf8:	2f1f      	cmp	r7, #31
10006cfa:	dd00      	ble.n	10006cfe <__aeabi_dsub+0x16a>
10006cfc:	e0ed      	b.n	10006eda <__aeabi_dsub+0x346>
10006cfe:	231f      	movs	r3, #31
10006d00:	1c29      	adds	r1, r5, #0
10006d02:	1b1c      	subs	r4, r3, r4
10006d04:	1c13      	adds	r3, r2, #0
10006d06:	40a5      	lsls	r5, r4
10006d08:	40a3      	lsls	r3, r4
10006d0a:	40f9      	lsrs	r1, r7
10006d0c:	1e6c      	subs	r4, r5, #1
10006d0e:	41a5      	sbcs	r5, r4
10006d10:	40fa      	lsrs	r2, r7
10006d12:	4319      	orrs	r1, r3
10006d14:	430d      	orrs	r5, r1
10006d16:	1c17      	adds	r7, r2, #0
10006d18:	2400      	movs	r4, #0
10006d1a:	e76d      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006d1c:	2380      	movs	r3, #128	; 0x80
10006d1e:	2601      	movs	r6, #1
10006d20:	4642      	mov	r2, r8
10006d22:	041b      	lsls	r3, r3, #16
10006d24:	403b      	ands	r3, r7
10006d26:	4016      	ands	r6, r2
10006d28:	2b00      	cmp	r3, #0
10006d2a:	d000      	beq.n	10006d2e <__aeabi_dsub+0x19a>
10006d2c:	e77b      	b.n	10006c26 <__aeabi_dsub+0x92>
10006d2e:	4b74      	ldr	r3, [pc, #464]	; (10006f00 <__aeabi_dsub+0x36c>)
10006d30:	08ed      	lsrs	r5, r5, #3
10006d32:	0778      	lsls	r0, r7, #29
10006d34:	4305      	orrs	r5, r0
10006d36:	08fa      	lsrs	r2, r7, #3
10006d38:	429c      	cmp	r4, r3
10006d3a:	d03b      	beq.n	10006db4 <__aeabi_dsub+0x220>
10006d3c:	0312      	lsls	r2, r2, #12
10006d3e:	0564      	lsls	r4, r4, #21
10006d40:	0b12      	lsrs	r2, r2, #12
10006d42:	0d64      	lsrs	r4, r4, #21
10006d44:	e77e      	b.n	10006c44 <__aeabi_dsub+0xb0>
10006d46:	1a23      	subs	r3, r4, r0
10006d48:	469a      	mov	sl, r3
10006d4a:	2b00      	cmp	r3, #0
10006d4c:	dc00      	bgt.n	10006d50 <__aeabi_dsub+0x1bc>
10006d4e:	e0a5      	b.n	10006e9c <__aeabi_dsub+0x308>
10006d50:	2800      	cmp	r0, #0
10006d52:	d044      	beq.n	10006dde <__aeabi_dsub+0x24a>
10006d54:	486a      	ldr	r0, [pc, #424]	; (10006f00 <__aeabi_dsub+0x36c>)
10006d56:	4284      	cmp	r4, r0
10006d58:	d100      	bne.n	10006d5c <__aeabi_dsub+0x1c8>
10006d5a:	e74d      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006d5c:	2080      	movs	r0, #128	; 0x80
10006d5e:	0400      	lsls	r0, r0, #16
10006d60:	4302      	orrs	r2, r0
10006d62:	4653      	mov	r3, sl
10006d64:	2b38      	cmp	r3, #56	; 0x38
10006d66:	dc00      	bgt.n	10006d6a <__aeabi_dsub+0x1d6>
10006d68:	e11c      	b.n	10006fa4 <__aeabi_dsub+0x410>
10006d6a:	9b01      	ldr	r3, [sp, #4]
10006d6c:	431a      	orrs	r2, r3
10006d6e:	1e51      	subs	r1, r2, #1
10006d70:	418a      	sbcs	r2, r1
10006d72:	b2d1      	uxtb	r1, r2
10006d74:	2200      	movs	r2, #0
10006d76:	1949      	adds	r1, r1, r5
10006d78:	42a9      	cmp	r1, r5
10006d7a:	4180      	sbcs	r0, r0
10006d7c:	1c0d      	adds	r5, r1, #0
10006d7e:	19d2      	adds	r2, r2, r7
10006d80:	4240      	negs	r0, r0
10006d82:	1817      	adds	r7, r2, r0
10006d84:	023b      	lsls	r3, r7, #8
10006d86:	d546      	bpl.n	10006e16 <__aeabi_dsub+0x282>
10006d88:	4b5d      	ldr	r3, [pc, #372]	; (10006f00 <__aeabi_dsub+0x36c>)
10006d8a:	3401      	adds	r4, #1
10006d8c:	429c      	cmp	r4, r3
10006d8e:	d100      	bne.n	10006d92 <__aeabi_dsub+0x1fe>
10006d90:	e169      	b.n	10007066 <__aeabi_dsub+0x4d2>
10006d92:	2001      	movs	r0, #1
10006d94:	4a5b      	ldr	r2, [pc, #364]	; (10006f04 <__aeabi_dsub+0x370>)
10006d96:	086b      	lsrs	r3, r5, #1
10006d98:	403a      	ands	r2, r7
10006d9a:	4028      	ands	r0, r5
10006d9c:	4318      	orrs	r0, r3
10006d9e:	07d5      	lsls	r5, r2, #31
10006da0:	4305      	orrs	r5, r0
10006da2:	0857      	lsrs	r7, r2, #1
10006da4:	e728      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006da6:	1c13      	adds	r3, r2, #0
10006da8:	9901      	ldr	r1, [sp, #4]
10006daa:	430b      	orrs	r3, r1
10006dac:	d100      	bne.n	10006db0 <__aeabi_dsub+0x21c>
10006dae:	e711      	b.n	10006bd4 <__aeabi_dsub+0x40>
10006db0:	464b      	mov	r3, r9
10006db2:	e713      	b.n	10006bdc <__aeabi_dsub+0x48>
10006db4:	1c2b      	adds	r3, r5, #0
10006db6:	4313      	orrs	r3, r2
10006db8:	d051      	beq.n	10006e5e <__aeabi_dsub+0x2ca>
10006dba:	2380      	movs	r3, #128	; 0x80
10006dbc:	031b      	lsls	r3, r3, #12
10006dbe:	431a      	orrs	r2, r3
10006dc0:	0312      	lsls	r2, r2, #12
10006dc2:	0b12      	lsrs	r2, r2, #12
10006dc4:	e73e      	b.n	10006c44 <__aeabi_dsub+0xb0>
10006dc6:	3e01      	subs	r6, #1
10006dc8:	2e00      	cmp	r6, #0
10006dca:	d000      	beq.n	10006dce <__aeabi_dsub+0x23a>
10006dcc:	e080      	b.n	10006ed0 <__aeabi_dsub+0x33c>
10006dce:	1a69      	subs	r1, r5, r1
10006dd0:	428d      	cmp	r5, r1
10006dd2:	419b      	sbcs	r3, r3
10006dd4:	1aba      	subs	r2, r7, r2
10006dd6:	425b      	negs	r3, r3
10006dd8:	1ad7      	subs	r7, r2, r3
10006dda:	1c0d      	adds	r5, r1, #0
10006ddc:	e76f      	b.n	10006cbe <__aeabi_dsub+0x12a>
10006dde:	1c10      	adds	r0, r2, #0
10006de0:	9b01      	ldr	r3, [sp, #4]
10006de2:	4318      	orrs	r0, r3
10006de4:	d100      	bne.n	10006de8 <__aeabi_dsub+0x254>
10006de6:	e707      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006de8:	2301      	movs	r3, #1
10006dea:	425b      	negs	r3, r3
10006dec:	469c      	mov	ip, r3
10006dee:	44e2      	add	sl, ip
10006df0:	4653      	mov	r3, sl
10006df2:	2b00      	cmp	r3, #0
10006df4:	d000      	beq.n	10006df8 <__aeabi_dsub+0x264>
10006df6:	e102      	b.n	10006ffe <__aeabi_dsub+0x46a>
10006df8:	9b01      	ldr	r3, [sp, #4]
10006dfa:	19d2      	adds	r2, r2, r7
10006dfc:	1959      	adds	r1, r3, r5
10006dfe:	42a9      	cmp	r1, r5
10006e00:	419b      	sbcs	r3, r3
10006e02:	425b      	negs	r3, r3
10006e04:	18d7      	adds	r7, r2, r3
10006e06:	1c0d      	adds	r5, r1, #0
10006e08:	e7bc      	b.n	10006d84 <__aeabi_dsub+0x1f0>
10006e0a:	4663      	mov	r3, ip
10006e0c:	4303      	orrs	r3, r0
10006e0e:	d100      	bne.n	10006e12 <__aeabi_dsub+0x27e>
10006e10:	e128      	b.n	10007064 <__aeabi_dsub+0x4d0>
10006e12:	1c07      	adds	r7, r0, #0
10006e14:	4665      	mov	r5, ip
10006e16:	076b      	lsls	r3, r5, #29
10006e18:	d000      	beq.n	10006e1c <__aeabi_dsub+0x288>
10006e1a:	e6f0      	b.n	10006bfe <__aeabi_dsub+0x6a>
10006e1c:	2601      	movs	r6, #1
10006e1e:	4643      	mov	r3, r8
10006e20:	401e      	ands	r6, r3
10006e22:	e784      	b.n	10006d2e <__aeabi_dsub+0x19a>
10006e24:	2e00      	cmp	r6, #0
10006e26:	d000      	beq.n	10006e2a <__aeabi_dsub+0x296>
10006e28:	e081      	b.n	10006f2e <__aeabi_dsub+0x39a>
10006e2a:	1c60      	adds	r0, r4, #1
10006e2c:	0540      	lsls	r0, r0, #21
10006e2e:	0d40      	lsrs	r0, r0, #21
10006e30:	2801      	cmp	r0, #1
10006e32:	dc00      	bgt.n	10006e36 <__aeabi_dsub+0x2a2>
10006e34:	e107      	b.n	10007046 <__aeabi_dsub+0x4b2>
10006e36:	9901      	ldr	r1, [sp, #4]
10006e38:	1a68      	subs	r0, r5, r1
10006e3a:	4684      	mov	ip, r0
10006e3c:	4565      	cmp	r5, ip
10006e3e:	41b6      	sbcs	r6, r6
10006e40:	1ab8      	subs	r0, r7, r2
10006e42:	4276      	negs	r6, r6
10006e44:	1b86      	subs	r6, r0, r6
10006e46:	0230      	lsls	r0, r6, #8
10006e48:	d400      	bmi.n	10006e4c <__aeabi_dsub+0x2b8>
10006e4a:	e0a1      	b.n	10006f90 <__aeabi_dsub+0x3fc>
10006e4c:	468c      	mov	ip, r1
10006e4e:	1b4d      	subs	r5, r1, r5
10006e50:	45ac      	cmp	ip, r5
10006e52:	4189      	sbcs	r1, r1
10006e54:	1bd2      	subs	r2, r2, r7
10006e56:	4249      	negs	r1, r1
10006e58:	1a56      	subs	r6, r2, r1
10006e5a:	4698      	mov	r8, r3
10006e5c:	e734      	b.n	10006cc8 <__aeabi_dsub+0x134>
10006e5e:	2200      	movs	r2, #0
10006e60:	2500      	movs	r5, #0
10006e62:	e6ef      	b.n	10006c44 <__aeabi_dsub+0xb0>
10006e64:	1c28      	adds	r0, r5, #0
10006e66:	f7fc fe8f 	bl	10003b88 <__clzsi2>
10006e6a:	3020      	adds	r0, #32
10006e6c:	1c03      	adds	r3, r0, #0
10006e6e:	3b08      	subs	r3, #8
10006e70:	2b1f      	cmp	r3, #31
10006e72:	dc00      	bgt.n	10006e76 <__aeabi_dsub+0x2e2>
10006e74:	e733      	b.n	10006cde <__aeabi_dsub+0x14a>
10006e76:	1c02      	adds	r2, r0, #0
10006e78:	3a28      	subs	r2, #40	; 0x28
10006e7a:	4095      	lsls	r5, r2
10006e7c:	1c2a      	adds	r2, r5, #0
10006e7e:	2500      	movs	r5, #0
10006e80:	429c      	cmp	r4, r3
10006e82:	dc00      	bgt.n	10006e86 <__aeabi_dsub+0x2f2>
10006e84:	e736      	b.n	10006cf4 <__aeabi_dsub+0x160>
10006e86:	4f1f      	ldr	r7, [pc, #124]	; (10006f04 <__aeabi_dsub+0x370>)
10006e88:	1ae4      	subs	r4, r4, r3
10006e8a:	4017      	ands	r7, r2
10006e8c:	e6b4      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006e8e:	9b01      	ldr	r3, [sp, #4]
10006e90:	431a      	orrs	r2, r3
10006e92:	1e51      	subs	r1, r2, #1
10006e94:	418a      	sbcs	r2, r1
10006e96:	b2d3      	uxtb	r3, r2
10006e98:	2200      	movs	r2, #0
10006e9a:	e709      	b.n	10006cb0 <__aeabi_dsub+0x11c>
10006e9c:	2b00      	cmp	r3, #0
10006e9e:	d000      	beq.n	10006ea2 <__aeabi_dsub+0x30e>
10006ea0:	e101      	b.n	100070a6 <__aeabi_dsub+0x512>
10006ea2:	1c60      	adds	r0, r4, #1
10006ea4:	0543      	lsls	r3, r0, #21
10006ea6:	0d5b      	lsrs	r3, r3, #21
10006ea8:	2b01      	cmp	r3, #1
10006eaa:	dc00      	bgt.n	10006eae <__aeabi_dsub+0x31a>
10006eac:	e0b0      	b.n	10007010 <__aeabi_dsub+0x47c>
10006eae:	4b14      	ldr	r3, [pc, #80]	; (10006f00 <__aeabi_dsub+0x36c>)
10006eb0:	4298      	cmp	r0, r3
10006eb2:	d100      	bne.n	10006eb6 <__aeabi_dsub+0x322>
10006eb4:	e11e      	b.n	100070f4 <__aeabi_dsub+0x560>
10006eb6:	9b01      	ldr	r3, [sp, #4]
10006eb8:	19d2      	adds	r2, r2, r7
10006eba:	1959      	adds	r1, r3, r5
10006ebc:	42a9      	cmp	r1, r5
10006ebe:	419b      	sbcs	r3, r3
10006ec0:	425b      	negs	r3, r3
10006ec2:	18d2      	adds	r2, r2, r3
10006ec4:	0849      	lsrs	r1, r1, #1
10006ec6:	07d5      	lsls	r5, r2, #31
10006ec8:	430d      	orrs	r5, r1
10006eca:	0857      	lsrs	r7, r2, #1
10006ecc:	1c04      	adds	r4, r0, #0
10006ece:	e693      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006ed0:	4b0b      	ldr	r3, [pc, #44]	; (10006f00 <__aeabi_dsub+0x36c>)
10006ed2:	429c      	cmp	r4, r3
10006ed4:	d000      	beq.n	10006ed8 <__aeabi_dsub+0x344>
10006ed6:	e6d3      	b.n	10006c80 <__aeabi_dsub+0xec>
10006ed8:	e68e      	b.n	10006bf8 <__aeabi_dsub+0x64>
10006eda:	1c21      	adds	r1, r4, #0
10006edc:	1c13      	adds	r3, r2, #0
10006ede:	391f      	subs	r1, #31
10006ee0:	40cb      	lsrs	r3, r1
10006ee2:	1c19      	adds	r1, r3, #0
10006ee4:	2f20      	cmp	r7, #32
10006ee6:	d100      	bne.n	10006eea <__aeabi_dsub+0x356>
10006ee8:	e08e      	b.n	10007008 <__aeabi_dsub+0x474>
10006eea:	233f      	movs	r3, #63	; 0x3f
10006eec:	1b1c      	subs	r4, r3, r4
10006eee:	40a2      	lsls	r2, r4
10006ef0:	4315      	orrs	r5, r2
10006ef2:	1e6a      	subs	r2, r5, #1
10006ef4:	4195      	sbcs	r5, r2
10006ef6:	2700      	movs	r7, #0
10006ef8:	430d      	orrs	r5, r1
10006efa:	2400      	movs	r4, #0
10006efc:	e78b      	b.n	10006e16 <__aeabi_dsub+0x282>
10006efe:	46c0      	nop			; (mov r8, r8)
10006f00:	000007ff 	.word	0x000007ff
10006f04:	ff7fffff 	.word	0xff7fffff
10006f08:	800fffff 	.word	0x800fffff
10006f0c:	1c33      	adds	r3, r6, #0
10006f0e:	1c10      	adds	r0, r2, #0
10006f10:	3b20      	subs	r3, #32
10006f12:	40d8      	lsrs	r0, r3
10006f14:	2e20      	cmp	r6, #32
10006f16:	d079      	beq.n	1000700c <__aeabi_dsub+0x478>
10006f18:	2340      	movs	r3, #64	; 0x40
10006f1a:	1b9b      	subs	r3, r3, r6
10006f1c:	409a      	lsls	r2, r3
10006f1e:	1c13      	adds	r3, r2, #0
10006f20:	9a01      	ldr	r2, [sp, #4]
10006f22:	4313      	orrs	r3, r2
10006f24:	1e59      	subs	r1, r3, #1
10006f26:	418b      	sbcs	r3, r1
10006f28:	2200      	movs	r2, #0
10006f2a:	4303      	orrs	r3, r0
10006f2c:	e6c0      	b.n	10006cb0 <__aeabi_dsub+0x11c>
10006f2e:	2c00      	cmp	r4, #0
10006f30:	d053      	beq.n	10006fda <__aeabi_dsub+0x446>
10006f32:	4cc7      	ldr	r4, [pc, #796]	; (10007250 <__aeabi_dsub+0x6bc>)
10006f34:	42a0      	cmp	r0, r4
10006f36:	d100      	bne.n	10006f3a <__aeabi_dsub+0x3a6>
10006f38:	e0b0      	b.n	1000709c <__aeabi_dsub+0x508>
10006f3a:	2480      	movs	r4, #128	; 0x80
10006f3c:	4271      	negs	r1, r6
10006f3e:	4689      	mov	r9, r1
10006f40:	0424      	lsls	r4, r4, #16
10006f42:	4327      	orrs	r7, r4
10006f44:	4649      	mov	r1, r9
10006f46:	2938      	cmp	r1, #56	; 0x38
10006f48:	dd00      	ble.n	10006f4c <__aeabi_dsub+0x3b8>
10006f4a:	e0cd      	b.n	100070e8 <__aeabi_dsub+0x554>
10006f4c:	291f      	cmp	r1, #31
10006f4e:	dd00      	ble.n	10006f52 <__aeabi_dsub+0x3be>
10006f50:	e159      	b.n	10007206 <__aeabi_dsub+0x672>
10006f52:	2420      	movs	r4, #32
10006f54:	1c3e      	adds	r6, r7, #0
10006f56:	1a61      	subs	r1, r4, r1
10006f58:	408e      	lsls	r6, r1
10006f5a:	468a      	mov	sl, r1
10006f5c:	46b0      	mov	r8, r6
10006f5e:	4649      	mov	r1, r9
10006f60:	1c2e      	adds	r6, r5, #0
10006f62:	40ce      	lsrs	r6, r1
10006f64:	4651      	mov	r1, sl
10006f66:	46b4      	mov	ip, r6
10006f68:	408d      	lsls	r5, r1
10006f6a:	4664      	mov	r4, ip
10006f6c:	4646      	mov	r6, r8
10006f6e:	4649      	mov	r1, r9
10006f70:	4326      	orrs	r6, r4
10006f72:	1e6c      	subs	r4, r5, #1
10006f74:	41a5      	sbcs	r5, r4
10006f76:	40cf      	lsrs	r7, r1
10006f78:	4335      	orrs	r5, r6
10006f7a:	9901      	ldr	r1, [sp, #4]
10006f7c:	1bd7      	subs	r7, r2, r7
10006f7e:	468c      	mov	ip, r1
10006f80:	1b4d      	subs	r5, r1, r5
10006f82:	45ac      	cmp	ip, r5
10006f84:	4192      	sbcs	r2, r2
10006f86:	4252      	negs	r2, r2
10006f88:	1abf      	subs	r7, r7, r2
10006f8a:	1c04      	adds	r4, r0, #0
10006f8c:	4698      	mov	r8, r3
10006f8e:	e696      	b.n	10006cbe <__aeabi_dsub+0x12a>
10006f90:	4663      	mov	r3, ip
10006f92:	4665      	mov	r5, ip
10006f94:	4333      	orrs	r3, r6
10006f96:	d000      	beq.n	10006f9a <__aeabi_dsub+0x406>
10006f98:	e696      	b.n	10006cc8 <__aeabi_dsub+0x134>
10006f9a:	2600      	movs	r6, #0
10006f9c:	2700      	movs	r7, #0
10006f9e:	2400      	movs	r4, #0
10006fa0:	2500      	movs	r5, #0
10006fa2:	e6c4      	b.n	10006d2e <__aeabi_dsub+0x19a>
10006fa4:	2b1f      	cmp	r3, #31
10006fa6:	dc61      	bgt.n	1000706c <__aeabi_dsub+0x4d8>
10006fa8:	2020      	movs	r0, #32
10006faa:	1ac3      	subs	r3, r0, r3
10006fac:	469b      	mov	fp, r3
10006fae:	1c13      	adds	r3, r2, #0
10006fb0:	4659      	mov	r1, fp
10006fb2:	408b      	lsls	r3, r1
10006fb4:	4651      	mov	r1, sl
10006fb6:	4699      	mov	r9, r3
10006fb8:	9b01      	ldr	r3, [sp, #4]
10006fba:	40cb      	lsrs	r3, r1
10006fbc:	469c      	mov	ip, r3
10006fbe:	464b      	mov	r3, r9
10006fc0:	4660      	mov	r0, ip
10006fc2:	4303      	orrs	r3, r0
10006fc4:	469c      	mov	ip, r3
10006fc6:	465b      	mov	r3, fp
10006fc8:	9901      	ldr	r1, [sp, #4]
10006fca:	4099      	lsls	r1, r3
10006fcc:	4663      	mov	r3, ip
10006fce:	1e48      	subs	r0, r1, #1
10006fd0:	4181      	sbcs	r1, r0
10006fd2:	4319      	orrs	r1, r3
10006fd4:	4653      	mov	r3, sl
10006fd6:	40da      	lsrs	r2, r3
10006fd8:	e6cd      	b.n	10006d76 <__aeabi_dsub+0x1e2>
10006fda:	1c3c      	adds	r4, r7, #0
10006fdc:	432c      	orrs	r4, r5
10006fde:	d05d      	beq.n	1000709c <__aeabi_dsub+0x508>
10006fe0:	43f1      	mvns	r1, r6
10006fe2:	4689      	mov	r9, r1
10006fe4:	2900      	cmp	r1, #0
10006fe6:	d155      	bne.n	10007094 <__aeabi_dsub+0x500>
10006fe8:	9901      	ldr	r1, [sp, #4]
10006fea:	1bd2      	subs	r2, r2, r7
10006fec:	468c      	mov	ip, r1
10006fee:	1b4d      	subs	r5, r1, r5
10006ff0:	45ac      	cmp	ip, r5
10006ff2:	4189      	sbcs	r1, r1
10006ff4:	4249      	negs	r1, r1
10006ff6:	1a57      	subs	r7, r2, r1
10006ff8:	1c04      	adds	r4, r0, #0
10006ffa:	4698      	mov	r8, r3
10006ffc:	e65f      	b.n	10006cbe <__aeabi_dsub+0x12a>
10006ffe:	4894      	ldr	r0, [pc, #592]	; (10007250 <__aeabi_dsub+0x6bc>)
10007000:	4284      	cmp	r4, r0
10007002:	d000      	beq.n	10007006 <__aeabi_dsub+0x472>
10007004:	e6ad      	b.n	10006d62 <__aeabi_dsub+0x1ce>
10007006:	e5f7      	b.n	10006bf8 <__aeabi_dsub+0x64>
10007008:	2200      	movs	r2, #0
1000700a:	e771      	b.n	10006ef0 <__aeabi_dsub+0x35c>
1000700c:	2300      	movs	r3, #0
1000700e:	e787      	b.n	10006f20 <__aeabi_dsub+0x38c>
10007010:	1c3b      	adds	r3, r7, #0
10007012:	432b      	orrs	r3, r5
10007014:	2c00      	cmp	r4, #0
10007016:	d000      	beq.n	1000701a <__aeabi_dsub+0x486>
10007018:	e0da      	b.n	100071d0 <__aeabi_dsub+0x63c>
1000701a:	2b00      	cmp	r3, #0
1000701c:	d100      	bne.n	10007020 <__aeabi_dsub+0x48c>
1000701e:	e113      	b.n	10007248 <__aeabi_dsub+0x6b4>
10007020:	1c13      	adds	r3, r2, #0
10007022:	9901      	ldr	r1, [sp, #4]
10007024:	430b      	orrs	r3, r1
10007026:	d100      	bne.n	1000702a <__aeabi_dsub+0x496>
10007028:	e5e6      	b.n	10006bf8 <__aeabi_dsub+0x64>
1000702a:	1949      	adds	r1, r1, r5
1000702c:	42a9      	cmp	r1, r5
1000702e:	419b      	sbcs	r3, r3
10007030:	19d2      	adds	r2, r2, r7
10007032:	425b      	negs	r3, r3
10007034:	18d7      	adds	r7, r2, r3
10007036:	023b      	lsls	r3, r7, #8
10007038:	d400      	bmi.n	1000703c <__aeabi_dsub+0x4a8>
1000703a:	e121      	b.n	10007280 <__aeabi_dsub+0x6ec>
1000703c:	4b85      	ldr	r3, [pc, #532]	; (10007254 <__aeabi_dsub+0x6c0>)
1000703e:	1c0d      	adds	r5, r1, #0
10007040:	401f      	ands	r7, r3
10007042:	1c04      	adds	r4, r0, #0
10007044:	e5d8      	b.n	10006bf8 <__aeabi_dsub+0x64>
10007046:	1c38      	adds	r0, r7, #0
10007048:	4328      	orrs	r0, r5
1000704a:	2c00      	cmp	r4, #0
1000704c:	d140      	bne.n	100070d0 <__aeabi_dsub+0x53c>
1000704e:	2800      	cmp	r0, #0
10007050:	d000      	beq.n	10007054 <__aeabi_dsub+0x4c0>
10007052:	e083      	b.n	1000715c <__aeabi_dsub+0x5c8>
10007054:	1c10      	adds	r0, r2, #0
10007056:	9901      	ldr	r1, [sp, #4]
10007058:	4308      	orrs	r0, r1
1000705a:	d003      	beq.n	10007064 <__aeabi_dsub+0x4d0>
1000705c:	1c17      	adds	r7, r2, #0
1000705e:	1c0d      	adds	r5, r1, #0
10007060:	4698      	mov	r8, r3
10007062:	e5c9      	b.n	10006bf8 <__aeabi_dsub+0x64>
10007064:	2600      	movs	r6, #0
10007066:	2700      	movs	r7, #0
10007068:	2500      	movs	r5, #0
1000706a:	e660      	b.n	10006d2e <__aeabi_dsub+0x19a>
1000706c:	4650      	mov	r0, sl
1000706e:	1c13      	adds	r3, r2, #0
10007070:	3820      	subs	r0, #32
10007072:	40c3      	lsrs	r3, r0
10007074:	1c18      	adds	r0, r3, #0
10007076:	4653      	mov	r3, sl
10007078:	2b20      	cmp	r3, #32
1000707a:	d100      	bne.n	1000707e <__aeabi_dsub+0x4ea>
1000707c:	e0c1      	b.n	10007202 <__aeabi_dsub+0x66e>
1000707e:	2340      	movs	r3, #64	; 0x40
10007080:	4651      	mov	r1, sl
10007082:	1a5b      	subs	r3, r3, r1
10007084:	409a      	lsls	r2, r3
10007086:	9901      	ldr	r1, [sp, #4]
10007088:	4311      	orrs	r1, r2
1000708a:	1e4a      	subs	r2, r1, #1
1000708c:	4191      	sbcs	r1, r2
1000708e:	2200      	movs	r2, #0
10007090:	4301      	orrs	r1, r0
10007092:	e670      	b.n	10006d76 <__aeabi_dsub+0x1e2>
10007094:	4c6e      	ldr	r4, [pc, #440]	; (10007250 <__aeabi_dsub+0x6bc>)
10007096:	42a0      	cmp	r0, r4
10007098:	d000      	beq.n	1000709c <__aeabi_dsub+0x508>
1000709a:	e753      	b.n	10006f44 <__aeabi_dsub+0x3b0>
1000709c:	1c17      	adds	r7, r2, #0
1000709e:	9d01      	ldr	r5, [sp, #4]
100070a0:	1c04      	adds	r4, r0, #0
100070a2:	4698      	mov	r8, r3
100070a4:	e5a8      	b.n	10006bf8 <__aeabi_dsub+0x64>
100070a6:	2c00      	cmp	r4, #0
100070a8:	d128      	bne.n	100070fc <__aeabi_dsub+0x568>
100070aa:	1c3c      	adds	r4, r7, #0
100070ac:	432c      	orrs	r4, r5
100070ae:	d100      	bne.n	100070b2 <__aeabi_dsub+0x51e>
100070b0:	e08a      	b.n	100071c8 <__aeabi_dsub+0x634>
100070b2:	43db      	mvns	r3, r3
100070b4:	469a      	mov	sl, r3
100070b6:	2b00      	cmp	r3, #0
100070b8:	d000      	beq.n	100070bc <__aeabi_dsub+0x528>
100070ba:	e082      	b.n	100071c2 <__aeabi_dsub+0x62e>
100070bc:	9b01      	ldr	r3, [sp, #4]
100070be:	19d2      	adds	r2, r2, r7
100070c0:	469c      	mov	ip, r3
100070c2:	4465      	add	r5, ip
100070c4:	429d      	cmp	r5, r3
100070c6:	4189      	sbcs	r1, r1
100070c8:	4249      	negs	r1, r1
100070ca:	1857      	adds	r7, r2, r1
100070cc:	1c04      	adds	r4, r0, #0
100070ce:	e659      	b.n	10006d84 <__aeabi_dsub+0x1f0>
100070d0:	2800      	cmp	r0, #0
100070d2:	d15b      	bne.n	1000718c <__aeabi_dsub+0x5f8>
100070d4:	1c10      	adds	r0, r2, #0
100070d6:	9901      	ldr	r1, [sp, #4]
100070d8:	4308      	orrs	r0, r1
100070da:	d100      	bne.n	100070de <__aeabi_dsub+0x54a>
100070dc:	e0a4      	b.n	10007228 <__aeabi_dsub+0x694>
100070de:	1c17      	adds	r7, r2, #0
100070e0:	1c0d      	adds	r5, r1, #0
100070e2:	4698      	mov	r8, r3
100070e4:	4c5a      	ldr	r4, [pc, #360]	; (10007250 <__aeabi_dsub+0x6bc>)
100070e6:	e587      	b.n	10006bf8 <__aeabi_dsub+0x64>
100070e8:	433d      	orrs	r5, r7
100070ea:	1e6f      	subs	r7, r5, #1
100070ec:	41bd      	sbcs	r5, r7
100070ee:	2700      	movs	r7, #0
100070f0:	b2ed      	uxtb	r5, r5
100070f2:	e742      	b.n	10006f7a <__aeabi_dsub+0x3e6>
100070f4:	1c04      	adds	r4, r0, #0
100070f6:	2700      	movs	r7, #0
100070f8:	2500      	movs	r5, #0
100070fa:	e618      	b.n	10006d2e <__aeabi_dsub+0x19a>
100070fc:	4c54      	ldr	r4, [pc, #336]	; (10007250 <__aeabi_dsub+0x6bc>)
100070fe:	42a0      	cmp	r0, r4
10007100:	d062      	beq.n	100071c8 <__aeabi_dsub+0x634>
10007102:	4653      	mov	r3, sl
10007104:	2480      	movs	r4, #128	; 0x80
10007106:	425b      	negs	r3, r3
10007108:	469a      	mov	sl, r3
1000710a:	0424      	lsls	r4, r4, #16
1000710c:	4327      	orrs	r7, r4
1000710e:	4653      	mov	r3, sl
10007110:	2b38      	cmp	r3, #56	; 0x38
10007112:	dd00      	ble.n	10007116 <__aeabi_dsub+0x582>
10007114:	e08e      	b.n	10007234 <__aeabi_dsub+0x6a0>
10007116:	2b1f      	cmp	r3, #31
10007118:	dd00      	ble.n	1000711c <__aeabi_dsub+0x588>
1000711a:	e09d      	b.n	10007258 <__aeabi_dsub+0x6c4>
1000711c:	2420      	movs	r4, #32
1000711e:	1ae3      	subs	r3, r4, r3
10007120:	469b      	mov	fp, r3
10007122:	1c3b      	adds	r3, r7, #0
10007124:	4659      	mov	r1, fp
10007126:	408b      	lsls	r3, r1
10007128:	4651      	mov	r1, sl
1000712a:	4699      	mov	r9, r3
1000712c:	1c2b      	adds	r3, r5, #0
1000712e:	40cb      	lsrs	r3, r1
10007130:	469c      	mov	ip, r3
10007132:	464b      	mov	r3, r9
10007134:	4664      	mov	r4, ip
10007136:	4323      	orrs	r3, r4
10007138:	469c      	mov	ip, r3
1000713a:	465b      	mov	r3, fp
1000713c:	409d      	lsls	r5, r3
1000713e:	4663      	mov	r3, ip
10007140:	1e6c      	subs	r4, r5, #1
10007142:	41a5      	sbcs	r5, r4
10007144:	40cf      	lsrs	r7, r1
10007146:	431d      	orrs	r5, r3
10007148:	9b01      	ldr	r3, [sp, #4]
1000714a:	18bf      	adds	r7, r7, r2
1000714c:	469c      	mov	ip, r3
1000714e:	4465      	add	r5, ip
10007150:	429d      	cmp	r5, r3
10007152:	4192      	sbcs	r2, r2
10007154:	4252      	negs	r2, r2
10007156:	18bf      	adds	r7, r7, r2
10007158:	1c04      	adds	r4, r0, #0
1000715a:	e613      	b.n	10006d84 <__aeabi_dsub+0x1f0>
1000715c:	1c10      	adds	r0, r2, #0
1000715e:	9901      	ldr	r1, [sp, #4]
10007160:	4308      	orrs	r0, r1
10007162:	d100      	bne.n	10007166 <__aeabi_dsub+0x5d2>
10007164:	e548      	b.n	10006bf8 <__aeabi_dsub+0x64>
10007166:	1a68      	subs	r0, r5, r1
10007168:	4684      	mov	ip, r0
1000716a:	4285      	cmp	r5, r0
1000716c:	4180      	sbcs	r0, r0
1000716e:	1abe      	subs	r6, r7, r2
10007170:	4240      	negs	r0, r0
10007172:	1a30      	subs	r0, r6, r0
10007174:	0206      	lsls	r6, r0, #8
10007176:	d400      	bmi.n	1000717a <__aeabi_dsub+0x5e6>
10007178:	e647      	b.n	10006e0a <__aeabi_dsub+0x276>
1000717a:	468c      	mov	ip, r1
1000717c:	1b4d      	subs	r5, r1, r5
1000717e:	45ac      	cmp	ip, r5
10007180:	4189      	sbcs	r1, r1
10007182:	1bd2      	subs	r2, r2, r7
10007184:	4249      	negs	r1, r1
10007186:	1a57      	subs	r7, r2, r1
10007188:	4698      	mov	r8, r3
1000718a:	e535      	b.n	10006bf8 <__aeabi_dsub+0x64>
1000718c:	1c10      	adds	r0, r2, #0
1000718e:	9901      	ldr	r1, [sp, #4]
10007190:	4308      	orrs	r0, r1
10007192:	d034      	beq.n	100071fe <__aeabi_dsub+0x66a>
10007194:	2480      	movs	r4, #128	; 0x80
10007196:	0778      	lsls	r0, r7, #29
10007198:	08ed      	lsrs	r5, r5, #3
1000719a:	08ff      	lsrs	r7, r7, #3
1000719c:	0324      	lsls	r4, r4, #12
1000719e:	4328      	orrs	r0, r5
100071a0:	4227      	tst	r7, r4
100071a2:	d008      	beq.n	100071b6 <__aeabi_dsub+0x622>
100071a4:	08d6      	lsrs	r6, r2, #3
100071a6:	4226      	tst	r6, r4
100071a8:	d105      	bne.n	100071b6 <__aeabi_dsub+0x622>
100071aa:	08c9      	lsrs	r1, r1, #3
100071ac:	0752      	lsls	r2, r2, #29
100071ae:	430a      	orrs	r2, r1
100071b0:	1c10      	adds	r0, r2, #0
100071b2:	1c37      	adds	r7, r6, #0
100071b4:	4698      	mov	r8, r3
100071b6:	00ff      	lsls	r7, r7, #3
100071b8:	0f42      	lsrs	r2, r0, #29
100071ba:	4317      	orrs	r7, r2
100071bc:	00c5      	lsls	r5, r0, #3
100071be:	4c24      	ldr	r4, [pc, #144]	; (10007250 <__aeabi_dsub+0x6bc>)
100071c0:	e51a      	b.n	10006bf8 <__aeabi_dsub+0x64>
100071c2:	4c23      	ldr	r4, [pc, #140]	; (10007250 <__aeabi_dsub+0x6bc>)
100071c4:	42a0      	cmp	r0, r4
100071c6:	d1a2      	bne.n	1000710e <__aeabi_dsub+0x57a>
100071c8:	1c17      	adds	r7, r2, #0
100071ca:	9d01      	ldr	r5, [sp, #4]
100071cc:	1c04      	adds	r4, r0, #0
100071ce:	e513      	b.n	10006bf8 <__aeabi_dsub+0x64>
100071d0:	2b00      	cmp	r3, #0
100071d2:	d035      	beq.n	10007240 <__aeabi_dsub+0x6ac>
100071d4:	1c13      	adds	r3, r2, #0
100071d6:	9901      	ldr	r1, [sp, #4]
100071d8:	430b      	orrs	r3, r1
100071da:	d010      	beq.n	100071fe <__aeabi_dsub+0x66a>
100071dc:	2480      	movs	r4, #128	; 0x80
100071de:	0778      	lsls	r0, r7, #29
100071e0:	08ed      	lsrs	r5, r5, #3
100071e2:	08ff      	lsrs	r7, r7, #3
100071e4:	0324      	lsls	r4, r4, #12
100071e6:	4328      	orrs	r0, r5
100071e8:	4227      	tst	r7, r4
100071ea:	d0e4      	beq.n	100071b6 <__aeabi_dsub+0x622>
100071ec:	08d3      	lsrs	r3, r2, #3
100071ee:	4223      	tst	r3, r4
100071f0:	d1e1      	bne.n	100071b6 <__aeabi_dsub+0x622>
100071f2:	08c9      	lsrs	r1, r1, #3
100071f4:	0752      	lsls	r2, r2, #29
100071f6:	430a      	orrs	r2, r1
100071f8:	1c10      	adds	r0, r2, #0
100071fa:	1c1f      	adds	r7, r3, #0
100071fc:	e7db      	b.n	100071b6 <__aeabi_dsub+0x622>
100071fe:	4c14      	ldr	r4, [pc, #80]	; (10007250 <__aeabi_dsub+0x6bc>)
10007200:	e4fa      	b.n	10006bf8 <__aeabi_dsub+0x64>
10007202:	2200      	movs	r2, #0
10007204:	e73f      	b.n	10007086 <__aeabi_dsub+0x4f2>
10007206:	464c      	mov	r4, r9
10007208:	1c3e      	adds	r6, r7, #0
1000720a:	3c20      	subs	r4, #32
1000720c:	40e6      	lsrs	r6, r4
1000720e:	4649      	mov	r1, r9
10007210:	1c34      	adds	r4, r6, #0
10007212:	2920      	cmp	r1, #32
10007214:	d032      	beq.n	1000727c <__aeabi_dsub+0x6e8>
10007216:	2640      	movs	r6, #64	; 0x40
10007218:	1a76      	subs	r6, r6, r1
1000721a:	40b7      	lsls	r7, r6
1000721c:	433d      	orrs	r5, r7
1000721e:	1e6f      	subs	r7, r5, #1
10007220:	41bd      	sbcs	r5, r7
10007222:	2700      	movs	r7, #0
10007224:	4325      	orrs	r5, r4
10007226:	e6a8      	b.n	10006f7a <__aeabi_dsub+0x3e6>
10007228:	2780      	movs	r7, #128	; 0x80
1000722a:	2600      	movs	r6, #0
1000722c:	03ff      	lsls	r7, r7, #15
1000722e:	4c08      	ldr	r4, [pc, #32]	; (10007250 <__aeabi_dsub+0x6bc>)
10007230:	2500      	movs	r5, #0
10007232:	e57c      	b.n	10006d2e <__aeabi_dsub+0x19a>
10007234:	433d      	orrs	r5, r7
10007236:	1e6f      	subs	r7, r5, #1
10007238:	41bd      	sbcs	r5, r7
1000723a:	2700      	movs	r7, #0
1000723c:	b2ed      	uxtb	r5, r5
1000723e:	e783      	b.n	10007148 <__aeabi_dsub+0x5b4>
10007240:	1c17      	adds	r7, r2, #0
10007242:	9d01      	ldr	r5, [sp, #4]
10007244:	4c02      	ldr	r4, [pc, #8]	; (10007250 <__aeabi_dsub+0x6bc>)
10007246:	e4d7      	b.n	10006bf8 <__aeabi_dsub+0x64>
10007248:	1c17      	adds	r7, r2, #0
1000724a:	9d01      	ldr	r5, [sp, #4]
1000724c:	e4d4      	b.n	10006bf8 <__aeabi_dsub+0x64>
1000724e:	46c0      	nop			; (mov r8, r8)
10007250:	000007ff 	.word	0x000007ff
10007254:	ff7fffff 	.word	0xff7fffff
10007258:	4654      	mov	r4, sl
1000725a:	1c3b      	adds	r3, r7, #0
1000725c:	3c20      	subs	r4, #32
1000725e:	40e3      	lsrs	r3, r4
10007260:	1c1c      	adds	r4, r3, #0
10007262:	4653      	mov	r3, sl
10007264:	2b20      	cmp	r3, #32
10007266:	d00d      	beq.n	10007284 <__aeabi_dsub+0x6f0>
10007268:	2340      	movs	r3, #64	; 0x40
1000726a:	4651      	mov	r1, sl
1000726c:	1a5b      	subs	r3, r3, r1
1000726e:	409f      	lsls	r7, r3
10007270:	433d      	orrs	r5, r7
10007272:	1e6f      	subs	r7, r5, #1
10007274:	41bd      	sbcs	r5, r7
10007276:	2700      	movs	r7, #0
10007278:	4325      	orrs	r5, r4
1000727a:	e765      	b.n	10007148 <__aeabi_dsub+0x5b4>
1000727c:	2700      	movs	r7, #0
1000727e:	e7cd      	b.n	1000721c <__aeabi_dsub+0x688>
10007280:	1c0d      	adds	r5, r1, #0
10007282:	e5c8      	b.n	10006e16 <__aeabi_dsub+0x282>
10007284:	2700      	movs	r7, #0
10007286:	e7f3      	b.n	10007270 <__aeabi_dsub+0x6dc>

10007288 <__aeabi_d2iz>:
10007288:	030b      	lsls	r3, r1, #12
1000728a:	b530      	push	{r4, r5, lr}
1000728c:	4c13      	ldr	r4, [pc, #76]	; (100072dc <__aeabi_d2iz+0x54>)
1000728e:	0b1a      	lsrs	r2, r3, #12
10007290:	004b      	lsls	r3, r1, #1
10007292:	1c05      	adds	r5, r0, #0
10007294:	0d5b      	lsrs	r3, r3, #21
10007296:	0fc9      	lsrs	r1, r1, #31
10007298:	2000      	movs	r0, #0
1000729a:	42a3      	cmp	r3, r4
1000729c:	dd10      	ble.n	100072c0 <__aeabi_d2iz+0x38>
1000729e:	4810      	ldr	r0, [pc, #64]	; (100072e0 <__aeabi_d2iz+0x58>)
100072a0:	4283      	cmp	r3, r0
100072a2:	dc0e      	bgt.n	100072c2 <__aeabi_d2iz+0x3a>
100072a4:	2080      	movs	r0, #128	; 0x80
100072a6:	4c0f      	ldr	r4, [pc, #60]	; (100072e4 <__aeabi_d2iz+0x5c>)
100072a8:	0340      	lsls	r0, r0, #13
100072aa:	4302      	orrs	r2, r0
100072ac:	1ae4      	subs	r4, r4, r3
100072ae:	2c1f      	cmp	r4, #31
100072b0:	dd0a      	ble.n	100072c8 <__aeabi_d2iz+0x40>
100072b2:	480d      	ldr	r0, [pc, #52]	; (100072e8 <__aeabi_d2iz+0x60>)
100072b4:	1ac3      	subs	r3, r0, r3
100072b6:	40da      	lsrs	r2, r3
100072b8:	1c13      	adds	r3, r2, #0
100072ba:	4248      	negs	r0, r1
100072bc:	4043      	eors	r3, r0
100072be:	1858      	adds	r0, r3, r1
100072c0:	bd30      	pop	{r4, r5, pc}
100072c2:	4b0a      	ldr	r3, [pc, #40]	; (100072ec <__aeabi_d2iz+0x64>)
100072c4:	18c8      	adds	r0, r1, r3
100072c6:	e7fb      	b.n	100072c0 <__aeabi_d2iz+0x38>
100072c8:	1c28      	adds	r0, r5, #0
100072ca:	40e0      	lsrs	r0, r4
100072cc:	4c08      	ldr	r4, [pc, #32]	; (100072f0 <__aeabi_d2iz+0x68>)
100072ce:	46a4      	mov	ip, r4
100072d0:	4463      	add	r3, ip
100072d2:	409a      	lsls	r2, r3
100072d4:	1c13      	adds	r3, r2, #0
100072d6:	4303      	orrs	r3, r0
100072d8:	e7ef      	b.n	100072ba <__aeabi_d2iz+0x32>
100072da:	46c0      	nop			; (mov r8, r8)
100072dc:	000003fe 	.word	0x000003fe
100072e0:	0000041d 	.word	0x0000041d
100072e4:	00000433 	.word	0x00000433
100072e8:	00000413 	.word	0x00000413
100072ec:	7fffffff 	.word	0x7fffffff
100072f0:	fffffbed 	.word	0xfffffbed

100072f4 <__aeabi_i2d>:
100072f4:	b538      	push	{r3, r4, r5, lr}
100072f6:	1e04      	subs	r4, r0, #0
100072f8:	d016      	beq.n	10007328 <__aeabi_i2d+0x34>
100072fa:	0fc5      	lsrs	r5, r0, #31
100072fc:	d000      	beq.n	10007300 <__aeabi_i2d+0xc>
100072fe:	4244      	negs	r4, r0
10007300:	1c20      	adds	r0, r4, #0
10007302:	f7fc fc41 	bl	10003b88 <__clzsi2>
10007306:	4b17      	ldr	r3, [pc, #92]	; (10007364 <__aeabi_i2d+0x70>)
10007308:	1a1b      	subs	r3, r3, r0
1000730a:	280a      	cmp	r0, #10
1000730c:	dc21      	bgt.n	10007352 <__aeabi_i2d+0x5e>
1000730e:	1c02      	adds	r2, r0, #0
10007310:	1c21      	adds	r1, r4, #0
10007312:	3215      	adds	r2, #21
10007314:	4091      	lsls	r1, r2
10007316:	1c0a      	adds	r2, r1, #0
10007318:	210b      	movs	r1, #11
1000731a:	1a08      	subs	r0, r1, r0
1000731c:	40c4      	lsrs	r4, r0
1000731e:	055b      	lsls	r3, r3, #21
10007320:	0324      	lsls	r4, r4, #12
10007322:	0b24      	lsrs	r4, r4, #12
10007324:	0d5b      	lsrs	r3, r3, #21
10007326:	e003      	b.n	10007330 <__aeabi_i2d+0x3c>
10007328:	2500      	movs	r5, #0
1000732a:	2300      	movs	r3, #0
1000732c:	2400      	movs	r4, #0
1000732e:	2200      	movs	r2, #0
10007330:	2100      	movs	r1, #0
10007332:	1c10      	adds	r0, r2, #0
10007334:	0324      	lsls	r4, r4, #12
10007336:	0d0a      	lsrs	r2, r1, #20
10007338:	0512      	lsls	r2, r2, #20
1000733a:	0b24      	lsrs	r4, r4, #12
1000733c:	4314      	orrs	r4, r2
1000733e:	4a0a      	ldr	r2, [pc, #40]	; (10007368 <__aeabi_i2d+0x74>)
10007340:	051b      	lsls	r3, r3, #20
10007342:	4014      	ands	r4, r2
10007344:	431c      	orrs	r4, r3
10007346:	0064      	lsls	r4, r4, #1
10007348:	07ed      	lsls	r5, r5, #31
1000734a:	0864      	lsrs	r4, r4, #1
1000734c:	432c      	orrs	r4, r5
1000734e:	1c21      	adds	r1, r4, #0
10007350:	bd38      	pop	{r3, r4, r5, pc}
10007352:	380b      	subs	r0, #11
10007354:	4084      	lsls	r4, r0
10007356:	055b      	lsls	r3, r3, #21
10007358:	0324      	lsls	r4, r4, #12
1000735a:	0b24      	lsrs	r4, r4, #12
1000735c:	0d5b      	lsrs	r3, r3, #21
1000735e:	2200      	movs	r2, #0
10007360:	e7e6      	b.n	10007330 <__aeabi_i2d+0x3c>
10007362:	46c0      	nop			; (mov r8, r8)
10007364:	0000041e 	.word	0x0000041e
10007368:	800fffff 	.word	0x800fffff

1000736c <__aeabi_ui2d>:
1000736c:	b510      	push	{r4, lr}
1000736e:	1e04      	subs	r4, r0, #0
10007370:	d010      	beq.n	10007394 <__aeabi_ui2d+0x28>
10007372:	f7fc fc09 	bl	10003b88 <__clzsi2>
10007376:	4a14      	ldr	r2, [pc, #80]	; (100073c8 <__aeabi_ui2d+0x5c>)
10007378:	1a12      	subs	r2, r2, r0
1000737a:	280a      	cmp	r0, #10
1000737c:	dc1a      	bgt.n	100073b4 <__aeabi_ui2d+0x48>
1000737e:	230b      	movs	r3, #11
10007380:	1c21      	adds	r1, r4, #0
10007382:	1a1b      	subs	r3, r3, r0
10007384:	40d9      	lsrs	r1, r3
10007386:	3015      	adds	r0, #21
10007388:	030b      	lsls	r3, r1, #12
1000738a:	0552      	lsls	r2, r2, #21
1000738c:	4084      	lsls	r4, r0
1000738e:	0b1b      	lsrs	r3, r3, #12
10007390:	0d52      	lsrs	r2, r2, #21
10007392:	e001      	b.n	10007398 <__aeabi_ui2d+0x2c>
10007394:	2200      	movs	r2, #0
10007396:	2300      	movs	r3, #0
10007398:	2100      	movs	r1, #0
1000739a:	031b      	lsls	r3, r3, #12
1000739c:	1c20      	adds	r0, r4, #0
1000739e:	0b1c      	lsrs	r4, r3, #12
100073a0:	0d0b      	lsrs	r3, r1, #20
100073a2:	051b      	lsls	r3, r3, #20
100073a4:	4323      	orrs	r3, r4
100073a6:	4c09      	ldr	r4, [pc, #36]	; (100073cc <__aeabi_ui2d+0x60>)
100073a8:	0512      	lsls	r2, r2, #20
100073aa:	4023      	ands	r3, r4
100073ac:	4313      	orrs	r3, r2
100073ae:	005b      	lsls	r3, r3, #1
100073b0:	0859      	lsrs	r1, r3, #1
100073b2:	bd10      	pop	{r4, pc}
100073b4:	1c03      	adds	r3, r0, #0
100073b6:	3b0b      	subs	r3, #11
100073b8:	409c      	lsls	r4, r3
100073ba:	0552      	lsls	r2, r2, #21
100073bc:	0323      	lsls	r3, r4, #12
100073be:	0b1b      	lsrs	r3, r3, #12
100073c0:	0d52      	lsrs	r2, r2, #21
100073c2:	2400      	movs	r4, #0
100073c4:	e7e8      	b.n	10007398 <__aeabi_ui2d+0x2c>
100073c6:	46c0      	nop			; (mov r8, r8)
100073c8:	0000041e 	.word	0x0000041e
100073cc:	800fffff 	.word	0x800fffff
100073d0:	10001af2 	.word	0x10001af2
100073d4:	10001af2 	.word	0x10001af2
100073d8:	10001afc 	.word	0x10001afc
100073dc:	10001afc 	.word	0x10001afc
100073e0:	10001b2a 	.word	0x10001b2a
100073e4:	10001b2a 	.word	0x10001b2a
100073e8:	10001b2a 	.word	0x10001b2a
100073ec:	10001b2a 	.word	0x10001b2a
100073f0:	10001b06 	.word	0x10001b06
100073f4:	10001b12 	.word	0x10001b12
100073f8:	10001b1e 	.word	0x10001b1e
100073fc:	10001b1e 	.word	0x10001b1e

10007400 <PWM_CCU4_LED_STATUS_timer_handle>:
	...

10007408 <PWM_CCU4_LED_STATUS_event0_config>:
10007408:	00010000                                ....

1000740c <PWM_CCU4_LED_STATUS_event1_config>:
1000740c:	00010000                                ....

10007410 <PWM_CCU4_LED_STATUS_event2_config>:
10007410:	00010000                                ....

10007414 <PWM_CCU4_LED_STATUS_config_handle>:
10007414:	f9ff0001 0000e600 00000000 00000000     ................
10007424:	00000000 10007408 1000740c 10007410     .....t...t...t..
	...
10007440:	01000000 00000000 04000000 10007400     .............t..
	...
10007460:	20000548                                H.. 

10007464 <global_config>:
	...

10007478 <IO_USB_SI>:
10007478:	40040200 00000080 00010000 00000000     ...@............

10007488 <IO_USB_OE>:
10007488:	40040000 00000080 00010000 00000009     ...@............

10007498 <IO_LED_R_STATUS>:
10007498:	40040000 000000a0 00010000 00000006     ...@............

100074a8 <IO_SW_USB>:
100074a8:	40040000 00000010 00000000 00000008     ...@............

100074b8 <IO_SW_UP>:
100074b8:	40040200 00000010 00000000 00000007     ...@............

100074c8 <IO_SW_DOWN>:
100074c8:	40040200 00000010 00000000 00000009     ...@............

100074d8 <IO_USBPWR_2>:
100074d8:	40040000 00000080 00010000 00000005     ...@............

100074e8 <IO_USBPWR_1>:
100074e8:	40040200 00000080 00010000 0000000a     ...@............

100074f8 <IO_RELAY>:
100074f8:	40040000 00000080 00010000 00000007     ...@............

10007508 <IO_LED_USB2>:
10007508:	40040000 00000080 00010000 00000000     ...@............

10007518 <IO_LED_USB1>:
10007518:	40040200 00000080 00010000 0000000b     ...@............
10007528:	00000100 00010000 00000000              ............

10007534 <global_iclass_config>:
10007534:	0000001f                                ....

10007538 <global_result_intr_handle>:
10007538:	0000000f 00000003                       ........

10007540 <backgnd_config>:
10007540:	00000005 00000000 00000000 4e490043     ............C.IN
10007550:	6e690046 414e0066 616e004e 0030006e     F.inf.NAN.nan.0.
10007560:	69666e49 7974696e 4e614e00 534f5000     Infinity.NaN.POS
10007570:	2e005849 00000000                       IX......

10007578 <__mprec_tens>:
10007578:	00000000 3ff00000 00000000 40240000     .......?......$@
10007588:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
10007598:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
100075a8:	00000000 412e8480 00000000 416312d0     .......A......cA
100075b8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
100075c8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
100075d8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
100075e8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
100075f8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
10007608:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
10007618:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
10007628:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
10007638:	79d99db4 44ea7843                       ...yCx.D

10007640 <__mprec_bigtens>:
10007640:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
10007650:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
10007660:	7f73bf3c 75154fdd                       <.s..O.u

10007668 <p05.5277>:
10007668:	00000005 00000019 0000007d 10005fb8     ........}...._..
10007678:	10005ea6 10005f8c 10005e92 10005f8c     .^..._...^..._..
10007688:	10005f96 10005f8c 10005e92 10005ea6     ._..._...^...^..
10007698:	10005ea6 10005f96 10005e92 10005e9c     .^..._...^...^..
100076a8:	10005e9c 10005e9c 100061fe 1000684c     .^...^...a..Lh..
100076b8:	1000682a 1000682a 1000681e 10006712     *h..*h...h...g..
100076c8:	10006712 10006812 1000681e 10006712     .g...h...h...g..
100076d8:	10006812 10006712 1000681e 10006716     .h...g...h...g..
100076e8:	10006716 10006716 10006a2c              .g...g..,j..

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <CCU40_3_Veneer+0x20>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <CCU40_3_Veneer+0x24>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <CCU40_3_Veneer+0x28>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <CCU40_3_Veneer+0x2c>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <CCU40_3_Veneer+0x30>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <CCU40_3_Veneer+0x34>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <CCU40_3_Veneer+0x38>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <CCU40_3_Veneer+0x3c>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <CCU40_3_Veneer+0x40>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <CCU40_3_Veneer+0x44>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <CCU40_3_Veneer+0x48>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0
	...

20000064 <USIC0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4821      	ldr	r0, [pc, #132]	; (200000ec <CCU40_3_Veneer+0x4c>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4821      	ldr	r0, [pc, #132]	; (200000f0 <CCU40_3_Veneer+0x50>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4821      	ldr	r0, [pc, #132]	; (200000f4 <CCU40_3_Veneer+0x54>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4821      	ldr	r0, [pc, #132]	; (200000f8 <CCU40_3_Veneer+0x58>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4821      	ldr	r0, [pc, #132]	; (200000fc <CCU40_3_Veneer+0x5c>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4821      	ldr	r0, [pc, #132]	; (20000100 <CCU40_3_Veneer+0x60>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4821      	ldr	r0, [pc, #132]	; (20000104 <CCU40_3_Veneer+0x64>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4821      	ldr	r0, [pc, #132]	; (20000108 <CCU40_3_Veneer+0x68>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0
	...

20000094 <CCU40_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	481d      	ldr	r0, [pc, #116]	; (2000010c <CCU40_3_Veneer+0x6c>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	481d      	ldr	r0, [pc, #116]	; (20000110 <CCU40_3_Veneer+0x70>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	481d      	ldr	r0, [pc, #116]	; (20000114 <CCU40_3_Veneer+0x74>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	481d      	ldr	r0, [pc, #116]	; (20000118 <CCU40_3_Veneer+0x78>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0
	...
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	10001099 	.word	0x10001099
    .long 0
    
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	10002215 	.word	0x10002215
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000ec:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000f8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
200000fc:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000100:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000104:	10003839 	.word	0x10003839
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000108:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
2000010c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000110:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000114:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
20000118:	10001099 	.word	0x10001099
