From 91a1468bbbe90e8d25c398ae7d699358c884b6cc Mon Sep 17 00:00:00 2001
From: Dominik Poggel <pog@iesy.com>
Date: Fri, 4 Aug 2023 12:05:43 +0200
Subject: [PATCH 16/16] arm64: dts: iesy: add audio codec, soundcard and sai5

---
 .../boot/dts/iesy/iesy-imx8mm-eva-mi.dts      | 48 ++++++++++++++++++-
 1 file changed, 47 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
index 86976dc9c814..f95fc3599bf7 100644
--- a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
+++ b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
@@ -55,6 +55,32 @@ user-button-2 {
 		};
 	};
 
+	sound-max9867 {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "MAX9867";
+		simple-audio-card,format = "i2s";
+
+		simple-audio-card,widgets =
+			"Speaker", "Jack";
+		simple-audio-card,routing =
+            "Jack", "LOUT",
+            "Jack", "ROUT";
+
+		simple-audio-card,frame-master = <&cpudai>;
+		simple-audio-card,bitclock-master = <&cpudai>;
+		
+		cpudai: simple-audio-card,cpu {
+			sound-dai = <&sai5>;
+			dai-tdm-slot-num = <2>;
+			dai-tdm-slot-width = <16>;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <&max9867>;
+			clocks = <&clk IMX8MM_CLK_SAI5_ROOT>;
+		};
+	};
+
 	reg_1v8_carrier: 1v8_regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "1V8_carrier_reg";
@@ -201,12 +227,22 @@ &i2c2 {
 	pinctrl-0 = <&pinctrl_i2c2>;
 	status = "okay";
 
-	audio_codec@18 {
+	max9867: audio_codec@18 {
+		#sound-dai-cells = <0>;
 		compatible = "maxim,max9867";
 		reg = <0x18>;
 	};
 };
 
+&sai5 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai5>;
+	assigned-clocks = <&clk IMX8MM_CLK_SAI5>;
+	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <24576000>;
+};
+
 &iomuxc {
 	pinctrl_csi_pwn: csi_pwn_grp {
 		fsl,pins = <
@@ -290,6 +326,16 @@ pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
 			MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9               0x19    /* Touch int */
 		>;
 	};
+
+	pinctrl_sai5: sai5grp {
+		fsl,pins = <
+			MX8MM_IOMUXC_SAI3_RXD_SAI5_RX_DATA0		0x0
+			MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0	0x100
+			MX8MM_IOMUXC_SAI2_RXC_SAI5_TX_BCLK		0x100
+			MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC		0x100
+			MX8MM_IOMUXC_SAI2_MCLK_SAI5_MCLK		0x100
+		>;
+	};
 };
 
 // &lcdif {
-- 
2.30.2

