/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [2:0] _06_;
  reg [5:0] _07_;
  wire [6:0] _08_;
  wire [10:0] _09_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(celloutsig_1_4z & celloutsig_1_13z);
  assign celloutsig_1_10z = ~(celloutsig_1_1z & celloutsig_1_3z[5]);
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_15z[6]) & (celloutsig_1_10z | celloutsig_1_11z));
  assign celloutsig_0_3z = ~((_01_ | celloutsig_0_0z) & (in_data[32] | _02_));
  assign celloutsig_0_2z = ~((in_data[65] | _00_) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_1_1z = in_data[159] | ~(_04_);
  assign celloutsig_1_11z = celloutsig_1_2z[2] | ~(celloutsig_1_4z);
  assign celloutsig_1_13z = celloutsig_1_4z | ~(celloutsig_1_10z);
  assign celloutsig_1_7z = ~(in_data[191] ^ _05_);
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _06_[2], _03_, _06_[0] } = _19_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, _06_[2], _03_, _06_[0] };
  reg [10:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 11'h000;
    else _21_ <= { in_data[41:32], celloutsig_0_0z };
  assign { _09_[10:8], _02_, _09_[6:5], _01_, _00_, _09_[2:0] } = _21_;
  reg [6:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _22_ <= 7'h00;
    else _22_ <= in_data[161:155];
  assign { _08_[6:2], _04_, _05_ } = _22_;
  assign celloutsig_1_15z = { celloutsig_1_8z[1:0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z } & { celloutsig_1_12z[8:0], celloutsig_1_11z };
  assign celloutsig_0_9z = { _06_[2], _03_, _06_[0], celloutsig_0_8z } / { 1'h1, _06_[2], _03_, _06_[0] };
  assign celloutsig_0_8z = celloutsig_0_2z & ~(in_data[3]);
  assign celloutsig_0_10z = in_data[46] ? { _09_[10:8], _02_, _09_[6:5], _01_, _00_, _09_[2:0], celloutsig_0_0z, celloutsig_0_8z } : { _06_[2], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, _07_ };
  assign celloutsig_0_0z = in_data[85:83] != in_data[18:16];
  assign celloutsig_0_5z = { _09_[10], celloutsig_0_2z, _06_[2], _03_, _06_[0] } != { _06_[2], _03_, _06_[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { _09_[10:8], _02_, _09_[6:5], celloutsig_0_8z } != { celloutsig_0_10z[8:4], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[7:3], celloutsig_1_1z } != celloutsig_1_2z[9:4];
  assign celloutsig_0_12z = - { _07_[1], _07_ };
  assign celloutsig_1_12z = - { celloutsig_1_2z[6:0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[110:97] !== { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_1_2z = { in_data[179:169], celloutsig_1_1z } <<< in_data[117:106];
  assign celloutsig_1_3z = { in_data[104:100], celloutsig_1_2z } - { celloutsig_1_2z[10:1], _08_[6:2], _04_, _05_ };
  assign celloutsig_1_8z = { celloutsig_1_2z[7:3], celloutsig_1_4z } - { celloutsig_1_2z[3:0], celloutsig_1_4z, celloutsig_1_1z };
  assign _06_[1] = _03_;
  assign _08_[1:0] = { _04_, _05_ };
  assign { _09_[7], _09_[4:3] } = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
