<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › smiapp-pll.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>smiapp-pll.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/media/video/smiapp-pll.c</span>
<span class="cm"> *</span>
<span class="cm"> * Generic driver for SMIA/SMIA++ compliant camera modules</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011--2012 Nokia Corporation</span>
<span class="cm"> * Contact: Sakari Ailus &lt;sakari.ailus@maxwell.research.nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/gcd.h&gt;</span>
<span class="cp">#include &lt;linux/lcm.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &quot;smiapp-pll.h&quot;</span>

<span class="cm">/* Return an even number or one. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">clk_div_even</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">uint32_t</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Return an even number or one. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">clk_div_even_up</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">a</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">is_one_or_even</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bounds_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">,</span>
			<span class="kt">uint32_t</span> <span class="n">min</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">max</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;=</span> <span class="n">min</span> <span class="o">&amp;&amp;</span> <span class="n">val</span> <span class="o">&lt;=</span> <span class="n">max</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s out of bounds: %d (%d--%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">str</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">max</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">smiapp_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pre_pll_clk_div</span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>  <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pll_multiplier </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>  <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_multiplier</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">!=</span> <span class="n">SMIAPP_PLL_FLAG_NO_OP_CLOCKS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;op_sys_clk_div </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_div</span><span class="p">);</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;op_pix_clk_div </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_div</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vt_sys_clk_div </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>  <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_div</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vt_pix_clk_div </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>  <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_pix_clk_div</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ext_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pll_ip_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_ip_clk_freq_hz</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pll_op_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIAPP_PLL_FLAG_NO_OP_CLOCKS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;op_sys_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_freq_hz</span><span class="p">);</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;op_pix_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_freq_hz</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vt_sys_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_freq_hz</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vt_pix_clk_freq_hz </span><span class="se">\t</span><span class="s">%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_pix_clk_freq_hz</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">smiapp_pll_calculate</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">smiapp_pll_limits</span> <span class="o">*</span><span class="n">limits</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">smiapp_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">sys_div</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">best_pix_div</span> <span class="o">=</span> <span class="n">INT_MAX</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vt_op_binning_div</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">lane_op_clock_ratio</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">mul</span><span class="p">,</span> <span class="n">div</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">more_mul_min</span><span class="p">,</span> <span class="n">more_mul_max</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">more_mul_factor</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">min_vt_div</span><span class="p">,</span> <span class="n">max_vt_div</span><span class="p">,</span> <span class="n">vt_div</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">min_sys_div</span><span class="p">,</span> <span class="n">max_sys_div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIAPP_PLL_FLAG_OP_PIX_CLOCK_PER_LANE</span><span class="p">)</span>
		<span class="n">lane_op_clock_ratio</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">lanes</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">lane_op_clock_ratio</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;lane_op_clock_ratio: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">lane_op_clock_ratio</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;binning: %dx%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">binning_horizontal</span><span class="p">,</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">binning_vertical</span><span class="p">);</span>

	<span class="cm">/* CSI transfers 2 bits per clock per lane; thus times 2 */</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">link_freq</span> <span class="o">*</span> <span class="mi">2</span>
		<span class="o">*</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">lanes</span> <span class="o">/</span> <span class="n">lane_op_clock_ratio</span><span class="p">);</span>

	<span class="cm">/* Figure out limits for pre-pll divider based on extclk */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min / max pre_pll_clk_div: %d / %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span><span class="p">);</span>
	<span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span> <span class="o">=</span>
		<span class="n">min_t</span><span class="p">(</span><span class="kt">uint16_t</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span><span class="p">,</span>
		      <span class="n">clk_div_even</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span> <span class="o">/</span>
				   <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pll_ip_freq_hz</span><span class="p">));</span>
	<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span> <span class="o">=</span>
		<span class="n">max_t</span><span class="p">(</span><span class="kt">uint16_t</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">,</span>
		      <span class="n">clk_div_even_up</span><span class="p">(</span>
			      <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span><span class="p">,</span>
					   <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_ip_freq_hz</span><span class="p">)));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pre-pll check: min / max pre_pll_clk_div: %d / %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span><span class="p">);</span>

	<span class="n">i</span> <span class="o">=</span> <span class="n">gcd</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span><span class="p">);</span>
	<span class="n">mul</span> <span class="o">=</span> <span class="n">div_u64</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">div</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span> <span class="o">/</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;mul %d / div %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mul</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>

	<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span> <span class="o">=</span>
		<span class="n">max_t</span><span class="p">(</span><span class="kt">uint16_t</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">,</span>
		      <span class="n">clk_div_even_up</span><span class="p">(</span>
			      <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">mul</span> <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span><span class="p">,</span>
					   <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_op_freq_hz</span><span class="p">)));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pll_op check: min / max pre_pll_clk_div: %d / %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span> <span class="o">&gt;</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to compute pre_pll divisor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span> <span class="o">=</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Get pre_pll_clk_div so that our pll_op_clk_freq_hz won&#39;t be</span>
<span class="cm">	 * too high.</span>
<span class="cm">	 */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pre_pll_clk_div %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span><span class="p">);</span>

	<span class="cm">/* Don&#39;t go above max pll multiplier. */</span>
	<span class="n">more_mul_max</span> <span class="o">=</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_multiplier</span> <span class="o">/</span> <span class="n">mul</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_max: max_pll_multiplier check: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_max</span><span class="p">);</span>
	<span class="cm">/* Don&#39;t go above max pll op frequency. */</span>
	<span class="n">more_mul_max</span> <span class="o">=</span>
		<span class="n">min_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span>
		      <span class="n">more_mul_max</span><span class="p">,</span>
		      <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_op_freq_hz</span>
		      <span class="o">/</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span> <span class="o">*</span> <span class="n">mul</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_max: max_pll_op_freq_hz check: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_max</span><span class="p">);</span>
	<span class="cm">/* Don&#39;t go above the division capability of op sys clock divider. */</span>
	<span class="n">more_mul_max</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">more_mul_max</span><span class="p">,</span>
			   <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_op_sys_clk_div</span> <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span>
			   <span class="o">/</span> <span class="n">div</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_max: max_op_sys_clk_div check: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_max</span><span class="p">);</span>
	<span class="cm">/* Ensure we won&#39;t go above min_pll_multiplier. */</span>
	<span class="n">more_mul_max</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">more_mul_max</span><span class="p">,</span>
			   <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_multiplier</span><span class="p">,</span> <span class="n">mul</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_max: min_pll_multiplier check: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_max</span><span class="p">);</span>

	<span class="cm">/* Ensure we won&#39;t go below min_pll_op_freq_hz. */</span>
	<span class="n">more_mul_min</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pll_op_freq_hz</span><span class="p">,</span>
				    <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span>
				    <span class="o">*</span> <span class="n">mul</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_min: min_pll_op_freq_hz check: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_min</span><span class="p">);</span>
	<span class="cm">/* Ensure we won&#39;t go below min_pll_multiplier. */</span>
	<span class="n">more_mul_min</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">more_mul_min</span><span class="p">,</span>
			   <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pll_multiplier</span><span class="p">,</span> <span class="n">mul</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_min: min_pll_multiplier check: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_min</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">more_mul_min</span> <span class="o">&gt;</span> <span class="n">more_mul_max</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			 <span class="s">&quot;unable to compute more_mul_min and more_mul_max&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">more_mul_factor</span> <span class="o">=</span> <span class="n">lcm</span><span class="p">(</span><span class="n">div</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_factor: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">more_mul_factor</span><span class="p">);</span>
	<span class="n">more_mul_factor</span> <span class="o">=</span> <span class="n">lcm</span><span class="p">(</span><span class="n">more_mul_factor</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_op_sys_clk_div</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;more_mul_factor: min_op_sys_clk_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">more_mul_factor</span><span class="p">);</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">roundup</span><span class="p">(</span><span class="n">more_mul_min</span><span class="p">,</span> <span class="n">more_mul_factor</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_one_or_even</span><span class="p">(</span><span class="n">i</span><span class="p">))</span>
		<span class="n">i</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;final more_mul: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="n">more_mul_max</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;final more_mul is bad, max %d&quot;</span><span class="p">,</span> <span class="n">more_mul_max</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_multiplier</span> <span class="o">=</span> <span class="n">mul</span> <span class="o">*</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_div</span> <span class="o">=</span> <span class="n">div</span> <span class="o">*</span> <span class="n">i</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;op_sys_clk_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_div</span><span class="p">);</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_ip_clk_freq_hz</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">ext_clk_freq_hz</span>
		<span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_ip_clk_freq_hz</span>
		<span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_multiplier</span><span class="p">;</span>

	<span class="cm">/* Derive pll_op_clk_freq_hz. */</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_freq_hz</span> <span class="o">=</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_div</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_div</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;op_pix_clk_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_div</span><span class="p">);</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_freq_hz</span> <span class="o">=</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_freq_hz</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_div</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some sensors perform analogue binning and some do this</span>
<span class="cm">	 * digitally. The ones doing this digitally can be roughly be</span>
<span class="cm">	 * found out using this formula. The ones doing this digitally</span>
<span class="cm">	 * should run at higher clock rate, so smaller divisor is used</span>
<span class="cm">	 * on video timing side.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_line_length_pck_bin</span> <span class="o">&gt;</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_line_length_pck</span>
	    <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">binning_horizontal</span><span class="p">)</span>
		<span class="n">vt_op_binning_div</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">binning_horizontal</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">vt_op_binning_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vt_op_binning_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vt_op_binning_div</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Profile 2 supports vt_pix_clk_div E [4, 10]</span>
<span class="cm">	 *</span>
<span class="cm">	 * Horizontal binning can be used as a base for difference in</span>
<span class="cm">	 * divisors. One must make sure that horizontal blanking is</span>
<span class="cm">	 * enough to accommodate the CSI-2 sync codes.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Take scaling factor into account as well.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Find absolute limits for the factor of vt divider.</span>
<span class="cm">	 */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;scale_m: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">scale_m</span><span class="p">);</span>
	<span class="n">min_vt_div</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_div</span> <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_div</span>
				  <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">scale_n</span><span class="p">,</span>
				  <span class="n">lane_op_clock_ratio</span> <span class="o">*</span> <span class="n">vt_op_binning_div</span>
				  <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">scale_m</span><span class="p">);</span>

	<span class="cm">/* Find smallest and biggest allowed vt divisor. */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_vt_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">min_vt_div</span><span class="p">);</span>
	<span class="n">min_vt_div</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">min_vt_div</span><span class="p">,</span>
			 <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">,</span>
				      <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_pix_clk_freq_hz</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_vt_div: max_vt_pix_clk_freq_hz: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">min_vt_div</span><span class="p">);</span>
	<span class="n">min_vt_div</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">uint32_t</span><span class="p">,</span> <span class="n">min_vt_div</span><span class="p">,</span>
			   <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_div</span>
			   <span class="o">*</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_sys_clk_div</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_vt_div: min_vt_clk_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">min_vt_div</span><span class="p">);</span>

	<span class="n">max_vt_div</span> <span class="o">=</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_sys_clk_div</span> <span class="o">*</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_pix_clk_div</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;max_vt_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">max_vt_div</span><span class="p">);</span>
	<span class="n">max_vt_div</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">max_vt_div</span><span class="p">,</span>
			 <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">,</span>
				      <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_freq_hz</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;max_vt_div: min_vt_pix_clk_freq_hz: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">max_vt_div</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Find limitsits for sys_clk_div. Not all values are possible</span>
<span class="cm">	 * with all values of pix_clk_div.</span>
<span class="cm">	 */</span>
	<span class="n">min_sys_div</span> <span class="o">=</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_sys_clk_div</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_sys_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">min_sys_div</span><span class="p">);</span>
	<span class="n">min_sys_div</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">min_sys_div</span><span class="p">,</span>
			  <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">min_vt_div</span><span class="p">,</span>
				       <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_pix_clk_div</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_sys_div: max_vt_pix_clk_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">min_sys_div</span><span class="p">);</span>
	<span class="n">min_sys_div</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">min_sys_div</span><span class="p">,</span>
			  <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span>
			  <span class="o">/</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_sys_clk_freq_hz</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_sys_div: max_pll_op_clk_freq_hz: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">min_sys_div</span><span class="p">);</span>
	<span class="n">min_sys_div</span> <span class="o">=</span> <span class="n">clk_div_even_up</span><span class="p">(</span><span class="n">min_sys_div</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;min_sys_div: one or even: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">min_sys_div</span><span class="p">);</span>

	<span class="n">max_sys_div</span> <span class="o">=</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_sys_clk_div</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;max_sys_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">max_sys_div</span><span class="p">);</span>
	<span class="n">max_sys_div</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">max_sys_div</span><span class="p">,</span>
			  <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">max_vt_div</span><span class="p">,</span>
				       <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_div</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;max_sys_div: min_vt_pix_clk_div: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">max_sys_div</span><span class="p">);</span>
	<span class="n">max_sys_div</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">max_sys_div</span><span class="p">,</span>
			  <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">,</span>
				       <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_freq_hz</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;max_sys_div: min_vt_pix_clk_freq_hz: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">max_sys_div</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Find pix_div such that a legal pix_div * sys_div results</span>
<span class="cm">	 * into a value which is not smaller than div, the desired</span>
<span class="cm">	 * divisor.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">vt_div</span> <span class="o">=</span> <span class="n">min_vt_div</span><span class="p">;</span> <span class="n">vt_div</span> <span class="o">&lt;=</span> <span class="n">max_vt_div</span><span class="p">;</span>
	     <span class="n">vt_div</span> <span class="o">+=</span> <span class="mi">2</span> <span class="o">-</span> <span class="p">(</span><span class="n">vt_div</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">sys_div</span> <span class="o">=</span> <span class="n">min_sys_div</span><span class="p">;</span>
		     <span class="n">sys_div</span> <span class="o">&lt;=</span> <span class="n">max_sys_div</span><span class="p">;</span>
		     <span class="n">sys_div</span> <span class="o">+=</span> <span class="mi">2</span> <span class="o">-</span> <span class="p">(</span><span class="n">sys_div</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">pix_div</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">vt_div</span><span class="p">,</span> <span class="n">sys_div</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">pix_div</span> <span class="o">&lt;</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_div</span>
			    <span class="o">||</span> <span class="n">pix_div</span> <span class="o">&gt;</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_pix_clk_div</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;pix_div %d too small or too big (%d--%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">pix_div</span><span class="p">,</span>
					<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_div</span><span class="p">,</span>
					<span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_pix_clk_div</span><span class="p">);</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="cm">/* Check if this one is better. */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pix_div</span> <span class="o">*</span> <span class="n">sys_div</span>
			    <span class="o">&lt;=</span> <span class="n">roundup</span><span class="p">(</span><span class="n">min_vt_div</span><span class="p">,</span> <span class="n">best_pix_div</span><span class="p">))</span>
				<span class="n">best_pix_div</span> <span class="o">=</span> <span class="n">pix_div</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">best_pix_div</span> <span class="o">&lt;</span> <span class="n">INT_MAX</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_div</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">min_vt_div</span><span class="p">,</span> <span class="n">best_pix_div</span><span class="p">);</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_pix_clk_div</span> <span class="o">=</span> <span class="n">best_pix_div</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_freq_hz</span> <span class="o">=</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_div</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_pix_clk_freq_hz</span> <span class="o">=</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_freq_hz</span> <span class="o">/</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_pix_clk_div</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">pixel_rate_csi</span> <span class="o">=</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_freq_hz</span> <span class="o">*</span> <span class="n">lane_op_clock_ratio</span><span class="p">;</span>

	<span class="n">print_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="p">);</span>

	<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pre_pll_clk_div</span><span class="p">,</span>
			    <span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pre_pll_clk_div</span><span class="p">,</span>
			    <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pre_pll_clk_div</span><span class="p">,</span> <span class="s">&quot;pre_pll_clk_div&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_ip_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pll_ip_freq_hz</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_ip_freq_hz</span><span class="p">,</span>
			<span class="s">&quot;pll_ip_clk_freq_hz&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_multiplier</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pll_multiplier</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_multiplier</span><span class="p">,</span>
			<span class="s">&quot;pll_multiplier&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">pll_op_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_pll_op_freq_hz</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_pll_op_freq_hz</span><span class="p">,</span>
			<span class="s">&quot;pll_op_clk_freq_hz&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_div</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_op_sys_clk_div</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_op_sys_clk_div</span><span class="p">,</span>
			<span class="s">&quot;op_sys_clk_div&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_div</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_op_pix_clk_div</span><span class="p">,</span> <span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_op_pix_clk_div</span><span class="p">,</span>
			<span class="s">&quot;op_pix_clk_div&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_sys_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_op_sys_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_op_sys_clk_freq_hz</span><span class="p">,</span>
			<span class="s">&quot;op_sys_clk_freq_hz&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">op_pix_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_op_pix_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_op_pix_clk_freq_hz</span><span class="p">,</span>
			<span class="s">&quot;op_pix_clk_freq_hz&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_sys_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_sys_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_sys_clk_freq_hz</span><span class="p">,</span>
			<span class="s">&quot;vt_sys_clk_freq_hz&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rval</span><span class="p">)</span>
		<span class="n">rval</span> <span class="o">=</span> <span class="n">bounds_check</span><span class="p">(</span>
			<span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vt_pix_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">min_vt_pix_clk_freq_hz</span><span class="p">,</span>
			<span class="n">limits</span><span class="o">-&gt;</span><span class="n">max_vt_pix_clk_freq_hz</span><span class="p">,</span>
			<span class="s">&quot;vt_pix_clk_freq_hz&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rval</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">smiapp_pll_calculate</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Sakari Ailus &lt;sakari.ailus@maxwell.research.nokia.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Generic SMIA/SMIA++ PLL calculator&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
