Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Feb 07 11:06:25 2020
| Host         : ece-bel215-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file wrapper_timing_summary_routed.rpt -rpx wrapper_timing_summary_routed.rpx
| Design       : wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.268        0.000                      0                  139        0.120        0.000                      0                  139        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.268        0.000                      0                  139        0.120        0.000                      0                  139        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.440ns (33.501%)  route 2.858ns (66.499%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.756     5.424    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core_inst/datapath/y_reg[2]/Q
                         net (fo=6, routed)           0.990     6.932    gcd_core_inst/datapath/y_reg_n_0_[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  gcd_core_inst/datapath/x_greater_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    gcd_core_inst/datapath/x_greater_y_carry_i_7_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.489    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     9.046    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.553     9.723    gcd_core_inst/datapath/E[0]
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563    12.954    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[5]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.991    gcd_core_inst/datapath/x_reg[5]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.440ns (33.501%)  route 2.858ns (66.499%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.756     5.424    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core_inst/datapath/y_reg[2]/Q
                         net (fo=6, routed)           0.990     6.932    gcd_core_inst/datapath/y_reg_n_0_[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  gcd_core_inst/datapath/x_greater_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    gcd_core_inst/datapath/x_greater_y_carry_i_7_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.489    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     9.046    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.553     9.723    gcd_core_inst/datapath/E[0]
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563    12.954    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[6]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.991    gcd_core_inst/datapath/x_reg[6]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.440ns (33.934%)  route 2.804ns (66.066%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.756     5.424    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core_inst/datapath/y_reg[2]/Q
                         net (fo=6, routed)           0.990     6.932    gcd_core_inst/datapath/y_reg_n_0_[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  gcd_core_inst/datapath/x_greater_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    gcd_core_inst/datapath/x_greater_y_carry_i_7_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.489    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     9.046    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.498     9.668    gcd_core_inst/datapath/E[0]
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564    12.955    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[4]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.992    gcd_core_inst/datapath/x_reg[4]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.440ns (33.934%)  route 2.804ns (66.066%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.756     5.424    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core_inst/datapath/y_reg[2]/Q
                         net (fo=6, routed)           0.990     6.932    gcd_core_inst/datapath/y_reg_n_0_[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  gcd_core_inst/datapath/x_greater_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    gcd_core_inst/datapath/x_greater_y_carry_i_7_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.489    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     9.046    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.498     9.668    gcd_core_inst/datapath/E[0]
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564    12.955    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[7]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.992    gcd_core_inst/datapath/x_reg[7]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.226ns (29.083%)  route 2.990ns (70.917%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.741     5.409    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core_inst/datapath/x_reg[4]/Q
                         net (fo=7, routed)           1.127     6.993    gcd_core_inst/datapath/gcd_result[4]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.117 r  gcd_core_inst/datapath/x_greater_y_carry_i_6/O
                         net (fo=1, routed)           0.000     7.117    gcd_core_inst/datapath/x_greater_y_carry_i_6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.515 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.397    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     8.954    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.078 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.547     9.625    gcd_core_inst/datapath/E[0]
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.580    12.972    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[0]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    gcd_core_inst/datapath/x_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.226ns (29.083%)  route 2.990ns (70.917%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.741     5.409    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core_inst/datapath/x_reg[4]/Q
                         net (fo=7, routed)           1.127     6.993    gcd_core_inst/datapath/gcd_result[4]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.117 r  gcd_core_inst/datapath/x_greater_y_carry_i_6/O
                         net (fo=1, routed)           0.000     7.117    gcd_core_inst/datapath/x_greater_y_carry_i_6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.515 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.397    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     8.954    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.078 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.547     9.625    gcd_core_inst/datapath/E[0]
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.580    12.972    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[1]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    gcd_core_inst/datapath/x_reg[1]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.226ns (29.083%)  route 2.990ns (70.917%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.741     5.409    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core_inst/datapath/x_reg[4]/Q
                         net (fo=7, routed)           1.127     6.993    gcd_core_inst/datapath/gcd_result[4]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.117 r  gcd_core_inst/datapath/x_greater_y_carry_i_6/O
                         net (fo=1, routed)           0.000     7.117    gcd_core_inst/datapath/x_greater_y_carry_i_6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.515 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.397    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     8.954    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.078 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.547     9.625    gcd_core_inst/datapath/E[0]
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.580    12.972    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[2]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    gcd_core_inst/datapath/x_reg[2]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.226ns (29.083%)  route 2.990ns (70.917%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.741     5.409    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core_inst/datapath/x_reg[4]/Q
                         net (fo=7, routed)           1.127     6.993    gcd_core_inst/datapath/gcd_result[4]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.117 r  gcd_core_inst/datapath/x_greater_y_carry_i_6/O
                         net (fo=1, routed)           0.000     7.117    gcd_core_inst/datapath/x_greater_y_carry_i_6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.515 r  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.397    gcd_core_inst/fsm/CO[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  gcd_core_inst/fsm/update_x/O
                         net (fo=1, routed)           0.433     8.954    gcd_core_inst/fsm/update_x_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.078 r  gcd_core_inst/fsm/x[7]_i_1__0/O
                         net (fo=8, routed)           0.547     9.625    gcd_core_inst/datapath/E[0]
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.580    12.972    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[3]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    gcd_core_inst/datapath/x_reg[3]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.316ns (36.612%)  route 2.278ns (63.388%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.756     5.424    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core_inst/datapath/y_reg[2]/Q
                         net (fo=6, routed)           0.990     6.932    gcd_core_inst/datapath/y_reg_n_0_[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  gcd_core_inst/datapath/x_greater_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.056    gcd_core_inst/datapath/x_greater_y_carry_i_7_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 f  gcd_core_inst/datapath/x_greater_y_carry/CO[3]
                         net (fo=2, routed)           0.744     8.351    gcd_core_inst/fsm/CO[0]
    SLICE_X38Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.475 r  gcd_core_inst/fsm/y[7]_i_1__0/O
                         net (fo=8, routed)           0.544     9.019    gcd_core_inst/datapath/FSM_sequential_state_reg[1][0]
    SLICE_X38Y50         FDRE                                         r  gcd_core_inst/datapath/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563    12.954    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  gcd_core_inst/datapath/y_reg[4]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    13.027    gcd_core_inst/datapath/y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 gcd_core_inst/datapath/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.767ns (47.364%)  route 1.964ns (52.636%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.758     5.426    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core_inst/datapath/x_reg[1]/Q
                         net (fo=7, routed)           1.153     7.035    gcd_core_inst/datapath/gcd_result[1]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.159 r  gcd_core_inst/datapath/x_min_y_carry_i_3/O
                         net (fo=1, routed)           0.000     7.159    gcd_core_inst/datapath/x_min_y_carry_i_3_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  gcd_core_inst/datapath/x_min_y_carry/CO[3]
                         net (fo=1, routed)           0.001     7.710    gcd_core_inst/datapath/x_min_y_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.044 r  gcd_core_inst/datapath/x_min_y_carry__0/O[1]
                         net (fo=1, routed)           0.810     8.854    gcd_core_inst/fsm/x_min_y[5]
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.303     9.157 r  gcd_core_inst/fsm/x[5]_i_1/O
                         net (fo=1, routed)           0.000     9.157    gcd_core_inst/datapath/D[5]
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563    12.954    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[5]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.029    13.225    gcd_core_inst/datapath/x_reg[5]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  4.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.246ns (51.829%)  route 0.229ns (48.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.507    clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  data_reg[7]/Q
                         net (fo=2, routed)           0.229     1.883    gcd_core_inst/fsm/Q[7]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.098     1.981 r  gcd_core_inst/fsm/y[7]_i_2/O
                         net (fo=1, routed)           0.000     1.981    gcd_core_inst/datapath/data_reg[7][7]
    SLICE_X36Y50         FDRE                                         r  gcd_core_inst/datapath/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     2.016    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  gcd_core_inst/datapath/y_reg[7]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.092     1.861    gcd_core_inst/datapath/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 debounce_inst/load_sreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst/load_debounce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.505    debounce_inst/clock_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  debounce_inst/load_sreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  debounce_inst/load_sreg_reg[6]/Q
                         net (fo=2, routed)           0.068     1.714    debounce_inst/load_sreg_reg_n_0_[6]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  debounce_inst/load_debounce_i_1/O
                         net (fo=1, routed)           0.000     1.759    debounce_inst/load_debounce_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  debounce_inst/load_debounce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.021    debounce_inst/clock_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  debounce_inst/load_debounce_reg/C
                         clock pessimism             -0.503     1.518    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.638    debounce_inst/load_debounce_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.169%)  route 0.287ns (53.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.507    clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  data_reg[7]/Q
                         net (fo=2, routed)           0.287     1.942    gcd_core_inst/fsm/Q[7]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.098     2.040 r  gcd_core_inst/fsm/x[7]_i_2/O
                         net (fo=1, routed)           0.000     2.040    gcd_core_inst/datapath/D[7]
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.859     2.018    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  gcd_core_inst/datapath/x_reg[7]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.863    gcd_core_inst/datapath/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debounce_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst/lfsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.505    debounce_inst/clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  debounce_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debounce_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.128     1.774    debounce_inst/lfsr[8]
    SLICE_X37Y48         FDRE                                         r  debounce_inst/lfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.021    debounce_inst/clock_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  debounce_inst/lfsr_reg[9]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.072     1.593    debounce_inst/lfsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.507    clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  data_reg[2]/Q
                         net (fo=2, routed)           0.129     1.799    gcd_core_inst/fsm/Q[2]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  gcd_core_inst/fsm/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    gcd_core_inst/datapath/data_reg[7][2]
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.021    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  gcd_core_inst/datapath/y_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.662    gcd_core_inst/datapath/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.246ns (45.610%)  route 0.293ns (54.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.507    clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  data_reg[5]/Q
                         net (fo=2, routed)           0.293     1.948    gcd_core_inst/fsm/Q[5]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.098     2.046 r  gcd_core_inst/fsm/x[5]_i_1/O
                         net (fo=1, routed)           0.000     2.046    gcd_core_inst/datapath/D[5]
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     2.016    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  gcd_core_inst/datapath/x_reg[5]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.091     1.860    gcd_core_inst/datapath/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce_inst/lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst/lfsr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.505    debounce_inst/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  debounce_inst/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debounce_inst/lfsr_reg[3]/Q
                         net (fo=3, routed)           0.128     1.774    debounce_inst/lfsr[3]
    SLICE_X37Y48         FDRE                                         r  debounce_inst/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.021    debounce_inst/clock_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  debounce_inst/lfsr_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.070     1.588    debounce_inst/lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 debounce_inst/load_sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst/load_sreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.505    debounce_inst/clock_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  debounce_inst/load_sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debounce_inst/load_sreg_reg[4]/Q
                         net (fo=2, routed)           0.121     1.767    debounce_inst/load_sreg_reg_n_0_[4]
    SLICE_X38Y47         FDRE                                         r  debounce_inst/load_sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.021    debounce_inst/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  debounce_inst/load_sreg_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.059     1.580    debounce_inst/load_sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debounce_inst/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.898%)  route 0.397ns (68.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.506    debounce_inst/clock_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  debounce_inst/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debounce_inst/rst_sreg_reg[0]/Q
                         net (fo=53, routed)          0.397     2.044    gcd_core_inst/fsm/rst_sreg_reg[0][0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.089 r  gcd_core_inst/fsm/y[4]_i_1/O
                         net (fo=1, routed)           0.000     2.089    gcd_core_inst/datapath/data_reg[7][4]
    SLICE_X38Y50         FDRE                                         r  gcd_core_inst/datapath/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     2.016    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  gcd_core_inst/datapath/y_reg[4]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.889    gcd_core_inst/datapath/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gcd_core_inst/fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_inst/datapath/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.587%)  route 0.385ns (67.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.501    gcd_core_inst/fsm/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  gcd_core_inst/fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  gcd_core_inst/fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.385     2.027    gcd_core_inst/fsm/state[2]
    SLICE_X40Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.072 r  gcd_core_inst/fsm/x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.072    gcd_core_inst/datapath/D[1]
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.023    gcd_core_inst/datapath/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  gcd_core_inst/datapath/x_reg[1]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     1.868    gcd_core_inst/datapath/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y48    debounce_inst/lfsr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    gcd_core_inst/datapath/x_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    gcd_core_inst/datapath/x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    gcd_core_inst/fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    gcd_core_inst/fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y51    gcd_core_inst/datapath/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y51    gcd_core_inst/datapath/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    gcd_core_inst/datapath/y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y50    gcd_core_inst/datapath/y_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    data_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    debounce_inst/lfsr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y48    debounce_inst/lfsr_reg[2]/C



