vcs -sverilog -timescale=1ns/1ns -ntb_opts uvm-1.2 +incdir+/home/user101/docker/OpenHW/cva6_work/MMU_verif/mmu_sv32/ ./tb_top.sv
./simv
