# LAB 06-display_driver


### Link to GitHub repository
[GitHub repository](https://github.com/amwellius/Digital-electronics-1)


## Part 1: Preparation tasks

### Timing diagram figure for displaying value `3.142`
  
   (https://reference.digilentinc.com/reference/programmable-logic/nexys-a7/reference-manual) <br/>
   
#### SCHEMA: <br/>
![ScreenShot](images/part1_0.png)

### Table with calculated values


## Part 2: Display driver
### Listing of VHDL code of the process `p_mux` with syntax highlighting
### VHDL CODE 
```vhdl
  
```

### Listing of VHDL testbench file `tb_driver_7seg_4digits` with syntax highlighting and asserts
### VHDL CODE
```vhdl
  
```

### Screenshot with simulated time waveforms; always display all inputs and outputs
![ScreenShot](images/part2_1.PNG)  
![ScreenShot](images/part2_2.PNG) 
![ScreenShot](images/part2_3.PNG) 

### Listing of VHDL architecture of the top layer


## Part 3: Eight-digit driver
### Image of the driver schematic. The image can be drawn on a computer or by hand

### MAP using RTL Analysis in VIVADO
![ScreenShot](images/part3_1.PNG)




