
C:\Users\mobilworker\Google Drive\Elektronik\AtollicTrueStudio\Projects\Stratos_V2_Backup_True\Debug\Stratos_V2_Backup_True.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005228  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  080053ac  080053ac  000153ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005bb0  08005bb0  00015bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005bb4  08005bb4  00015bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000003e4  20000000  08005bb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000654  200003e8  08005f9c  000203e8  2**3
                  ALLOC
  7 ._user_heap_stack 00000400  20000a3c  08005f9c  00020a3c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000203e4  2**0
                  CONTENTS, READONLY
  9 .debug_info   000175ee  00000000  00000000  0002040d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003b74  00000000  00000000  000379fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000bf40  00000000  00000000  0003b56f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001230  00000000  00000000  000474b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000013d8  00000000  00000000  000486e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000080b6  00000000  00000000  00049ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000569c  00000000  00000000  00051b6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005720a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003170  00000000  00000000  00057288  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200003e8 	.word	0x200003e8
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08005394 	.word	0x08005394

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200003ec 	.word	0x200003ec
 80001c0:	08005394 	.word	0x08005394

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001d4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80001d8:	4b02      	ldr	r3, [pc, #8]	; (80001e4 <NVIC_PriorityGroupConfig+0x10>)
 80001da:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80001de:	60d8      	str	r0, [r3, #12]
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	e000ed00 	.word	0xe000ed00

080001e8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001e8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001ea:	78c3      	ldrb	r3, [r0, #3]
 80001ec:	7802      	ldrb	r2, [r0, #0]
 80001ee:	b1fb      	cbz	r3, 8000230 <NVIC_Init+0x48>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001f0:	4b15      	ldr	r3, [pc, #84]	; (8000248 <NVIC_Init+0x60>)
 80001f2:	68d9      	ldr	r1, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001f4:	7843      	ldrb	r3, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001f6:	43c9      	mvns	r1, r1
 80001f8:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 80001fc:	f1c1 0404 	rsb	r4, r1, #4
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000200:	b2e4      	uxtb	r4, r4
 8000202:	40a3      	lsls	r3, r4
    tmpsub = tmpsub >> tmppriority;
 8000204:	240f      	movs	r4, #15
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000206:	7880      	ldrb	r0, [r0, #2]
    tmpsub = tmpsub >> tmppriority;
 8000208:	fa44 f101 	asr.w	r1, r4, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800020c:	4001      	ands	r1, r0
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800020e:	b2db      	uxtb	r3, r3
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000210:	430b      	orrs	r3, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000212:	490e      	ldr	r1, [pc, #56]	; (800024c <NVIC_Init+0x64>)
    tmppriority = tmppriority << 0x04;
 8000214:	011b      	lsls	r3, r3, #4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000216:	1888      	adds	r0, r1, r2
    tmppriority = tmppriority << 0x04;
 8000218:	b2db      	uxtb	r3, r3
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800021a:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800021e:	2301      	movs	r3, #1
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000220:	0950      	lsrs	r0, r2, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000222:	f002 021f 	and.w	r2, r2, #31
 8000226:	fa03 f202 	lsl.w	r2, r3, r2
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800022a:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
 800022e:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000230:	2101      	movs	r1, #1
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000232:	0953      	lsrs	r3, r2, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000234:	f002 021f 	and.w	r2, r2, #31
 8000238:	fa01 f202 	lsl.w	r2, r1, r2
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800023c:	4903      	ldr	r1, [pc, #12]	; (800024c <NVIC_Init+0x64>)
 800023e:	3320      	adds	r3, #32
 8000240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000244:	bd10      	pop	{r4, pc}
 8000246:	bf00      	nop
 8000248:	e000ed00 	.word	0xe000ed00
 800024c:	e000e100 	.word	0xe000e100

08000250 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000250:	6843      	ldr	r3, [r0, #4]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000252:	790a      	ldrb	r2, [r1, #4]
  tmpreg1 &= CR1_CLEAR_MASK;
 8000254:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000258:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800025c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000260:	680a      	ldr	r2, [r1, #0]
{
 8000262:	b510      	push	{r4, lr}
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000264:	4313      	orrs	r3, r2
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000266:	6043      	str	r3, [r0, #4]
 8000268:	68ca      	ldr	r2, [r1, #12]
 800026a:	690b      	ldr	r3, [r1, #16]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800026c:	6884      	ldr	r4, [r0, #8]
 800026e:	4313      	orrs	r3, r2
 8000270:	688a      	ldr	r2, [r1, #8]
 8000272:	4313      	orrs	r3, r2
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000274:	4a08      	ldr	r2, [pc, #32]	; (8000298 <ADC_Init+0x48>)
 8000276:	4022      	ands	r2, r4
 8000278:	4313      	orrs	r3, r2
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800027a:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800027c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000280:	6083      	str	r3, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000282:	7d0a      	ldrb	r2, [r1, #20]
  tmpreg1 = ADCx->SQR1;
 8000284:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000286:	3a01      	subs	r2, #1
  tmpreg1 &= SQR1_L_RESET;
 8000288:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800028c:	b2d2      	uxtb	r2, r2
 800028e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000292:	62c3      	str	r3, [r0, #44]	; 0x2c
 8000294:	bd10      	pop	{r4, pc}
 8000296:	bf00      	nop
 8000298:	c0fff7fd 	.word	0xc0fff7fd

0800029c <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800029c:	2300      	movs	r3, #0
 800029e:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80002a0:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80002a2:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80002a4:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80002a6:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80002a8:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 80002aa:	2301      	movs	r3, #1
 80002ac:	7503      	strb	r3, [r0, #20]
 80002ae:	4770      	bx	lr

080002b0 <ADC_CommonInit>:
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80002b0:	4907      	ldr	r1, [pc, #28]	; (80002d0 <ADC_CommonInit+0x20>)
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002b2:	e890 000c 	ldmia.w	r0, {r2, r3}
{
 80002b6:	b510      	push	{r4, lr}
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002b8:	4313      	orrs	r3, r2
  tmpreg1 = ADC->CCR;
 80002ba:	684c      	ldr	r4, [r1, #4]
  tmpreg1 &= CR_CLEAR_MASK;
 80002bc:	4a05      	ldr	r2, [pc, #20]	; (80002d4 <ADC_CommonInit+0x24>)
 80002be:	4022      	ands	r2, r4
 80002c0:	4313      	orrs	r3, r2
 80002c2:	6882      	ldr	r2, [r0, #8]
 80002c4:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002c6:	68c2      	ldr	r2, [r0, #12]
 80002c8:	4313      	orrs	r3, r2
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002ca:	604b      	str	r3, [r1, #4]
 80002cc:	bd10      	pop	{r4, pc}
 80002ce:	bf00      	nop
 80002d0:	40012300 	.word	0x40012300
 80002d4:	fffc30e0 	.word	0xfffc30e0

080002d8 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d8:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80002da:	b119      	cbz	r1, 80002e4 <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002dc:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e0:	6083      	str	r3, [r0, #8]
 80002e2:	4770      	bx	lr
 80002e4:	f023 0301 	bic.w	r3, r3, #1
 80002e8:	e7fa      	b.n	80002e0 <ADC_Cmd+0x8>

080002ea <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80002ea:	2909      	cmp	r1, #9
{
 80002ec:	b570      	push	{r4, r5, r6, lr}
  if (ADC_Channel > ADC_Channel_9)
 80002ee:	d91b      	bls.n	8000328 <ADC_RegularChannelConfig+0x3e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80002f0:	2607      	movs	r6, #7
 80002f2:	f1a1 040a 	sub.w	r4, r1, #10
    tmpreg1 = ADCx->SMPR1;
 80002f6:	68c5      	ldr	r5, [r0, #12]
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80002f8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80002fc:	40a6      	lsls	r6, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80002fe:	ea25 0506 	bic.w	r5, r5, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000302:	fa03 f404 	lsl.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000306:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000308:	60c4      	str	r4, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800030a:	2a06      	cmp	r2, #6
 800030c:	d818      	bhi.n	8000340 <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800030e:	241f      	movs	r4, #31
 8000310:	3a01      	subs	r2, #1
    tmpreg1 = ADCx->SQR3;
 8000312:	6b43      	ldr	r3, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000314:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000318:	4094      	lsls	r4, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800031a:	ea23 0304 	bic.w	r3, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800031e:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000322:	431a      	orrs	r2, r3
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000324:	6342      	str	r2, [r0, #52]	; 0x34
 8000326:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000328:	2407      	movs	r4, #7
    tmpreg1 = ADCx->SMPR2;
 800032a:	6905      	ldr	r5, [r0, #16]
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800032c:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8000330:	40b4      	lsls	r4, r6
    tmpreg1 &= ~tmpreg2;
 8000332:	ea25 0504 	bic.w	r5, r5, r4
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000336:	fa03 f406 	lsl.w	r4, r3, r6
    tmpreg1 |= tmpreg2;
 800033a:	432c      	orrs	r4, r5
    ADCx->SMPR2 = tmpreg1;
 800033c:	6104      	str	r4, [r0, #16]
 800033e:	e7e4      	b.n	800030a <ADC_RegularChannelConfig+0x20>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000340:	2a0c      	cmp	r2, #12
 8000342:	d80c      	bhi.n	800035e <ADC_RegularChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000344:	241f      	movs	r4, #31
 8000346:	3a07      	subs	r2, #7
    tmpreg1 = ADCx->SQR2;
 8000348:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800034a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800034e:	4094      	lsls	r4, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000350:	ea23 0304 	bic.w	r3, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000354:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000358:	431a      	orrs	r2, r3
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800035a:	6302      	str	r2, [r0, #48]	; 0x30
 800035c:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800035e:	241f      	movs	r4, #31
 8000360:	3a0d      	subs	r2, #13
    tmpreg1 = ADCx->SQR1;
 8000362:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000364:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000368:	4094      	lsls	r4, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800036a:	ea23 0304 	bic.w	r3, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800036e:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000370:	4319      	orrs	r1, r3
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000372:	62c1      	str	r1, [r0, #44]	; 0x2c
 8000374:	bd70      	pop	{r4, r5, r6, pc}

08000376 <ADC_SoftwareStartConv>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000376:	6883      	ldr	r3, [r0, #8]
 8000378:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800037c:	6083      	str	r3, [r0, #8]
 800037e:	4770      	bx	lr

08000380 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000380:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8000382:	b280      	uxth	r0, r0
 8000384:	4770      	bx	lr

08000386 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000386:	6803      	ldr	r3, [r0, #0]
 8000388:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 800038a:	bf14      	ite	ne
 800038c:	2001      	movne	r0, #1
 800038e:	2000      	moveq	r0, #0
 8000390:	4770      	bx	lr
	...

08000394 <DAC_Init>:

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000394:	f640 73fe 	movw	r3, #4094	; 0xffe
{
 8000398:	b530      	push	{r4, r5, lr}
  tmpreg1 = DAC->CR;
 800039a:	4c08      	ldr	r4, [pc, #32]	; (80003bc <DAC_Init+0x28>)
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 800039c:	4083      	lsls	r3, r0
  tmpreg1 = DAC->CR;
 800039e:	6822      	ldr	r2, [r4, #0]
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80003a0:	ea22 0203 	bic.w	r2, r2, r3
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80003a4:	e891 0028 	ldmia.w	r1, {r3, r5}
 80003a8:	432b      	orrs	r3, r5
 80003aa:	688d      	ldr	r5, [r1, #8]
 80003ac:	68c9      	ldr	r1, [r1, #12]
 80003ae:	432b      	orrs	r3, r5
 80003b0:	430b      	orrs	r3, r1
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80003b2:	fa03 f000 	lsl.w	r0, r3, r0
 80003b6:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80003b8:	6020      	str	r0, [r4, #0]
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	40007400 	.word	0x40007400

080003c0 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80003c0:	4a06      	ldr	r2, [pc, #24]	; (80003dc <DAC_Cmd+0x1c>)
 80003c2:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003c4:	b121      	cbz	r1, 80003d0 <DAC_Cmd+0x10>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 80003c6:	6811      	ldr	r1, [r2, #0]
 80003c8:	4083      	lsls	r3, r0
 80003ca:	430b      	orrs	r3, r1
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 80003cc:	6013      	str	r3, [r2, #0]
 80003ce:	4770      	bx	lr
 80003d0:	6811      	ldr	r1, [r2, #0]
 80003d2:	4083      	lsls	r3, r0
 80003d4:	ea21 0303 	bic.w	r3, r1, r3
 80003d8:	e7f8      	b.n	80003cc <DAC_Cmd+0xc>
 80003da:	bf00      	nop
 80003dc:	40007400 	.word	0x40007400

080003e0 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80003e0:	4a06      	ldr	r2, [pc, #24]	; (80003fc <DAC_DMACmd+0x1c>)
 80003e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003e6:	b121      	cbz	r1, 80003f2 <DAC_DMACmd+0x12>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 80003e8:	6811      	ldr	r1, [r2, #0]
 80003ea:	4083      	lsls	r3, r0
 80003ec:	430b      	orrs	r3, r1
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 80003ee:	6013      	str	r3, [r2, #0]
 80003f0:	4770      	bx	lr
 80003f2:	6811      	ldr	r1, [r2, #0]
 80003f4:	4083      	lsls	r3, r0
 80003f6:	ea21 0303 	bic.w	r3, r1, r3
 80003fa:	e7f8      	b.n	80003ee <DAC_DMACmd+0xe>
 80003fc:	40007400 	.word	0x40007400

08000400 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000400:	6803      	ldr	r3, [r0, #0]
 8000402:	f023 0301 	bic.w	r3, r3, #1
 8000406:	6003      	str	r3, [r0, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000408:	2300      	movs	r3, #0
 800040a:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 800040c:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 800040e:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000410:	60c3      	str	r3, [r0, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000412:	6103      	str	r3, [r0, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000414:	2321      	movs	r3, #33	; 0x21
 8000416:	6143      	str	r3, [r0, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000418:	4b2a      	ldr	r3, [pc, #168]	; (80004c4 <DMA_DeInit+0xc4>)
 800041a:	4298      	cmp	r0, r3
 800041c:	d103      	bne.n	8000426 <DMA_DeInit+0x26>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 800041e:	223d      	movs	r2, #61	; 0x3d
 8000420:	f843 2c08 	str.w	r2, [r3, #-8]
 8000424:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream1)
 8000426:	4b28      	ldr	r3, [pc, #160]	; (80004c8 <DMA_DeInit+0xc8>)
 8000428:	4298      	cmp	r0, r3
 800042a:	d104      	bne.n	8000436 <DMA_DeInit+0x36>
  }
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 800042c:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000430:	f843 2c20 	str.w	r2, [r3, #-32]
 8000434:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream2)
 8000436:	4b25      	ldr	r3, [pc, #148]	; (80004cc <DMA_DeInit+0xcc>)
 8000438:	4298      	cmp	r0, r3
 800043a:	d104      	bne.n	8000446 <DMA_DeInit+0x46>
  }
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 800043c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000440:	f843 2c38 	str.w	r2, [r3, #-56]
 8000444:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream3)
 8000446:	4b22      	ldr	r3, [pc, #136]	; (80004d0 <DMA_DeInit+0xd0>)
 8000448:	4298      	cmp	r0, r3
 800044a:	d104      	bne.n	8000456 <DMA_DeInit+0x56>
  }
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 800044c:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000450:	f843 2c50 	str.w	r2, [r3, #-80]
 8000454:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream4)
 8000456:	4b1f      	ldr	r3, [pc, #124]	; (80004d4 <DMA_DeInit+0xd4>)
 8000458:	4298      	cmp	r0, r3
 800045a:	d103      	bne.n	8000464 <DMA_DeInit+0x64>
  }
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800045c:	4a1e      	ldr	r2, [pc, #120]	; (80004d8 <DMA_DeInit+0xd8>)
 800045e:	f843 2c64 	str.w	r2, [r3, #-100]
 8000462:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream5)
 8000464:	4b1d      	ldr	r3, [pc, #116]	; (80004dc <DMA_DeInit+0xdc>)
 8000466:	4298      	cmp	r0, r3
 8000468:	d103      	bne.n	8000472 <DMA_DeInit+0x72>
  }
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800046a:	4a1d      	ldr	r2, [pc, #116]	; (80004e0 <DMA_DeInit+0xe0>)
 800046c:	f843 2c7c 	str.w	r2, [r3, #-124]
 8000470:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream6)
 8000472:	4b1c      	ldr	r3, [pc, #112]	; (80004e4 <DMA_DeInit+0xe4>)
 8000474:	4298      	cmp	r0, r3
 8000476:	d103      	bne.n	8000480 <DMA_DeInit+0x80>
  }
  else if (DMAy_Streamx == DMA2_Stream6)
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000478:	4a1b      	ldr	r2, [pc, #108]	; (80004e8 <DMA_DeInit+0xe8>)
 800047a:	f843 2c94 	str.w	r2, [r3, #-148]
 800047e:	4770      	bx	lr
  else if (DMAy_Streamx == DMA1_Stream7)
 8000480:	4b1a      	ldr	r3, [pc, #104]	; (80004ec <DMA_DeInit+0xec>)
 8000482:	4298      	cmp	r0, r3
 8000484:	d104      	bne.n	8000490 <DMA_DeInit+0x90>
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000486:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 800048a:	f843 2cac 	str.w	r2, [r3, #-172]
    }
  }
}
 800048e:	e017      	b.n	80004c0 <DMA_DeInit+0xc0>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000490:	4b17      	ldr	r3, [pc, #92]	; (80004f0 <DMA_DeInit+0xf0>)
 8000492:	4298      	cmp	r0, r3
 8000494:	d0c3      	beq.n	800041e <DMA_DeInit+0x1e>
  else if (DMAy_Streamx == DMA2_Stream1)
 8000496:	4b17      	ldr	r3, [pc, #92]	; (80004f4 <DMA_DeInit+0xf4>)
 8000498:	4298      	cmp	r0, r3
 800049a:	d0c7      	beq.n	800042c <DMA_DeInit+0x2c>
  else if (DMAy_Streamx == DMA2_Stream2)
 800049c:	4b16      	ldr	r3, [pc, #88]	; (80004f8 <DMA_DeInit+0xf8>)
 800049e:	4298      	cmp	r0, r3
 80004a0:	d0cc      	beq.n	800043c <DMA_DeInit+0x3c>
  else if (DMAy_Streamx == DMA2_Stream3)
 80004a2:	4b16      	ldr	r3, [pc, #88]	; (80004fc <DMA_DeInit+0xfc>)
 80004a4:	4298      	cmp	r0, r3
 80004a6:	d0d1      	beq.n	800044c <DMA_DeInit+0x4c>
  else if (DMAy_Streamx == DMA2_Stream4)
 80004a8:	4b15      	ldr	r3, [pc, #84]	; (8000500 <DMA_DeInit+0x100>)
 80004aa:	4298      	cmp	r0, r3
 80004ac:	d0d6      	beq.n	800045c <DMA_DeInit+0x5c>
  else if (DMAy_Streamx == DMA2_Stream5)
 80004ae:	4b15      	ldr	r3, [pc, #84]	; (8000504 <DMA_DeInit+0x104>)
 80004b0:	4298      	cmp	r0, r3
 80004b2:	d0da      	beq.n	800046a <DMA_DeInit+0x6a>
  else if (DMAy_Streamx == DMA2_Stream6)
 80004b4:	4b14      	ldr	r3, [pc, #80]	; (8000508 <DMA_DeInit+0x108>)
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d0de      	beq.n	8000478 <DMA_DeInit+0x78>
    if (DMAy_Streamx == DMA2_Stream7)
 80004ba:	4b14      	ldr	r3, [pc, #80]	; (800050c <DMA_DeInit+0x10c>)
 80004bc:	4298      	cmp	r0, r3
 80004be:	d0e2      	beq.n	8000486 <DMA_DeInit+0x86>
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	40026010 	.word	0x40026010
 80004c8:	40026028 	.word	0x40026028
 80004cc:	40026040 	.word	0x40026040
 80004d0:	40026058 	.word	0x40026058
 80004d4:	40026070 	.word	0x40026070
 80004d8:	2000003d 	.word	0x2000003d
 80004dc:	40026088 	.word	0x40026088
 80004e0:	20000f40 	.word	0x20000f40
 80004e4:	400260a0 	.word	0x400260a0
 80004e8:	203d0000 	.word	0x203d0000
 80004ec:	400260b8 	.word	0x400260b8
 80004f0:	40026410 	.word	0x40026410
 80004f4:	40026428 	.word	0x40026428
 80004f8:	40026440 	.word	0x40026440
 80004fc:	40026458 	.word	0x40026458
 8000500:	40026470 	.word	0x40026470
 8000504:	40026488 	.word	0x40026488
 8000508:	400264a0 	.word	0x400264a0
 800050c:	400264b8 	.word	0x400264b8

08000510 <DMA_Init>:
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000510:	6803      	ldr	r3, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000512:	4a13      	ldr	r2, [pc, #76]	; (8000560 <DMA_Init+0x50>)
{
 8000514:	b510      	push	{r4, lr}
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000516:	401a      	ands	r2, r3
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000518:	68cc      	ldr	r4, [r1, #12]
 800051a:	680b      	ldr	r3, [r1, #0]
 800051c:	4323      	orrs	r3, r4
 800051e:	694c      	ldr	r4, [r1, #20]
 8000520:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000522:	698c      	ldr	r4, [r1, #24]
 8000524:	4323      	orrs	r3, r4
 8000526:	69cc      	ldr	r4, [r1, #28]
 8000528:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800052a:	6a0c      	ldr	r4, [r1, #32]
 800052c:	4323      	orrs	r3, r4
 800052e:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8000530:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000532:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8000534:	4323      	orrs	r3, r4
 8000536:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8000538:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800053a:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 800053c:	4323      	orrs	r3, r4
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800053e:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000540:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000542:	6942      	ldr	r2, [r0, #20]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000544:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8000546:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000548:	f022 0207 	bic.w	r2, r2, #7
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800054c:	4323      	orrs	r3, r4
 800054e:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000550:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000552:	690b      	ldr	r3, [r1, #16]
 8000554:	6043      	str	r3, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000556:	684b      	ldr	r3, [r1, #4]
 8000558:	6083      	str	r3, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800055a:	688b      	ldr	r3, [r1, #8]
 800055c:	60c3      	str	r3, [r0, #12]
 800055e:	bd10      	pop	{r4, pc}
 8000560:	f01c803f 	.word	0xf01c803f

08000564 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000564:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000566:	b119      	cbz	r1, 8000570 <DMA_Cmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000568:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800056c:	6003      	str	r3, [r0, #0]
 800056e:	4770      	bx	lr
 8000570:	f023 0301 	bic.w	r3, r3, #1
 8000574:	e7fa      	b.n	800056c <DMA_Cmd+0x8>

08000576 <DMA_FlowControllerConfig>:

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 8000576:	6803      	ldr	r3, [r0, #0]
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 8000578:	b119      	cbz	r1, 8000582 <DMA_FlowControllerConfig+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 800057a:	f043 0320 	orr.w	r3, r3, #32
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 800057e:	6003      	str	r3, [r0, #0]
 8000580:	4770      	bx	lr
 8000582:	f023 0320 	bic.w	r3, r3, #32
 8000586:	e7fa      	b.n	800057e <DMA_FlowControllerConfig+0x8>

08000588 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000588:	060b      	lsls	r3, r1, #24
 800058a:	d512      	bpl.n	80005b2 <DMA_ITConfig+0x2a>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 800058c:	6943      	ldr	r3, [r0, #20]
    if (NewState != DISABLE)
 800058e:	b152      	cbz	r2, 80005a6 <DMA_ITConfig+0x1e>
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000590:	f043 0380 	orr.w	r3, r3, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000594:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000596:	6143      	str	r3, [r0, #20]
  if (DMA_IT != DMA_IT_FE)
 8000598:	d004      	beq.n	80005a4 <DMA_ITConfig+0x1c>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 800059a:	6803      	ldr	r3, [r0, #0]
 800059c:	f001 011e 	and.w	r1, r1, #30
 80005a0:	4319      	orrs	r1, r3
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80005a2:	6001      	str	r1, [r0, #0]
 80005a4:	4770      	bx	lr
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80005a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  if (DMA_IT != DMA_IT_FE)
 80005aa:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80005ac:	6143      	str	r3, [r0, #20]
  if (DMA_IT != DMA_IT_FE)
 80005ae:	d104      	bne.n	80005ba <DMA_ITConfig+0x32>
 80005b0:	4770      	bx	lr
 80005b2:	2980      	cmp	r1, #128	; 0x80
 80005b4:	d0f6      	beq.n	80005a4 <DMA_ITConfig+0x1c>
    if (NewState != DISABLE)
 80005b6:	2a00      	cmp	r2, #0
 80005b8:	d1ef      	bne.n	800059a <DMA_ITConfig+0x12>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80005ba:	6803      	ldr	r3, [r0, #0]
 80005bc:	f001 011e 	and.w	r1, r1, #30
 80005c0:	ea23 0101 	bic.w	r1, r3, r1
 80005c4:	e7ed      	b.n	80005a2 <DMA_ITConfig+0x1a>
	...

080005c8 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80005c8:	b510      	push	{r4, lr}
    DMAy = DMA1; 
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <DMA_ClearITPendingBit+0x24>)
 80005cc:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <DMA_ClearITPendingBit+0x28>)
 80005ce:	4c09      	ldr	r4, [pc, #36]	; (80005f4 <DMA_ClearITPendingBit+0x2c>)
 80005d0:	42a0      	cmp	r0, r4
 80005d2:	bf94      	ite	ls
 80005d4:	4618      	movls	r0, r3
 80005d6:	4610      	movhi	r0, r2
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80005d8:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 80005dc:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 80005e0:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80005e4:	bf14      	ite	ne
 80005e6:	60c1      	strne	r1, [r0, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80005e8:	6081      	streq	r1, [r0, #8]
 80005ea:	bd10      	pop	{r4, pc}
 80005ec:	40026400 	.word	0x40026400
 80005f0:	40026000 	.word	0x40026000
 80005f4:	4002640f 	.word	0x4002640f

080005f8 <DMA_ClearFlag>:
 80005f8:	f7ff bfe6 	b.w	80005c8 <DMA_ClearITPendingBit>

080005fc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80005fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000600:	2200      	movs	r2, #0
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000602:	2601      	movs	r6, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000604:	2403      	movs	r4, #3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000606:	680d      	ldr	r5, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 8000608:	fa06 fc02 	lsl.w	ip, r6, r2
    if (currentpin == pos)
 800060c:	ea3c 0305 	bics.w	r3, ip, r5
 8000610:	d13d      	bne.n	800068e <GPIO_Init+0x92>
 8000612:	0057      	lsls	r7, r2, #1
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000614:	fa04 f307 	lsl.w	r3, r4, r7
 8000618:	43db      	mvns	r3, r3
 800061a:	f8d0 e000 	ldr.w	lr, [r0]
 800061e:	ea0e 0e03 	and.w	lr, lr, r3
 8000622:	f8c0 e000 	str.w	lr, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000626:	f891 e004 	ldrb.w	lr, [r1, #4]
 800062a:	f8d0 9000 	ldr.w	r9, [r0]
 800062e:	fa0e f807 	lsl.w	r8, lr, r7

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000632:	f10e 3eff 	add.w	lr, lr, #4294967295
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000636:	ea48 0809 	orr.w	r8, r8, r9
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800063a:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800063e:	f8c0 8000 	str.w	r8, [r0]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000642:	d817      	bhi.n	8000674 <GPIO_Init+0x78>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000644:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8000648:	ea03 030e 	and.w	r3, r3, lr
 800064c:	6083      	str	r3, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800064e:	794b      	ldrb	r3, [r1, #5]
 8000650:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8000654:	40bb      	lsls	r3, r7
 8000656:	ea43 030e 	orr.w	r3, r3, lr
 800065a:	6083      	str	r3, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800065c:	6843      	ldr	r3, [r0, #4]
 800065e:	ea23 030c 	bic.w	r3, r3, ip
 8000662:	6043      	str	r3, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000664:	798b      	ldrb	r3, [r1, #6]
 8000666:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800066a:	4093      	lsls	r3, r2
 800066c:	b29b      	uxth	r3, r3
 800066e:	ea43 030e 	orr.w	r3, r3, lr
 8000672:	6043      	str	r3, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000674:	68c3      	ldr	r3, [r0, #12]
 8000676:	fa04 fe07 	lsl.w	lr, r4, r7
 800067a:	ea23 030e 	bic.w	r3, r3, lr
 800067e:	60c3      	str	r3, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000680:	79cb      	ldrb	r3, [r1, #7]
 8000682:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8000686:	40bb      	lsls	r3, r7
 8000688:	ea43 030e 	orr.w	r3, r3, lr
 800068c:	60c3      	str	r3, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800068e:	3201      	adds	r2, #1
 8000690:	2a10      	cmp	r2, #16
 8000692:	d1b9      	bne.n	8000608 <GPIO_Init+0xc>
    }
  }
}
 8000694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000698 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000698:	6903      	ldr	r3, [r0, #16]
 800069a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800069c:	bf14      	ite	ne
 800069e:	2001      	movne	r0, #1
 80006a0:	2000      	moveq	r0, #0
 80006a2:	4770      	bx	lr

080006a4 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80006a4:	8301      	strh	r1, [r0, #24]
 80006a6:	4770      	bx	lr

080006a8 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80006a8:	8341      	strh	r1, [r0, #26]
 80006aa:	4770      	bx	lr

080006ac <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80006ac:	b510      	push	{r4, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006ae:	240f      	movs	r4, #15
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006b0:	f001 0307 	and.w	r3, r1, #7
 80006b4:	08c9      	lsrs	r1, r1, #3
 80006b6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006ba:	6a01      	ldr	r1, [r0, #32]
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006bc:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006be:	409c      	lsls	r4, r3
 80006c0:	ea21 0104 	bic.w	r1, r1, r4
 80006c4:	6201      	str	r1, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80006c6:	6a01      	ldr	r1, [r0, #32]
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006c8:	409a      	lsls	r2, r3
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80006ca:	430a      	orrs	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80006cc:	6202      	str	r2, [r0, #32]
 80006ce:	bd10      	pop	{r4, pc}

080006d0 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 80006d0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 80006d2:	4b14      	ldr	r3, [pc, #80]	; (8000724 <I2C_DeInit+0x54>)
 80006d4:	4298      	cmp	r0, r3
 80006d6:	d10b      	bne.n	80006f0 <I2C_DeInit+0x20>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80006d8:	2101      	movs	r1, #1
 80006da:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80006de:	f000 f971 	bl	80009c4 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 80006e2:	2100      	movs	r1, #0
 80006e4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 80006e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 80006ec:	f000 b96a 	b.w	80009c4 <RCC_APB1PeriphResetCmd>
  else if (I2Cx == I2C2)
 80006f0:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <I2C_DeInit+0x58>)
 80006f2:	4298      	cmp	r0, r3
 80006f4:	d108      	bne.n	8000708 <I2C_DeInit+0x38>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80006f6:	2101      	movs	r1, #1
 80006f8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80006fc:	f000 f962 	bl	80009c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8000700:	2100      	movs	r1, #0
 8000702:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000706:	e7ef      	b.n	80006e8 <I2C_DeInit+0x18>
    if (I2Cx == I2C3)
 8000708:	4b08      	ldr	r3, [pc, #32]	; (800072c <I2C_DeInit+0x5c>)
 800070a:	4298      	cmp	r0, r3
 800070c:	d108      	bne.n	8000720 <I2C_DeInit+0x50>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 800070e:	2101      	movs	r1, #1
 8000710:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000714:	f000 f956 	bl	80009c4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8000718:	2100      	movs	r1, #0
 800071a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800071e:	e7e3      	b.n	80006e8 <I2C_DeInit+0x18>
 8000720:	bd08      	pop	{r3, pc}
 8000722:	bf00      	nop
 8000724:	40005400 	.word	0x40005400
 8000728:	40005800 	.word	0x40005800
 800072c:	40005c00 	.word	0x40005c00

08000730 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000730:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000732:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8000734:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8000736:	4668      	mov	r0, sp
{
 8000738:	460d      	mov	r5, r1
  RCC_GetClocksFreq(&rcc_clocks);
 800073a:	f000 f8db 	bl	80008f4 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 800073e:	9a02      	ldr	r2, [sp, #8]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000740:	492d      	ldr	r1, [pc, #180]	; (80007f8 <I2C_Init+0xc8>)
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8000742:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000746:	fbb2 f1f1 	udiv	r1, r2, r1
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 800074a:	0436      	lsls	r6, r6, #16
 800074c:	0c36      	lsrs	r6, r6, #16
  freqrange = (uint16_t)(pclk1 / 1000000);
 800074e:	b288      	uxth	r0, r1
  tmpreg |= freqrange;
 8000750:	4306      	orrs	r6, r0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8000752:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000754:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8000756:	4e29      	ldr	r6, [pc, #164]	; (80007fc <I2C_Init+0xcc>)
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000758:	f023 0301 	bic.w	r3, r3, #1
 800075c:	041b      	lsls	r3, r3, #16
 800075e:	0c1b      	lsrs	r3, r3, #16
 8000760:	8023      	strh	r3, [r4, #0]
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8000762:	682b      	ldr	r3, [r5, #0]
 8000764:	42b3      	cmp	r3, r6
 8000766:	d823      	bhi.n	80007b0 <I2C_Init+0x80>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	fbb2 f3f3 	udiv	r3, r2, r3
 800076e:	b29b      	uxth	r3, r3
 8000770:	2b04      	cmp	r3, #4
 8000772:	bf38      	it	cc
 8000774:	2304      	movcc	r3, #4
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8000776:	3001      	adds	r0, #1
 8000778:	b280      	uxth	r0, r0
 800077a:	8420      	strh	r0, [r4, #32]
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 800077c:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 800077e:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000780:	88aa      	ldrh	r2, [r5, #4]
  I2Cx->CR1 |= I2C_CR1_PE;
 8000782:	b29b      	uxth	r3, r3
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	8023      	strh	r3, [r4, #0]
  tmpreg = I2Cx->CR1;
 800078a:	8823      	ldrh	r3, [r4, #0]
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800078c:	8969      	ldrh	r1, [r5, #10]
  tmpreg &= CR1_CLEAR_MASK;
 800078e:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8000792:	f023 0302 	bic.w	r3, r3, #2
 8000796:	041b      	lsls	r3, r3, #16
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000798:	430a      	orrs	r2, r1
  tmpreg &= CR1_CLEAR_MASK;
 800079a:	0c1b      	lsrs	r3, r3, #16
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800079c:	4313      	orrs	r3, r2
 800079e:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80007a0:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80007a2:	892a      	ldrh	r2, [r5, #8]
 80007a4:	89ab      	ldrh	r3, [r5, #12]
 80007a6:	4313      	orrs	r3, r2
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	8123      	strh	r3, [r4, #8]
}
 80007ac:	b004      	add	sp, #16
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80007b0:	f64b 70ff 	movw	r0, #49151	; 0xbfff
 80007b4:	88ee      	ldrh	r6, [r5, #6]
 80007b6:	4286      	cmp	r6, r0
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80007b8:	bf1b      	ittet	ne
 80007ba:	2019      	movne	r0, #25
 80007bc:	4343      	mulne	r3, r0
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80007be:	eb03 0343 	addeq.w	r3, r3, r3, lsl #1
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80007c2:	fbb2 f3f3 	udivne	r3, r2, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80007c6:	bf0b      	itete	eq
 80007c8:	fbb2 f3f3 	udiveq	r3, r2, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80007cc:	b29b      	uxthne	r3, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80007ce:	b29b      	uxtheq	r3, r3
      result |= I2C_DutyCycle_16_9;
 80007d0:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
    if ((result & I2C_CCR_CCR) == 0)
 80007d4:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80007d8:	b90a      	cbnz	r2, 80007de <I2C_Init+0xae>
      result |= (uint16_t)0x0001;  
 80007da:	f043 0301 	orr.w	r3, r3, #1
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80007de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80007e2:	434a      	muls	r2, r1
 80007e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80007e8:	fb92 f2f1 	sdiv	r2, r2, r1
 80007ec:	3201      	adds	r2, #1
 80007ee:	b292      	uxth	r2, r2
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 80007f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80007f4:	8422      	strh	r2, [r4, #32]
 80007f6:	e7c1      	b.n	800077c <I2C_Init+0x4c>
 80007f8:	000f4240 	.word	0x000f4240
 80007fc:	000186a0 	.word	0x000186a0

08000800 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000800:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8000802:	b121      	cbz	r1, 800080e <I2C_Cmd+0xe>
    I2Cx->CR1 |= I2C_CR1_PE;
 8000804:	b29b      	uxth	r3, r3
 8000806:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800080a:	8003      	strh	r3, [r0, #0]
 800080c:	4770      	bx	lr
 800080e:	f023 0301 	bic.w	r3, r3, #1
 8000812:	041b      	lsls	r3, r3, #16
 8000814:	0c1b      	lsrs	r3, r3, #16
 8000816:	e7f8      	b.n	800080a <I2C_Cmd+0xa>

08000818 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8000818:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 800081a:	b121      	cbz	r1, 8000826 <I2C_GenerateSTART+0xe>
    I2Cx->CR1 |= I2C_CR1_START;
 800081c:	b29b      	uxth	r3, r3
 800081e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8000822:	8003      	strh	r3, [r0, #0]
 8000824:	4770      	bx	lr
 8000826:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800082a:	041b      	lsls	r3, r3, #16
 800082c:	0c1b      	lsrs	r3, r3, #16
 800082e:	e7f8      	b.n	8000822 <I2C_GenerateSTART+0xa>

08000830 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000830:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8000832:	b121      	cbz	r1, 800083e <I2C_GenerateSTOP+0xe>
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000834:	b29b      	uxth	r3, r3
 8000836:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 800083a:	8003      	strh	r3, [r0, #0]
 800083c:	4770      	bx	lr
 800083e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000842:	041b      	lsls	r3, r3, #16
 8000844:	0c1b      	lsrs	r3, r3, #16
 8000846:	e7f8      	b.n	800083a <I2C_GenerateSTOP+0xa>

08000848 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8000848:	b122      	cbz	r2, 8000854 <I2C_Send7bitAddress+0xc>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 800084a:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
  }
  /* Send the address */
  I2Cx->DR = Address;
 800084e:	b289      	uxth	r1, r1
 8000850:	8201      	strh	r1, [r0, #16]
 8000852:	4770      	bx	lr
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8000854:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8000858:	e7f9      	b.n	800084e <I2C_Send7bitAddress+0x6>

0800085a <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 800085a:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 800085c:	b121      	cbz	r1, 8000868 <I2C_AcknowledgeConfig+0xe>
    I2Cx->CR1 |= I2C_CR1_ACK;
 800085e:	b29b      	uxth	r3, r3
 8000860:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8000864:	8003      	strh	r3, [r0, #0]
 8000866:	4770      	bx	lr
 8000868:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800086c:	041b      	lsls	r3, r3, #16
 800086e:	0c1b      	lsrs	r3, r3, #16
 8000870:	e7f8      	b.n	8000864 <I2C_AcknowledgeConfig+0xa>

08000872 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8000872:	8201      	strh	r1, [r0, #16]
 8000874:	4770      	bx	lr

08000876 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8000876:	8a00      	ldrh	r0, [r0, #16]
}
 8000878:	b2c0      	uxtb	r0, r0
 800087a:	4770      	bx	lr

0800087c <I2C_GetFlagStatus>:
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800087c:	2300      	movs	r3, #0
{
 800087e:	b082      	sub	sp, #8
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8000884:	0f0b      	lsrs	r3, r1, #28
  i2cxbase = (uint32_t)I2Cx;
 8000886:	9001      	str	r0, [sp, #4]
  i2creg = I2C_FLAG >> 28;
 8000888:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
  
  if(i2creg != 0)
 800088a:	9b00      	ldr	r3, [sp, #0]
  I2C_FLAG &= FLAG_MASK;
 800088c:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  if(i2creg != 0)
 8000890:	b153      	cbz	r3, 80008a8 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8000892:	9b01      	ldr	r3, [sp, #4]
 8000894:	3314      	adds	r3, #20
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8000896:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8000898:	9b01      	ldr	r3, [sp, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 800089e:	bf14      	ite	ne
 80008a0:	2001      	movne	r0, #1
 80008a2:	2000      	moveq	r0, #0
 80008a4:	b002      	add	sp, #8
 80008a6:	4770      	bx	lr
    i2cxbase += 0x18;
 80008a8:	9b01      	ldr	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80008aa:	0c09      	lsrs	r1, r1, #16
    i2cxbase += 0x18;
 80008ac:	3318      	adds	r3, #24
 80008ae:	e7f2      	b.n	8000896 <I2C_GetFlagStatus+0x1a>

080008b0 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 80008b0:	4b01      	ldr	r3, [pc, #4]	; (80008b8 <IWDG_WriteAccessCmd+0x8>)
 80008b2:	6018      	str	r0, [r3, #0]
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40003000 	.word	0x40003000

080008bc <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 80008bc:	4b01      	ldr	r3, [pc, #4]	; (80008c4 <IWDG_SetPrescaler+0x8>)
 80008be:	6058      	str	r0, [r3, #4]
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	40003000 	.word	0x40003000

080008c8 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 80008c8:	4b01      	ldr	r3, [pc, #4]	; (80008d0 <IWDG_SetReload+0x8>)
 80008ca:	6098      	str	r0, [r3, #8]
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40003000 	.word	0x40003000

080008d4 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_RELOAD;
 80008d4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80008d8:	4b01      	ldr	r3, [pc, #4]	; (80008e0 <IWDG_ReloadCounter+0xc>)
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40003000 	.word	0x40003000

080008e4 <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_ENABLE;
 80008e4:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80008e8:	4b01      	ldr	r3, [pc, #4]	; (80008f0 <IWDG_Enable+0xc>)
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	40003000 	.word	0x40003000

080008f4 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80008f4:	4a1d      	ldr	r2, [pc, #116]	; (800096c <RCC_GetClocksFreq+0x78>)
{
 80008f6:	b510      	push	{r4, lr}
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80008f8:	6893      	ldr	r3, [r2, #8]
 80008fa:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80008fe:	2b04      	cmp	r3, #4
 8000900:	d01a      	beq.n	8000938 <RCC_GetClocksFreq+0x44>
 8000902:	2b08      	cmp	r3, #8
 8000904:	d01a      	beq.n	800093c <RCC_GetClocksFreq+0x48>
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <RCC_GetClocksFreq+0x7c>)
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000908:	4a18      	ldr	r2, [pc, #96]	; (800096c <RCC_GetClocksFreq+0x78>)
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800090a:	6003      	str	r3, [r0, #0]
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800090c:	6893      	ldr	r3, [r2, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800090e:	4919      	ldr	r1, [pc, #100]	; (8000974 <RCC_GetClocksFreq+0x80>)
  tmp = tmp >> 4;
 8000910:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8000914:	5ccc      	ldrb	r4, [r1, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000916:	6803      	ldr	r3, [r0, #0]
 8000918:	40e3      	lsrs	r3, r4
 800091a:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800091c:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 800091e:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8000922:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000924:	fa23 f404 	lsr.w	r4, r3, r4
 8000928:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800092a:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
 800092c:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 8000930:	5c8a      	ldrb	r2, [r1, r2]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000932:	40d3      	lsrs	r3, r2
 8000934:	60c3      	str	r3, [r0, #12]
 8000936:	bd10      	pop	{r4, pc}
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000938:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <RCC_GetClocksFreq+0x84>)
 800093a:	e7e5      	b.n	8000908 <RCC_GetClocksFreq+0x14>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800093c:	6854      	ldr	r4, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800093e:	6851      	ldr	r1, [r2, #4]
      if (pllsource != 0)
 8000940:	0263      	lsls	r3, r4, #9
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000942:	bf4c      	ite	mi
 8000944:	4b0c      	ldrmi	r3, [pc, #48]	; (8000978 <RCC_GetClocksFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000946:	4b0a      	ldrpl	r3, [pc, #40]	; (8000970 <RCC_GetClocksFreq+0x7c>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000948:	f001 013f 	and.w	r1, r1, #63	; 0x3f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800094c:	fbb3 f3f1 	udiv	r3, r3, r1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000950:	6852      	ldr	r2, [r2, #4]
 8000952:	f3c2 1288 	ubfx	r2, r2, #6, #9
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000956:	4353      	muls	r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000958:	4a04      	ldr	r2, [pc, #16]	; (800096c <RCC_GetClocksFreq+0x78>)
 800095a:	6852      	ldr	r2, [r2, #4]
 800095c:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8000960:	3201      	adds	r2, #1
 8000962:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000964:	fbb3 f3f2 	udiv	r3, r3, r2
 8000968:	e7ce      	b.n	8000908 <RCC_GetClocksFreq+0x14>
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800
 8000970:	00f42400 	.word	0x00f42400
 8000974:	20000000 	.word	0x20000000
 8000978:	017d7840 	.word	0x017d7840

0800097c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800097c:	4b04      	ldr	r3, [pc, #16]	; (8000990 <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800097e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  if (NewState != DISABLE)
 8000980:	b111      	cbz	r1, 8000988 <RCC_AHB1PeriphClockCmd+0xc>
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000982:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000984:	6318      	str	r0, [r3, #48]	; 0x30
 8000986:	4770      	bx	lr
 8000988:	ea22 0000 	bic.w	r0, r2, r0
 800098c:	e7fa      	b.n	8000984 <RCC_AHB1PeriphClockCmd+0x8>
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800

08000994 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000994:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000996:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (NewState != DISABLE)
 8000998:	b111      	cbz	r1, 80009a0 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 800099a:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800099c:	6418      	str	r0, [r3, #64]	; 0x40
 800099e:	4770      	bx	lr
 80009a0:	ea22 0000 	bic.w	r0, r2, r0
 80009a4:	e7fa      	b.n	800099c <RCC_APB1PeriphClockCmd+0x8>
 80009a6:	bf00      	nop
 80009a8:	40023800 	.word	0x40023800

080009ac <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80009ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (NewState != DISABLE)
 80009b0:	b111      	cbz	r1, 80009b8 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 80009b2:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80009b4:	6458      	str	r0, [r3, #68]	; 0x44
 80009b6:	4770      	bx	lr
 80009b8:	ea22 0000 	bic.w	r0, r2, r0
 80009bc:	e7fa      	b.n	80009b4 <RCC_APB2PeriphClockCmd+0x8>
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800

080009c4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80009c4:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80009c6:	6a1a      	ldr	r2, [r3, #32]
  if (NewState != DISABLE)
 80009c8:	b111      	cbz	r1, 80009d0 <RCC_APB1PeriphResetCmd+0xc>
    RCC->APB1RSTR |= RCC_APB1Periph;
 80009ca:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80009cc:	6218      	str	r0, [r3, #32]
 80009ce:	4770      	bx	lr
 80009d0:	ea22 0000 	bic.w	r0, r2, r0
 80009d4:	e7fa      	b.n	80009cc <RCC_APB1PeriphResetCmd+0x8>
 80009d6:	bf00      	nop
 80009d8:	40023800 	.word	0x40023800

080009dc <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80009dc:	4b04      	ldr	r3, [pc, #16]	; (80009f0 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80009de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  if (NewState != DISABLE)
 80009e0:	b111      	cbz	r1, 80009e8 <RCC_APB2PeriphResetCmd+0xc>
    RCC->APB2RSTR |= RCC_APB2Periph;
 80009e2:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80009e4:	6258      	str	r0, [r3, #36]	; 0x24
 80009e6:	4770      	bx	lr
 80009e8:	ea22 0000 	bic.w	r0, r2, r0
 80009ec:	e7fa      	b.n	80009e4 <RCC_APB2PeriphResetCmd+0x8>
 80009ee:	bf00      	nop
 80009f0:	40023800 	.word	0x40023800

080009f4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80009f4:	0942      	lsrs	r2, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80009f6:	2a01      	cmp	r2, #1
 80009f8:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <RCC_GetFlagStatus+0x24>)
 80009fa:	d107      	bne.n	8000a0c <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 80009fc:	681b      	ldr	r3, [r3, #0]
  {
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80009fe:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000a02:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000a06:	f000 0001 	and.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000a0c:	2a02      	cmp	r2, #2
    statusreg = RCC->BDCR;
 8000a0e:	bf0c      	ite	eq
 8000a10:	6f1b      	ldreq	r3, [r3, #112]	; 0x70
    statusreg = RCC->CSR;
 8000a12:	6f5b      	ldrne	r3, [r3, #116]	; 0x74
 8000a14:	e7f3      	b.n	80009fe <RCC_GetFlagStatus+0xa>
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000a1c:	4a02      	ldr	r2, [pc, #8]	; (8000a28 <RCC_ClearFlag+0xc>)
 8000a1e:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000a20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a24:	6753      	str	r3, [r2, #116]	; 0x74
 8000a26:	4770      	bx	lr
 8000a28:	40023800 	.word	0x40023800

08000a2c <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 8000a2c:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 8000a2e:	2101      	movs	r1, #1
 8000a30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000a34:	f7ff ffd2 	bl	80009dc <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
}
 8000a38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000a42:	f7ff bfcb 	b.w	80009dc <RCC_APB2PeriphResetCmd>
	...

08000a48 <SDIO_Init>:
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8000a48:	490a      	ldr	r1, [pc, #40]	; (8000a74 <SDIO_Init+0x2c>)
{
 8000a4a:	b510      	push	{r4, lr}
  tmpreg = SDIO->CLKCR;
 8000a4c:	684a      	ldr	r2, [r1, #4]
 8000a4e:	6883      	ldr	r3, [r0, #8]
 8000a50:	6844      	ldr	r4, [r0, #4]
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8000a52:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8000a56:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8000a5a:	4323      	orrs	r3, r4
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	68c2      	ldr	r2, [r0, #12]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	6802      	ldr	r2, [r0, #0]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	6902      	ldr	r2, [r0, #16]
 8000a68:	4313      	orrs	r3, r2
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8000a6a:	7d02      	ldrb	r2, [r0, #20]
 8000a6c:	4313      	orrs	r3, r2
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8000a6e:	604b      	str	r3, [r1, #4]
 8000a70:	bd10      	pop	{r4, pc}
 8000a72:	bf00      	nop
 8000a74:	40012c00 	.word	0x40012c00

08000a78 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8000a78:	4b01      	ldr	r3, [pc, #4]	; (8000a80 <SDIO_ClockCmd+0x8>)
 8000a7a:	6018      	str	r0, [r3, #0]
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	422580a0 	.word	0x422580a0

08000a84 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 8000a84:	4b01      	ldr	r3, [pc, #4]	; (8000a8c <SDIO_SetPowerState+0x8>)
 8000a86:	6018      	str	r0, [r3, #0]
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	40012c00 	.word	0x40012c00

08000a90 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <SDIO_GetPowerState+0xc>)
 8000a92:	6818      	ldr	r0, [r3, #0]
}
 8000a94:	f000 0003 	and.w	r0, r0, #3
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	40012c00 	.word	0x40012c00

08000aa0 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8000aa0:	6803      	ldr	r3, [r0, #0]
 8000aa2:	4909      	ldr	r1, [pc, #36]	; (8000ac8 <SDIO_SendCommand+0x28>)
{
 8000aa4:	b510      	push	{r4, lr}
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8000aa6:	608b      	str	r3, [r1, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8000aa8:	68ca      	ldr	r2, [r1, #12]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8000aaa:	6843      	ldr	r3, [r0, #4]
 8000aac:	6884      	ldr	r4, [r0, #8]
  tmpreg &= CMD_CLEAR_MASK;
 8000aae:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8000ab2:	f022 0207 	bic.w	r2, r2, #7
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8000ab6:	4323      	orrs	r3, r4
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	68c2      	ldr	r2, [r0, #12]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	6902      	ldr	r2, [r0, #16]
 8000ac0:	4313      	orrs	r3, r2
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8000ac2:	60cb      	str	r3, [r1, #12]
 8000ac4:	bd10      	pop	{r4, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40012c00 	.word	0x40012c00

08000acc <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8000acc:	4b01      	ldr	r3, [pc, #4]	; (8000ad4 <SDIO_GetCommandResponse+0x8>)
 8000ace:	6918      	ldr	r0, [r3, #16]
}
 8000ad0:	b2c0      	uxtb	r0, r0
 8000ad2:	4770      	bx	lr
 8000ad4:	40012c00 	.word	0x40012c00

08000ad8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
  __IO uint32_t tmp = 0;
 8000ad8:	2300      	movs	r3, #0
{
 8000ada:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000adc:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8000ade:	4b03      	ldr	r3, [pc, #12]	; (8000aec <SDIO_GetResponse+0x14>)
 8000ae0:	4403      	add	r3, r0
 8000ae2:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 8000ae4:	9b01      	ldr	r3, [sp, #4]
 8000ae6:	6818      	ldr	r0, [r3, #0]
}
 8000ae8:	b002      	add	sp, #8
 8000aea:	4770      	bx	lr
 8000aec:	40012c14 	.word	0x40012c14

08000af0 <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8000af0:	6803      	ldr	r3, [r0, #0]
 8000af2:	4a09      	ldr	r2, [pc, #36]	; (8000b18 <SDIO_DataConfig+0x28>)
{
 8000af4:	b510      	push	{r4, lr}
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8000af6:	6253      	str	r3, [r2, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8000af8:	6843      	ldr	r3, [r0, #4]
 8000afa:	6293      	str	r3, [r2, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8000afc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8000afe:	6883      	ldr	r3, [r0, #8]
 8000b00:	68c4      	ldr	r4, [r0, #12]
  tmpreg &= DCTRL_CLEAR_MASK;
 8000b02:	f021 01f7 	bic.w	r1, r1, #247	; 0xf7
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8000b06:	4323      	orrs	r3, r4
 8000b08:	430b      	orrs	r3, r1
 8000b0a:	6901      	ldr	r1, [r0, #16]
 8000b0c:	430b      	orrs	r3, r1
 8000b0e:	6941      	ldr	r1, [r0, #20]
 8000b10:	430b      	orrs	r3, r1
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8000b12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000b14:	bd10      	pop	{r4, pc}
 8000b16:	bf00      	nop
 8000b18:	40012c00 	.word	0x40012c00

08000b1c <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8000b1c:	4b01      	ldr	r3, [pc, #4]	; (8000b24 <SDIO_ReadData+0x8>)
 8000b1e:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8000b22:	4770      	bx	lr
 8000b24:	40012c00 	.word	0x40012c00

08000b28 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8000b28:	4b01      	ldr	r3, [pc, #4]	; (8000b30 <SDIO_DMACmd+0x8>)
 8000b2a:	6018      	str	r0, [r3, #0]
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	4225858c 	.word	0x4225858c

08000b34 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 8000b34:	4b04      	ldr	r3, [pc, #16]	; (8000b48 <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8000b36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  if (NewState != DISABLE)
 8000b38:	b111      	cbz	r1, 8000b40 <SDIO_ITConfig+0xc>
    SDIO->MASK |= SDIO_IT;
 8000b3a:	4310      	orrs	r0, r2
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8000b3c:	63d8      	str	r0, [r3, #60]	; 0x3c
 8000b3e:	4770      	bx	lr
 8000b40:	ea22 0000 	bic.w	r0, r2, r0
 8000b44:	e7fa      	b.n	8000b3c <SDIO_ITConfig+0x8>
 8000b46:	bf00      	nop
 8000b48:	40012c00 	.word	0x40012c00

08000b4c <SDIO_ClearFlag>:
 8000b4c:	4b01      	ldr	r3, [pc, #4]	; (8000b54 <SDIO_ClearFlag+0x8>)
 8000b4e:	6398      	str	r0, [r3, #56]	; 0x38
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	40012c00 	.word	0x40012c00

08000b58 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <SDIO_GetITStatus+0x10>)
 8000b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b5c:	4203      	tst	r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8000b5e:	bf14      	ite	ne
 8000b60:	2001      	movne	r0, #1
 8000b62:	2000      	moveq	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	40012c00 	.word	0x40012c00

08000b6c <SDIO_GetFlagStatus>:
 8000b6c:	f7ff bff4 	b.w	8000b58 <SDIO_GetITStatus>

08000b70 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8000b70:	4b01      	ldr	r3, [pc, #4]	; (8000b78 <SDIO_ClearITPendingBit+0x8>)
 8000b72:	6398      	str	r0, [r3, #56]	; 0x38
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	40012c00 	.word	0x40012c00

08000b7c <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000b7c:	4a1c      	ldr	r2, [pc, #112]	; (8000bf0 <TIM_TimeBaseInit+0x74>)
  tmpcr1 = TIMx->CR1;  
 8000b7e:	8803      	ldrh	r3, [r0, #0]
  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000b80:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;  
 8000b82:	b29b      	uxth	r3, r3
  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000b84:	d012      	beq.n	8000bac <TIM_TimeBaseInit+0x30>
 8000b86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	d00e      	beq.n	8000bac <TIM_TimeBaseInit+0x30>
 8000b8e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000b92:	d00b      	beq.n	8000bac <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000b94:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8000b98:	4290      	cmp	r0, r2
 8000b9a:	d007      	beq.n	8000bac <TIM_TimeBaseInit+0x30>
 8000b9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ba0:	4290      	cmp	r0, r2
 8000ba2:	d003      	beq.n	8000bac <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000ba4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	d103      	bne.n	8000bb4 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000bac:	884a      	ldrh	r2, [r1, #2]
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000bb2:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000bb4:	4a0f      	ldr	r2, [pc, #60]	; (8000bf4 <TIM_TimeBaseInit+0x78>)
 8000bb6:	4290      	cmp	r0, r2
 8000bb8:	d008      	beq.n	8000bcc <TIM_TimeBaseInit+0x50>
 8000bba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000bbe:	4290      	cmp	r0, r2
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000bc0:	bf1f      	itttt	ne
 8000bc2:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000bc6:	890a      	ldrhne	r2, [r1, #8]
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000bc8:	b29b      	uxthne	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000bca:	4313      	orrne	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8000bcc:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000bce:	684b      	ldr	r3, [r1, #4]
 8000bd0:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000bd2:	880b      	ldrh	r3, [r1, #0]
 8000bd4:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <TIM_TimeBaseInit+0x74>)
 8000bd8:	4298      	cmp	r0, r3
 8000bda:	d003      	beq.n	8000be4 <TIM_TimeBaseInit+0x68>
 8000bdc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000be0:	4298      	cmp	r0, r3
 8000be2:	d101      	bne.n	8000be8 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000be4:	7a8b      	ldrb	r3, [r1, #10]
 8000be6:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000be8:	2301      	movs	r3, #1
 8000bea:	8283      	strh	r3, [r0, #20]
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40010000 	.word	0x40010000
 8000bf4:	40001000 	.word	0x40001000

08000bf8 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8000bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfc:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8000c02:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8000c04:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8000c06:	7283      	strb	r3, [r0, #10]
 8000c08:	4770      	bx	lr

08000c0a <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8000c0a:	62c1      	str	r1, [r0, #44]	; 0x2c
 8000c0c:	4770      	bx	lr

08000c0e <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000c0e:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8000c10:	b121      	cbz	r1, 8000c1c <TIM_ARRPreloadConfig+0xe>
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000c18:	8003      	strh	r3, [r0, #0]
 8000c1a:	4770      	bx	lr
 8000c1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000c20:	041b      	lsls	r3, r3, #16
 8000c22:	0c1b      	lsrs	r3, r3, #16
 8000c24:	e7f8      	b.n	8000c18 <TIM_ARRPreloadConfig+0xa>

08000c26 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000c26:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8000c28:	b121      	cbz	r1, 8000c34 <TIM_Cmd+0xe>
    TIMx->CR1 |= TIM_CR1_CEN;
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000c30:	8003      	strh	r3, [r0, #0]
 8000c32:	4770      	bx	lr
 8000c34:	f023 0301 	bic.w	r3, r3, #1
 8000c38:	041b      	lsls	r3, r3, #16
 8000c3a:	0c1b      	lsrs	r3, r3, #16
 8000c3c:	e7f8      	b.n	8000c30 <TIM_Cmd+0xa>

08000c3e <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000c3e:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8000c40:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000c42:	ea11 0003 	ands.w	r0, r1, r3
  itenable = TIMx->DIER & TIM_IT;
 8000c46:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000c48:	d003      	beq.n	8000c52 <TIM_GetITStatus+0x14>
 8000c4a:	4211      	tst	r1, r2
 8000c4c:	bf14      	ite	ne
 8000c4e:	2001      	movne	r0, #1
 8000c50:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8000c52:	4770      	bx	lr

08000c54 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000c54:	43c9      	mvns	r1, r1
 8000c56:	b289      	uxth	r1, r1
 8000c58:	8201      	strh	r1, [r0, #16]
 8000c5a:	4770      	bx	lr

08000c5c <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8000c5c:	8983      	ldrh	r3, [r0, #12]
 8000c5e:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8000c60:	b112      	cbz	r2, 8000c68 <TIM_DMACmd+0xc>
    TIMx->DIER |= TIM_DMASource; 
 8000c62:	4319      	orrs	r1, r3
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8000c64:	8181      	strh	r1, [r0, #12]
 8000c66:	4770      	bx	lr
 8000c68:	ea23 0101 	bic.w	r1, r3, r1
 8000c6c:	e7fa      	b.n	8000c64 <TIM_DMACmd+0x8>

08000c6e <TIM_ITConfig>:
 8000c6e:	f7ff bff5 	b.w	8000c5c <TIM_DMACmd>

08000c72 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8000c72:	8883      	ldrh	r3, [r0, #4]
 8000c74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c78:	041b      	lsls	r3, r3, #16
 8000c7a:	0c1b      	lsrs	r3, r3, #16
 8000c7c:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8000c7e:	8883      	ldrh	r3, [r0, #4]
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	4319      	orrs	r1, r3
 8000c84:	8081      	strh	r1, [r0, #4]
 8000c86:	4770      	bx	lr

08000c88 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000c88:	b530      	push	{r4, r5, lr}
 8000c8a:	460d      	mov	r5, r1
 8000c8c:	4604      	mov	r4, r0
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000c8e:	8a02      	ldrh	r2, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000c90:	88eb      	ldrh	r3, [r5, #6]
  tmpreg = USARTx->CR2;
 8000c92:	b292      	uxth	r2, r2
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000c94:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000c98:	431a      	orrs	r2, r3
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
 8000c9a:	8989      	ldrh	r1, [r1, #12]
  USARTx->CR2 = (uint16_t)tmpreg;
 8000c9c:	8202      	strh	r2, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000c9e:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ca0:	8928      	ldrh	r0, [r5, #8]
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000ca2:	f423 52b0 	bic.w	r2, r3, #5632	; 0x1600
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ca6:	88ab      	ldrh	r3, [r5, #4]
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000ca8:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000cac:	4303      	orrs	r3, r0
 8000cae:	8968      	ldrh	r0, [r5, #10]
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000cb0:	0412      	lsls	r2, r2, #16
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000cb2:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000cb4:	0c12      	lsrs	r2, r2, #16
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000cb6:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	81a3      	strh	r3, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000cbc:	8aa3      	ldrh	r3, [r4, #20]
{
 8000cbe:	b085      	sub	sp, #20
  tmpreg = USARTx->CR3;
 8000cc0:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000cc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000cc6:	430b      	orrs	r3, r1
 8000cc8:	82a3      	strh	r3, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000cca:	4668      	mov	r0, sp
 8000ccc:	f7ff fe12 	bl	80008f4 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000cd0:	4b19      	ldr	r3, [pc, #100]	; (8000d38 <USART_Init+0xb0>)
 8000cd2:	429c      	cmp	r4, r3
 8000cd4:	d003      	beq.n	8000cde <USART_Init+0x56>
 8000cd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000cda:	429c      	cmp	r4, r3
 8000cdc:	d121      	bne.n	8000d22 <USART_Init+0x9a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000cde:	9903      	ldr	r1, [sp, #12]
 8000ce0:	2219      	movs	r2, #25
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ce2:	89a3      	ldrh	r3, [r4, #12]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ce4:	434a      	muls	r2, r1
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ce6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8000cea:	682b      	ldr	r3, [r5, #0]
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 8000cec:	f04f 0564 	mov.w	r5, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000cf0:	bf14      	ite	ne
 8000cf2:	005b      	lslne	r3, r3, #1
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000cf4:	009b      	lsleq	r3, r3, #2
 8000cf6:	fbb2 f1f3 	udiv	r1, r2, r3
  tmpreg = (integerdivider / 100) << 4;
 8000cfa:	fbb1 f3f5 	udiv	r3, r1, r5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000cfe:	89a2      	ldrh	r2, [r4, #12]
  tmpreg = (integerdivider / 100) << 4;
 8000d00:	0118      	lsls	r0, r3, #4
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d02:	0412      	lsls	r2, r2, #16
 8000d04:	fb05 1313 	mls	r3, r5, r3, r1
 8000d08:	d50d      	bpl.n	8000d26 <USART_Init+0x9e>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000d0a:	00da      	lsls	r2, r3, #3
 8000d0c:	3232      	adds	r2, #50	; 0x32
 8000d0e:	fbb2 f2f5 	udiv	r2, r2, r5
 8000d12:	f002 0207 	and.w	r2, r2, #7
 8000d16:	ea42 0300 	orr.w	r3, r2, r0
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	8123      	strh	r3, [r4, #8]
}
 8000d1e:	b005      	add	sp, #20
 8000d20:	bd30      	pop	{r4, r5, pc}
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000d22:	9902      	ldr	r1, [sp, #8]
 8000d24:	e7dc      	b.n	8000ce0 <USART_Init+0x58>
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000d26:	011b      	lsls	r3, r3, #4
 8000d28:	3332      	adds	r3, #50	; 0x32
 8000d2a:	fbb3 f3f5 	udiv	r3, r3, r5
 8000d2e:	f003 030f 	and.w	r3, r3, #15
 8000d32:	4303      	orrs	r3, r0
 8000d34:	e7f1      	b.n	8000d1a <USART_Init+0x92>
 8000d36:	bf00      	nop
 8000d38:	40011000 	.word	0x40011000

08000d3c <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000d3c:	8983      	ldrh	r3, [r0, #12]
  if (NewState != DISABLE)
 8000d3e:	b121      	cbz	r1, 8000d4a <USART_Cmd+0xe>
    USARTx->CR1 |= USART_CR1_UE;
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000d46:	8183      	strh	r3, [r0, #12]
 8000d48:	4770      	bx	lr
 8000d4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d4e:	041b      	lsls	r3, r3, #16
 8000d50:	0c1b      	lsrs	r3, r3, #16
 8000d52:	e7f8      	b.n	8000d46 <USART_Cmd+0xa>

08000d54 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000d54:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8000d58:	8081      	strh	r1, [r0, #4]
 8000d5a:	4770      	bx	lr

08000d5c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000d5c:	8880      	ldrh	r0, [r0, #4]
}
 8000d5e:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8000d62:	4770      	bx	lr

08000d64 <USART_ITConfig>:

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000d64:	f001 031f 	and.w	r3, r1, #31
{
 8000d68:	b510      	push	{r4, lr}
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000d6a:	f3c1 1442 	ubfx	r4, r1, #5, #3
  itmask = (((uint32_t)0x01) << itpos);
 8000d6e:	2101      	movs	r1, #1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000d70:	2c01      	cmp	r4, #1
  itmask = (((uint32_t)0x01) << itpos);
 8000d72:	fa01 f103 	lsl.w	r1, r1, r3
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000d76:	d105      	bne.n	8000d84 <USART_ITConfig+0x20>
  {
    usartxbase += 0x0C;
 8000d78:	300c      	adds	r0, #12
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000d7a:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000d7c:	b13a      	cbz	r2, 8000d8e <USART_ITConfig+0x2a>
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000d7e:	4319      	orrs	r1, r3
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000d80:	6001      	str	r1, [r0, #0]
 8000d82:	bd10      	pop	{r4, pc}
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000d84:	2c02      	cmp	r4, #2
    usartxbase += 0x10;
 8000d86:	bf0c      	ite	eq
 8000d88:	3010      	addeq	r0, #16
    usartxbase += 0x14; 
 8000d8a:	3014      	addne	r0, #20
 8000d8c:	e7f5      	b.n	8000d7a <USART_ITConfig+0x16>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000d8e:	ea23 0101 	bic.w	r1, r3, r1
 8000d92:	e7f5      	b.n	8000d80 <USART_ITConfig+0x1c>

08000d94 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000d94:	8803      	ldrh	r3, [r0, #0]
 8000d96:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8000d98:	bf14      	ite	ne
 8000d9a:	2001      	movne	r0, #1
 8000d9c:	2000      	moveq	r0, #0
 8000d9e:	4770      	bx	lr

08000da0 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8000da0:	2301      	movs	r3, #1
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000da2:	f3c1 1242 	ubfx	r2, r1, #5, #3
{
 8000da6:	b510      	push	{r4, lr}
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000da8:	2a01      	cmp	r2, #1
  itmask = USART_IT & IT_MASK;
 8000daa:	f001 041f 	and.w	r4, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8000dae:	fa03 f304 	lsl.w	r3, r3, r4
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000db2:	d10e      	bne.n	8000dd2 <USART_GetITStatus+0x32>
  {
    itmask &= USARTx->CR1;
 8000db4:	8982      	ldrh	r2, [r0, #12]
  {
    itmask &= USARTx->CR2;
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000db6:	b292      	uxth	r2, r2
 8000db8:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8000dba:	8802      	ldrh	r2, [r0, #0]
 8000dbc:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000dbe:	b16b      	cbz	r3, 8000ddc <USART_GetITStatus+0x3c>
  bitpos = (uint32_t)0x01 << bitpos;
 8000dc0:	2301      	movs	r3, #1
  bitpos = USART_IT >> 0x08;
 8000dc2:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8000dc4:	fa03 f101 	lsl.w	r1, r3, r1
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000dc8:	420a      	tst	r2, r1
 8000dca:	bf14      	ite	ne
 8000dcc:	4618      	movne	r0, r3
 8000dce:	2000      	moveq	r0, #0
 8000dd0:	bd10      	pop	{r4, pc}
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000dd2:	2a02      	cmp	r2, #2
    itmask &= USARTx->CR2;
 8000dd4:	bf0c      	ite	eq
 8000dd6:	8a02      	ldrheq	r2, [r0, #16]
    itmask &= USARTx->CR3;
 8000dd8:	8a82      	ldrhne	r2, [r0, #20]
 8000dda:	e7ec      	b.n	8000db6 <USART_GetITStatus+0x16>
 8000ddc:	4618      	mov	r0, r3
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8000dde:	bd10      	pop	{r4, pc}

08000de0 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000de0:	0a0b      	lsrs	r3, r1, #8
 8000de2:	2101      	movs	r1, #1
 8000de4:	4099      	lsls	r1, r3
  USARTx->SR = (uint16_t)~itmask;
 8000de6:	43c9      	mvns	r1, r1
 8000de8:	b289      	uxth	r1, r1
 8000dea:	8001      	strh	r1, [r0, #0]
 8000dec:	4770      	bx	lr
	...

08000df0 <my_ADC_Init>:
#include "stm32f2xx_gpio.h"
#include "stm32f2xx_rcc.h"
#include "adc.h"

void my_ADC_Init()
{
 8000df0:	b530      	push	{r4, r5, lr}
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000df2:	2101      	movs	r1, #1
{
 8000df4:	b08d      	sub	sp, #52	; 0x34
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000df6:	2004      	movs	r0, #4

    GPIO_InitTypeDef GPIO_InitStruct;

    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000df8:	2400      	movs	r4, #0
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000dfa:	f7ff fdbf 	bl	800097c <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000dfe:	2303      	movs	r3, #3
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e00:	4669      	mov	r1, sp
 8000e02:	4819      	ldr	r0, [pc, #100]	; (8000e68 <my_ADC_Init+0x78>)
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000e04:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8000e06:	f88d 3004 	strb.w	r3, [sp, #4]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000e0a:	f88d 4007 	strb.w	r4, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0e:	f7ff fbf5 	bl	80005fc <GPIO_Init>


    ADC_CommonInitTypeDef ADC_CommonInitStruct;
    ADC_InitTypeDef ADC_InitStruct;

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC, ENABLE);
 8000e12:	2101      	movs	r1, #1
 8000e14:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e18:	f7ff fdc8 	bl	80009ac <RCC_APB2PeriphClockCmd>

    ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
    ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div8;
 8000e1c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
    ADC_InitStruct.ADC_ScanConvMode = DISABLE;
    ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1; // Dummy (=0)
    ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStruct.ADC_NbrOfConversion = 1;
 8000e20:	2501      	movs	r5, #1
    ADC_CommonInit(&ADC_CommonInitStruct);
 8000e22:	a802      	add	r0, sp, #8
    ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div8;
 8000e24:	9303      	str	r3, [sp, #12]
    ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
 8000e26:	9402      	str	r4, [sp, #8]
    ADC_CommonInitStruct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000e28:	9404      	str	r4, [sp, #16]
    ADC_CommonInitStruct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000e2a:	9405      	str	r4, [sp, #20]
    ADC_CommonInit(&ADC_CommonInitStruct);
 8000e2c:	f7ff fa40 	bl	80002b0 <ADC_CommonInit>
    ADC_StructInit(&ADC_InitStruct); // Struct leeren, sonst werden andere Bits berschrieben
 8000e30:	a806      	add	r0, sp, #24
 8000e32:	f7ff fa33 	bl	800029c <ADC_StructInit>
    ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8000e36:	9406      	str	r4, [sp, #24]
    ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8000e38:	f88d 401c 	strb.w	r4, [sp, #28]
    ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 8000e3c:	f88d 401d 	strb.w	r4, [sp, #29]
    ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1; // Dummy (=0)
 8000e40:	9409      	str	r4, [sp, #36]	; 0x24
    ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000e42:	9408      	str	r4, [sp, #32]
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8000e44:	940a      	str	r4, [sp, #40]	; 0x28
    ADC_Init(ADC1, &ADC_InitStruct);
 8000e46:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8000e4a:	f504 3490 	add.w	r4, r4, #73728	; 0x12000
 8000e4e:	a906      	add	r1, sp, #24
 8000e50:	4620      	mov	r0, r4
    ADC_InitStruct.ADC_NbrOfConversion = 1;
 8000e52:	f88d 502c 	strb.w	r5, [sp, #44]	; 0x2c
    ADC_Init(ADC1, &ADC_InitStruct);
 8000e56:	f7ff f9fb 	bl	8000250 <ADC_Init>

    ADC_Cmd(ADC1, ENABLE);
 8000e5a:	4629      	mov	r1, r5
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff fa3b 	bl	80002d8 <ADC_Cmd>
}
 8000e62:	b00d      	add	sp, #52	; 0x34
 8000e64:	bd30      	pop	{r4, r5, pc}
 8000e66:	bf00      	nop
 8000e68:	40020800 	.word	0x40020800

08000e6c <UB_ADC1_SINGLE_Read>:

    return (uint16_t)(Sum / numOfSamples);
}

uint16_t UB_ADC1_SINGLE_Read(uint8_t ADC_Channel)
{
 8000e6c:	b508      	push	{r3, lr}
    uint16_t messwert=0;

    // Messkanal einrichten
    ADC_RegularChannelConfig(ADC1, ADC_Channel, 1, ADC_SampleTime_3Cycles);
 8000e6e:	4601      	mov	r1, r0
 8000e70:	2300      	movs	r3, #0
 8000e72:	4809      	ldr	r0, [pc, #36]	; (8000e98 <UB_ADC1_SINGLE_Read+0x2c>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	f7ff fa38 	bl	80002ea <ADC_RegularChannelConfig>
    // Messung starten
    ADC_SoftwareStartConv(ADC1);
 8000e7a:	4807      	ldr	r0, [pc, #28]	; (8000e98 <UB_ADC1_SINGLE_Read+0x2c>)
 8000e7c:	f7ff fa7b 	bl	8000376 <ADC_SoftwareStartConv>
    // warte bis Messung fertig ist
    while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8000e80:	2102      	movs	r1, #2
 8000e82:	4805      	ldr	r0, [pc, #20]	; (8000e98 <UB_ADC1_SINGLE_Read+0x2c>)
 8000e84:	f7ff fa7f 	bl	8000386 <ADC_GetFlagStatus>
 8000e88:	2800      	cmp	r0, #0
 8000e8a:	d0f9      	beq.n	8000e80 <UB_ADC1_SINGLE_Read+0x14>
    // Messwert auslesen
    messwert=ADC_GetConversionValue(ADC1);
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <UB_ADC1_SINGLE_Read+0x2c>)

    return(messwert);
}
 8000e8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    messwert=ADC_GetConversionValue(ADC1);
 8000e92:	f7ff ba75 	b.w	8000380 <ADC_GetConversionValue>
 8000e96:	bf00      	nop
 8000e98:	40012000 	.word	0x40012000

08000e9c <UB_ADC1_AV_Read>:
{
 8000e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    for (int i = 0; i < numOfSamples; i++)
 8000e9e:	2500      	movs	r5, #0
{
 8000ea0:	4607      	mov	r7, r0
 8000ea2:	460e      	mov	r6, r1
    uint32_t Sum = 0;
 8000ea4:	462c      	mov	r4, r5
    for (int i = 0; i < numOfSamples; i++)
 8000ea6:	42b5      	cmp	r5, r6
 8000ea8:	d103      	bne.n	8000eb2 <UB_ADC1_AV_Read+0x16>
    return (uint16_t)(Sum / numOfSamples);
 8000eaa:	fbb4 f0f5 	udiv	r0, r4, r5
}
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        Sum += UB_ADC1_SINGLE_Read(ADC_Channel);
 8000eb2:	4638      	mov	r0, r7
 8000eb4:	f7ff ffda 	bl	8000e6c <UB_ADC1_SINGLE_Read>
    for (int i = 0; i < numOfSamples; i++)
 8000eb8:	3501      	adds	r5, #1
        Sum += UB_ADC1_SINGLE_Read(ADC_Channel);
 8000eba:	4404      	add	r4, r0
 8000ebc:	e7f3      	b.n	8000ea6 <UB_ADC1_AV_Read+0xa>
	...

08000ec0 <af_init>:

static uint8_t rf_on = 0;


void af_init()
{
 8000ec0:	b530      	push	{r4, r5, lr}


    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE); // 16MHz
 8000ec2:	2101      	movs	r1, #1
{
 8000ec4:	b085      	sub	sp, #20
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE); // 16MHz
 8000ec6:	2020      	movs	r0, #32
 8000ec8:	f7ff fd64 	bl	8000994 <RCC_APB1PeriphClockCmd>
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;
    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 8000ecc:	a801      	add	r0, sp, #4
 8000ece:	f7ff fe93 	bl	8000bf8 <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_Period = 4-1;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	9302      	str	r3, [sp, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 13333-1;  // Baudrate = f_tim / Period / Prescaler = 300 + 6,25e-6
 8000ed6:	f243 4314 	movw	r3, #13332	; 0x3414
 8000eda:	f8ad 3004 	strh.w	r3, [sp, #4]
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000ede:	2300      	movs	r3, #0
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseInit(TIM7, &TIM_TimeBaseInitStruct);
 8000ee0:	4d10      	ldr	r5, [pc, #64]	; (8000f24 <af_init+0x64>)
 8000ee2:	a901      	add	r1, sp, #4
 8000ee4:	4628      	mov	r0, r5
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000ee6:	f8ad 300c 	strh.w	r3, [sp, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000eea:	f8ad 3006 	strh.w	r3, [sp, #6]
    TIM_TimeBaseInit(TIM7, &TIM_TimeBaseInitStruct);
 8000eee:	f7ff fe45 	bl	8000b7c <TIM_TimeBaseInit>

    NVIC_InitTypeDef NVIC_InitStructure;
    NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn;
 8000ef2:	2337      	movs	r3, #55	; 0x37
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000ef4:	2401      	movs	r4, #1
    NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn;
 8000ef6:	f88d 3000 	strb.w	r3, [sp]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8000efa:	230f      	movs	r3, #15
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
    NVIC_Init(&NVIC_InitStructure);
 8000efc:	4668      	mov	r0, sp
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8000efe:	f88d 3001 	strb.w	r3, [sp, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8000f02:	f88d 3002 	strb.w	r3, [sp, #2]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000f06:	f88d 4003 	strb.w	r4, [sp, #3]
    NVIC_Init(&NVIC_InitStructure);
 8000f0a:	f7ff f96d 	bl	80001e8 <NVIC_Init>

    TIM_ITConfig(TIM7, TIM_IT_Update, ENABLE);
 8000f0e:	4622      	mov	r2, r4
 8000f10:	4621      	mov	r1, r4
 8000f12:	4628      	mov	r0, r5
 8000f14:	f7ff feab 	bl	8000c6e <TIM_ITConfig>

    TIM_Cmd(TIM7, ENABLE);
 8000f18:	4621      	mov	r1, r4
 8000f1a:	4628      	mov	r0, r5
 8000f1c:	f7ff fe83 	bl	8000c26 <TIM_Cmd>
}
 8000f20:	b005      	add	sp, #20
 8000f22:	bd30      	pop	{r4, r5, pc}
 8000f24:	40001400 	.word	0x40001400

08000f28 <TIM7_IRQHandler>:

void TIM7_IRQHandler() // every 20/6 ms == 300 Hz == 300 Baud
{
 8000f28:	b538      	push	{r3, r4, r5, lr}
    if (TIM_GetITStatus(TIM7, TIM_IT_Update) != RESET)
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	4820      	ldr	r0, [pc, #128]	; (8000fb0 <TIM7_IRQHandler+0x88>)
 8000f2e:	f7ff fe86 	bl	8000c3e <TIM_GetITStatus>
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d03b      	beq.n	8000fae <TIM7_IRQHandler+0x86>
        // TX String besteht aus: Startbits (1,0), Datenbits(xxxx xxxx)

        static uint16_t BytePosition = 0;
        static uint8_t BitPosition = 0;

        if (!rf_on) // -> rf_off
 8000f36:	4c1f      	ldr	r4, [pc, #124]	; (8000fb4 <TIM7_IRQHandler+0x8c>)
        TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8000f38:	2101      	movs	r1, #1
 8000f3a:	481d      	ldr	r0, [pc, #116]	; (8000fb0 <TIM7_IRQHandler+0x88>)
 8000f3c:	f7ff fe8a 	bl	8000c54 <TIM_ClearITPendingBit>
        if (!rf_on) // -> rf_off
 8000f40:	7823      	ldrb	r3, [r4, #0]
 8000f42:	4d1d      	ldr	r5, [pc, #116]	; (8000fb8 <TIM7_IRQHandler+0x90>)
 8000f44:	b91b      	cbnz	r3, 8000f4e <TIM7_IRQHandler+0x26>
        {
            BytePosition = 0;
 8000f46:	4a1d      	ldr	r2, [pc, #116]	; (8000fbc <TIM7_IRQHandler+0x94>)
            BitPosition = 0;
 8000f48:	702b      	strb	r3, [r5, #0]
            BytePosition = 0;
 8000f4a:	8013      	strh	r3, [r2, #0]
 8000f4c:	bd38      	pop	{r3, r4, r5, pc}
        }
        else
        {
            uint8_t txByte = (uint8_t)txString[BytePosition];

            if (BitPosition == 0)
 8000f4e:	7828      	ldrb	r0, [r5, #0]
 8000f50:	b9e0      	cbnz	r0, 8000f8c <TIM7_IRQHandler+0x64>
            {
                transmit(1);
            }
            else
            {
                transmit((txByte >> (BitPosition-1)) & 1);       // LSB first
 8000f52:	f000 f93b 	bl	80011cc <transmit>
            }

            BitPosition++;
 8000f56:	782b      	ldrb	r3, [r5, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	b2db      	uxtb	r3, r3

            if (BitPosition > 10)
 8000f5c:	2b0a      	cmp	r3, #10
            BitPosition++;
 8000f5e:	702b      	strb	r3, [r5, #0]
            if (BitPosition > 10)
 8000f60:	d925      	bls.n	8000fae <TIM7_IRQHandler+0x86>
            {
                BytePosition++;
                BitPosition = 0;
 8000f62:	2200      	movs	r2, #0
                BytePosition++;
 8000f64:	4915      	ldr	r1, [pc, #84]	; (8000fbc <TIM7_IRQHandler+0x94>)

                //if (BytePosition >= (sizeof(txString) / sizeof(char)))
                if (BytePosition > txString_length)
 8000f66:	4816      	ldr	r0, [pc, #88]	; (8000fc0 <TIM7_IRQHandler+0x98>)
                BytePosition++;
 8000f68:	880b      	ldrh	r3, [r1, #0]
                if (BytePosition > txString_length)
 8000f6a:	8800      	ldrh	r0, [r0, #0]
                BytePosition++;
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	b29b      	uxth	r3, r3
                if (BytePosition > txString_length)
 8000f70:	4298      	cmp	r0, r3
                BytePosition++;
 8000f72:	800b      	strh	r3, [r1, #0]
                BitPosition = 0;
 8000f74:	702a      	strb	r2, [r5, #0]
                if (BytePosition > txString_length)
 8000f76:	d21a      	bcs.n	8000fae <TIM7_IRQHandler+0x86>
                {
                    BytePosition = 0;
 8000f78:	800a      	strh	r2, [r1, #0]
                    rf_on = 0;
 8000f7a:	7022      	strb	r2, [r4, #0]
                    stopSine();
 8000f7c:	f000 f918 	bl	80011b0 <stopSine>
                    GPIO_ResetBits(GPIOA, GPIO_Pin_2);    // Disable PTT
                }
            }
        }
    }
}
 8000f80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
                    GPIO_ResetBits(GPIOA, GPIO_Pin_2);    // Disable PTT
 8000f84:	2104      	movs	r1, #4
 8000f86:	480f      	ldr	r0, [pc, #60]	; (8000fc4 <TIM7_IRQHandler+0x9c>)
 8000f88:	f7ff bb8e 	b.w	80006a8 <GPIO_ResetBits>
            else if ((BitPosition == 9) || (BitPosition == 10))
 8000f8c:	f1a0 0309 	sub.w	r3, r0, #9
 8000f90:	2b01      	cmp	r3, #1
            uint8_t txByte = (uint8_t)txString[BytePosition];
 8000f92:	bf81      	itttt	hi
 8000f94:	4b09      	ldrhi	r3, [pc, #36]	; (8000fbc <TIM7_IRQHandler+0x94>)
                transmit((txByte >> (BitPosition-1)) & 1);       // LSB first
 8000f96:	4a0c      	ldrhi	r2, [pc, #48]	; (8000fc8 <TIM7_IRQHandler+0xa0>)
            uint8_t txByte = (uint8_t)txString[BytePosition];
 8000f98:	881b      	ldrhhi	r3, [r3, #0]
                transmit((txByte >> (BitPosition-1)) & 1);       // LSB first
 8000f9a:	f100 30ff 	addhi.w	r0, r0, #4294967295
 8000f9e:	bf89      	itett	hi
 8000fa0:	5cd3      	ldrbhi	r3, [r2, r3]
                transmit(1);
 8000fa2:	2001      	movls	r0, #1
                transmit((txByte >> (BitPosition-1)) & 1);       // LSB first
 8000fa4:	fa43 f000 	asrhi.w	r0, r3, r0
 8000fa8:	f000 0001 	andhi.w	r0, r0, #1
 8000fac:	e7d1      	b.n	8000f52 <TIM7_IRQHandler+0x2a>
 8000fae:	bd38      	pop	{r3, r4, r5, pc}
 8000fb0:	40001400 	.word	0x40001400
 8000fb4:	20000408 	.word	0x20000408
 8000fb8:	20000404 	.word	0x20000404
 8000fbc:	20000406 	.word	0x20000406
 8000fc0:	20000210 	.word	0x20000210
 8000fc4:	40020000 	.word	0x40020000
 8000fc8:	20000010 	.word	0x20000010

08000fcc <rf_send_string>:

void rf_send_string(const char* const buffer)
{
 8000fcc:	b538      	push	{r3, r4, r5, lr}
 8000fce:	4604      	mov	r4, r0
    uint16_t i = 0;

    uint16_t buffer_length = strlen(buffer);
 8000fd0:	f7ff f8f8 	bl	80001c4 <strlen>

    txString_length = buffer_length + num_of_startbytes;
 8000fd4:	3019      	adds	r0, #25
 8000fd6:	b280      	uxth	r0, r0

    if (txString_length > sizeof(txString))
 8000fd8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
        txString_length = sizeof(txString);
 8000fdc:	bf88      	it	hi
 8000fde:	f44f 7300 	movhi.w	r3, #512	; 0x200
 8000fe2:	4a19      	ldr	r2, [pc, #100]	; (8001048 <rf_send_string+0x7c>)
 8000fe4:	bf88      	it	hi
 8000fe6:	8013      	strhhi	r3, [r2, #0]
{
 8000fe8:	f04f 0300 	mov.w	r3, #0
    txString_length = buffer_length + num_of_startbytes;
 8000fec:	bf98      	it	ls
 8000fee:	8010      	strhls	r0, [r2, #0]

    for (; i < num_of_startbytes; i++)
    {
        txString[i] = '\0';
 8000ff0:	4816      	ldr	r0, [pc, #88]	; (800104c <rf_send_string+0x80>)
 8000ff2:	461d      	mov	r5, r3
 8000ff4:	4601      	mov	r1, r0
 8000ff6:	541d      	strb	r5, [r3, r0]
 8000ff8:	3301      	adds	r3, #1
    for (; i < num_of_startbytes; i++)
 8000ffa:	2b19      	cmp	r3, #25
 8000ffc:	d1fb      	bne.n	8000ff6 <rf_send_string+0x2a>
 8000ffe:	1e60      	subs	r0, r4, #1
    }

    for (; i < txString_length; i++)
 8001000:	8812      	ldrh	r2, [r2, #0]
 8001002:	4c13      	ldr	r4, [pc, #76]	; (8001050 <rf_send_string+0x84>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d317      	bcc.n	8001038 <rf_send_string+0x6c>
 8001008:	2a19      	cmp	r2, #25
 800100a:	4613      	mov	r3, r2
    {
        txString[i] = buffer[i-num_of_startbytes];
    }

    txString[i++] = '\0';
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	bf38      	it	cc
 8001012:	2319      	movcc	r3, #25
 8001014:	54ca      	strb	r2, [r1, r3]
 8001016:	1c58      	adds	r0, r3, #1
    txString[i++] = '\0';
 8001018:	3302      	adds	r3, #2
 800101a:	b280      	uxth	r0, r0
    txString[i++] = '\0';
 800101c:	b29b      	uxth	r3, r3
    txString[i++] = '\0';
 800101e:	540a      	strb	r2, [r1, r0]
    txString[i++] = '\0';
 8001020:	54ca      	strb	r2, [r1, r3]

    startSine();
 8001022:	f000 f87f 	bl	8001124 <startSine>
    rf_on = 1;
 8001026:	2201      	movs	r2, #1
 8001028:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <rf_send_string+0x88>)
    GPIO_SetBits(GPIOA, GPIO_Pin_2);    // Enable PTT
 800102a:	2104      	movs	r1, #4
    rf_on = 1;
 800102c:	701a      	strb	r2, [r3, #0]
    GPIO_SetBits(GPIOA, GPIO_Pin_2);    // Enable PTT
 800102e:	480a      	ldr	r0, [pc, #40]	; (8001058 <rf_send_string+0x8c>)
}
 8001030:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    GPIO_SetBits(GPIOA, GPIO_Pin_2);    // Enable PTT
 8001034:	f7ff bb36 	b.w	80006a4 <GPIO_SetBits>
        txString[i] = buffer[i-num_of_startbytes];
 8001038:	f810 5f01 	ldrb.w	r5, [r0, #1]!
    for (; i < txString_length; i++)
 800103c:	3301      	adds	r3, #1
        txString[i] = buffer[i-num_of_startbytes];
 800103e:	f804 5f01 	strb.w	r5, [r4, #1]!
    for (; i < txString_length; i++)
 8001042:	b29b      	uxth	r3, r3
 8001044:	e7de      	b.n	8001004 <rf_send_string+0x38>
 8001046:	bf00      	nop
 8001048:	20000210 	.word	0x20000210
 800104c:	20000010 	.word	0x20000010
 8001050:	20000028 	.word	0x20000028
 8001054:	20000408 	.word	0x20000408
 8001058:	40020000 	.word	0x40020000

0800105c <my_DAC_Init>:
{
    //GPIO Config
    GPIO_InitTypeDef GPIO_InitStruct;

    // Ausgang DAC
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800105c:	2101      	movs	r1, #1
{
 800105e:	b570      	push	{r4, r5, r6, lr}
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001060:	4608      	mov	r0, r1
{
 8001062:	b086      	sub	sp, #24
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_4;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001064:	2400      	movs	r4, #0
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001066:	f7ff fc89 	bl	800097c <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_4;
 800106a:	2510      	movs	r5, #16
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 800106c:	2303      	movs	r3, #3
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	4e2a      	ldr	r6, [pc, #168]	; (8001118 <my_DAC_Init+0xbc>)
 8001070:	a901      	add	r1, sp, #4
 8001072:	4630      	mov	r0, r6
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8001074:	f88d 3008 	strb.w	r3, [sp, #8]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_4;
 8001078:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800107a:	f88d 400b 	strb.w	r4, [sp, #11]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107e:	f7ff fabd 	bl	80005fc <GPIO_Init>

    //Trigger Timer Config
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE); // 16MHz
 8001082:	2101      	movs	r1, #1
 8001084:	4628      	mov	r0, r5
 8001086:	f7ff fc85 	bl	8000994 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 800108a:	a803      	add	r0, sp, #12
 800108c:	f7ff fdb4 	bl	8000bf8 <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_Period = 15-1;   //alt: 15
 8001090:	230e      	movs	r3, #14
    TIM_TimeBaseInitStruct.TIM_Prescaler = 1-1;
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseInit(TIM6, &TIM_TimeBaseInitStruct);
 8001092:	4d22      	ldr	r5, [pc, #136]	; (800111c <my_DAC_Init+0xc0>)
 8001094:	a903      	add	r1, sp, #12
 8001096:	4628      	mov	r0, r5
    TIM_TimeBaseInitStruct.TIM_Period = 15-1;   //alt: 15
 8001098:	9304      	str	r3, [sp, #16]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 1-1;
 800109a:	f8ad 400c 	strh.w	r4, [sp, #12]
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 800109e:	f8ad 4014 	strh.w	r4, [sp, #20]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80010a2:	f8ad 400e 	strh.w	r4, [sp, #14]
    TIM_TimeBaseInit(TIM6, &TIM_TimeBaseInitStruct);
 80010a6:	f7ff fd69 	bl	8000b7c <TIM_TimeBaseInit>
    TIM_ARRPreloadConfig(TIM6, ENABLE);
 80010aa:	4628      	mov	r0, r5
 80010ac:	2101      	movs	r1, #1
 80010ae:	f7ff fdae 	bl	8000c0e <TIM_ARRPreloadConfig>

    TIM_SelectOutputTrigger(TIM6, TIM_TRGOSource_Update);
 80010b2:	4628      	mov	r0, r5
 80010b4:	2120      	movs	r1, #32
 80010b6:	f7ff fddc 	bl	8000c72 <TIM_SelectOutputTrigger>

    TIM_Cmd(TIM6, ENABLE);
 80010ba:	4628      	mov	r0, r5
    //DAC Config
    //DAC_InitTypeDef MUSS Global sein sonst kaputt!

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);

    DAC_InitStruct.DAC_Trigger = DAC_Trigger_T6_TRGO;
 80010bc:	2504      	movs	r5, #4
    TIM_Cmd(TIM6, ENABLE);
 80010be:	2101      	movs	r1, #1
 80010c0:	f7ff fdb1 	bl	8000c26 <TIM_Cmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80010c4:	2101      	movs	r1, #1
 80010c6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80010ca:	f7ff fc63 	bl	8000994 <RCC_APB1PeriphClockCmd>
    DAC_InitStruct.DAC_Trigger = DAC_Trigger_T6_TRGO;
 80010ce:	4914      	ldr	r1, [pc, #80]	; (8001120 <my_DAC_Init+0xc4>)
    DAC_InitStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
    DAC_InitStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
    DAC_Init(DAC_Channel_1, &DAC_InitStruct);
 80010d0:	4620      	mov	r0, r4
    DAC_InitStruct.DAC_Trigger = DAC_Trigger_T6_TRGO;
 80010d2:	600d      	str	r5, [r1, #0]
    DAC_InitStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 80010d4:	604c      	str	r4, [r1, #4]
    DAC_InitStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 80010d6:	60cc      	str	r4, [r1, #12]
    DAC_Init(DAC_Channel_1, &DAC_InitStruct);
 80010d8:	f7ff f95c 	bl	8000394 <DAC_Init>

    DAC_Cmd(DAC_Channel_1, ENABLE);
 80010dc:	4620      	mov	r0, r4
 80010de:	2101      	movs	r1, #1
 80010e0:	f7ff f96e 	bl	80003c0 <DAC_Cmd>

    //startSine();

    // PTT
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80010e4:	2101      	movs	r1, #1
 80010e6:	4608      	mov	r0, r1
 80010e8:	f7ff fc48 	bl	800097c <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80010ec:	2301      	movs	r3, #1
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ee:	eb0d 0105 	add.w	r1, sp, r5
 80010f2:	4630      	mov	r0, r6
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80010f4:	f88d 3008 	strb.w	r3, [sp, #8]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 80010f8:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80010fa:	f88d 400a 	strb.w	r4, [sp, #10]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80010fe:	f88d 4009 	strb.w	r4, [sp, #9]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001102:	f88d 400b 	strb.w	r4, [sp, #11]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	f7ff fa79 	bl	80005fc <GPIO_Init>

    GPIO_ResetBits(GPIOA, GPIO_Pin_5);    // Disable PTT
 800110a:	2120      	movs	r1, #32
 800110c:	4630      	mov	r0, r6
 800110e:	f7ff facb 	bl	80006a8 <GPIO_ResetBits>

}
 8001112:	b006      	add	sp, #24
 8001114:	bd70      	pop	{r4, r5, r6, pc}
 8001116:	bf00      	nop
 8001118:	40020000 	.word	0x40020000
 800111c:	40001000 	.word	0x40001000
 8001120:	20000778 	.word	0x20000778

08001124 <startSine>:

void startSine()
{
 8001124:	b570      	push	{r4, r5, r6, lr}
    DMA_InitTypeDef DMA_InitStruct;

    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);

    DMA_Cmd(DMA1_Stream5, DISABLE);
 8001126:	4d1f      	ldr	r5, [pc, #124]	; (80011a4 <startSine+0x80>)
{
 8001128:	b090      	sub	sp, #64	; 0x40
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 800112a:	2101      	movs	r1, #1
 800112c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001130:	f7ff fc24 	bl	800097c <RCC_AHB1PeriphClockCmd>
    DMA_Cmd(DMA1_Stream5, DISABLE);
 8001134:	2100      	movs	r1, #0
 8001136:	4628      	mov	r0, r5
 8001138:	f7ff fa14 	bl	8000564 <DMA_Cmd>
    DMA_DeInit(DMA1_Stream5);
 800113c:	4628      	mov	r0, r5
 800113e:	f7ff f95f 	bl	8000400 <DMA_DeInit>
    DMA_InitStruct.DMA_Channel = DMA_Channel_7;
 8001142:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8001146:	9301      	str	r3, [sp, #4]
    DMA_InitStruct.DMA_PeripheralBaseAddr = DAC_BASE + 0x08;    // Addresse von DAC_DHR12R1
 8001148:	4b17      	ldr	r3, [pc, #92]	; (80011a8 <startSine+0x84>)
    DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&sine_table;
    DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
    //DMA_InitStruct.DMA_BufferSize = sizeof(sine_table)/sizeof(uint16_t);   //Lnge der Sinustabelle
    DMA_InitStruct.DMA_BufferSize = 738;
    DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800114a:	2400      	movs	r4, #0
    DMA_InitStruct.DMA_PeripheralBaseAddr = DAC_BASE + 0x08;    // Addresse von DAC_DHR12R1
 800114c:	9302      	str	r3, [sp, #8]
    DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&sine_table;
 800114e:	4b17      	ldr	r3, [pc, #92]	; (80011ac <startSine+0x88>)
    DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
    DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
    DMA_InitStruct.DMA_Mode = DMA_Mode_Circular;
    DMA_InitStruct.DMA_Priority = DMA_Priority_High;
    DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
    DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8001150:	2601      	movs	r6, #1
    DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&sine_table;
 8001152:	9303      	str	r3, [sp, #12]
    DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001154:	2340      	movs	r3, #64	; 0x40
 8001156:	9304      	str	r3, [sp, #16]
    DMA_InitStruct.DMA_BufferSize = 738;
 8001158:	f240 23e2 	movw	r3, #738	; 0x2e2
 800115c:	9305      	str	r3, [sp, #20]
    DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800115e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001162:	9307      	str	r3, [sp, #28]
    DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001164:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001168:	9308      	str	r3, [sp, #32]
    DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800116a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800116e:	9309      	str	r3, [sp, #36]	; 0x24
    DMA_InitStruct.DMA_Mode = DMA_Mode_Circular;
 8001170:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001174:	930a      	str	r3, [sp, #40]	; 0x28
    DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 8001176:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
    DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
    DMA_Init(DMA1_Stream5, &DMA_InitStruct);
 800117a:	a901      	add	r1, sp, #4
 800117c:	4628      	mov	r0, r5
    DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 800117e:	930b      	str	r3, [sp, #44]	; 0x2c
    DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001180:	9406      	str	r4, [sp, #24]
    DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001182:	940c      	str	r4, [sp, #48]	; 0x30
    DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8001184:	960d      	str	r6, [sp, #52]	; 0x34
    DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001186:	940e      	str	r4, [sp, #56]	; 0x38
    DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001188:	940f      	str	r4, [sp, #60]	; 0x3c
    DMA_Init(DMA1_Stream5, &DMA_InitStruct);
 800118a:	f7ff f9c1 	bl	8000510 <DMA_Init>

    DMA_Cmd(DMA1_Stream5, ENABLE);
 800118e:	4631      	mov	r1, r6
 8001190:	4628      	mov	r0, r5
 8001192:	f7ff f9e7 	bl	8000564 <DMA_Cmd>

    DAC_DMACmd(DAC_Channel_1, ENABLE);
 8001196:	4631      	mov	r1, r6
 8001198:	4620      	mov	r0, r4
 800119a:	f7ff f921 	bl	80003e0 <DAC_DMACmd>
}
 800119e:	b010      	add	sp, #64	; 0x40
 80011a0:	bd70      	pop	{r4, r5, r6, pc}
 80011a2:	bf00      	nop
 80011a4:	40026088 	.word	0x40026088
 80011a8:	40007408 	.word	0x40007408
 80011ac:	080053ac 	.word	0x080053ac

080011b0 <stopSine>:

void stopSine()
{
 80011b0:	b508      	push	{r3, lr}
    DMA_Cmd(DMA1_Stream5, DISABLE);
 80011b2:	2100      	movs	r1, #0
 80011b4:	4804      	ldr	r0, [pc, #16]	; (80011c8 <stopSine+0x18>)
 80011b6:	f7ff f9d5 	bl	8000564 <DMA_Cmd>

    DAC_DMACmd(DAC_Channel_1, DISABLE);
}
 80011ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    DAC_DMACmd(DAC_Channel_1, DISABLE);
 80011be:	2100      	movs	r1, #0
 80011c0:	4608      	mov	r0, r1
 80011c2:	f7ff b90d 	b.w	80003e0 <DAC_DMACmd>
 80011c6:	bf00      	nop
 80011c8:	40026088 	.word	0x40026088

080011cc <transmit>:

void transmit(uint8_t value)
{
    if (value)
 80011cc:	b118      	cbz	r0, 80011d6 <transmit+0xa>
        TIM_SetAutoreload(TIM6, 15-1); // alt: 15
 80011ce:	210e      	movs	r1, #14
    else
        TIM_SetAutoreload(TIM6, 17-1); // alt: 17
 80011d0:	4802      	ldr	r0, [pc, #8]	; (80011dc <transmit+0x10>)
 80011d2:	f7ff bd1a 	b.w	8000c0a <TIM_SetAutoreload>
 80011d6:	2110      	movs	r1, #16
 80011d8:	e7fa      	b.n	80011d0 <transmit+0x4>
 80011da:	bf00      	nop
 80011dc:	40001000 	.word	0x40001000

080011e0 <MCP_9800_init>:
#include "i2c.h"
#include "MCP9800.h"

void MCP_9800_init(void)
{
 80011e0:	4770      	bx	lr
	...

080011e4 <MCP9800_get_tmp>:
	//UB_I2C_WriteByte(I2C1, 0x90, 0x01, 0x00);	//config register: default
}

int16_t MCP9800_get_tmp(uint8_t address)
{
 80011e4:	b570      	push	{r4, r5, r6, lr}
 80011e6:	4605      	mov	r5, r0
 80011e8:	2405      	movs	r4, #5
    int16_t temp = -99;
    uint8_t timeout = 0;

    do
    {
    	uint8_t* get = UB_I2C_ReadWord(I2C1, address, 0x00);	//Temperatur auslesen
 80011ea:	4e0b      	ldr	r6, [pc, #44]	; (8001218 <MCP9800_get_tmp+0x34>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	4629      	mov	r1, r5
 80011f0:	4630      	mov	r0, r6
 80011f2:	f002 fbf1 	bl	80039d8 <UB_I2C_ReadWord>
		if(get)
 80011f6:	b138      	cbz	r0, 8001208 <MCP9800_get_tmp+0x24>
		{
			temp = (uint16_t)get[0] | ((uint16_t)get[1] << 8);
 80011f8:	7843      	ldrb	r3, [r0, #1]
 80011fa:	7800      	ldrb	r0, [r0, #0]
 80011fc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001200:	b200      	sxth	r0, r0
		}
		timeout++;
    } while ( (temp == -99) && (timeout < 5) );
 8001202:	f110 0f63 	cmn.w	r0, #99	; 0x63
 8001206:	d105      	bne.n	8001214 <MCP9800_get_tmp+0x30>
 8001208:	3c01      	subs	r4, #1
 800120a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800120e:	d1ed      	bne.n	80011ec <MCP9800_get_tmp+0x8>
 8001210:	f06f 0062 	mvn.w	r0, #98	; 0x62

    return temp;
}
 8001214:	bd70      	pop	{r4, r5, r6, pc}
 8001216:	bf00      	nop
 8001218:	40005400 	.word	0x40005400

0800121c <MS5607_init>:


// dynamisches auslesen der Kalibrierwerte
// wird hier nicht verwendet
void MS5607_init(void)
{
 800121c:	b508      	push	{r3, lr}

    // Read Calibration from Chip
    uint8_t* raw = 0;

    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA0);
 800121e:	21ee      	movs	r1, #238	; 0xee
 8001220:	22a0      	movs	r2, #160	; 0xa0
 8001222:	4837      	ldr	r0, [pc, #220]	; (8001300 <MS5607_init+0xe4>)
 8001224:	f002 fce4 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8001228:	21ee      	movs	r1, #238	; 0xee
 800122a:	4835      	ldr	r0, [pc, #212]	; (8001300 <MS5607_init+0xe4>)
 800122c:	f002 fb78 	bl	8003920 <UB_I2C_Read>
    if(raw)
 8001230:	b128      	cbz	r0, 800123e <MS5607_init+0x22>
        calibration[0] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001232:	7802      	ldrb	r2, [r0, #0]
 8001234:	7843      	ldrb	r3, [r0, #1]
 8001236:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800123a:	4a32      	ldr	r2, [pc, #200]	; (8001304 <MS5607_init+0xe8>)
 800123c:	6013      	str	r3, [r2, #0]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA2);
 800123e:	21ee      	movs	r1, #238	; 0xee
 8001240:	22a2      	movs	r2, #162	; 0xa2
 8001242:	482f      	ldr	r0, [pc, #188]	; (8001300 <MS5607_init+0xe4>)
 8001244:	f002 fcd4 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8001248:	21ee      	movs	r1, #238	; 0xee
 800124a:	482d      	ldr	r0, [pc, #180]	; (8001300 <MS5607_init+0xe4>)
 800124c:	f002 fb68 	bl	8003920 <UB_I2C_Read>
    if(raw)
 8001250:	b128      	cbz	r0, 800125e <MS5607_init+0x42>
        calibration[1] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001252:	7802      	ldrb	r2, [r0, #0]
 8001254:	7843      	ldrb	r3, [r0, #1]
 8001256:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800125a:	4a2a      	ldr	r2, [pc, #168]	; (8001304 <MS5607_init+0xe8>)
 800125c:	6053      	str	r3, [r2, #4]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA4);
 800125e:	21ee      	movs	r1, #238	; 0xee
 8001260:	22a4      	movs	r2, #164	; 0xa4
 8001262:	4827      	ldr	r0, [pc, #156]	; (8001300 <MS5607_init+0xe4>)
 8001264:	f002 fcc4 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8001268:	21ee      	movs	r1, #238	; 0xee
 800126a:	4825      	ldr	r0, [pc, #148]	; (8001300 <MS5607_init+0xe4>)
 800126c:	f002 fb58 	bl	8003920 <UB_I2C_Read>
    if(raw)
 8001270:	b128      	cbz	r0, 800127e <MS5607_init+0x62>
        calibration[2] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001272:	7802      	ldrb	r2, [r0, #0]
 8001274:	7843      	ldrb	r3, [r0, #1]
 8001276:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800127a:	4a22      	ldr	r2, [pc, #136]	; (8001304 <MS5607_init+0xe8>)
 800127c:	6093      	str	r3, [r2, #8]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA6);
 800127e:	21ee      	movs	r1, #238	; 0xee
 8001280:	22a6      	movs	r2, #166	; 0xa6
 8001282:	481f      	ldr	r0, [pc, #124]	; (8001300 <MS5607_init+0xe4>)
 8001284:	f002 fcb4 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8001288:	21ee      	movs	r1, #238	; 0xee
 800128a:	481d      	ldr	r0, [pc, #116]	; (8001300 <MS5607_init+0xe4>)
 800128c:	f002 fb48 	bl	8003920 <UB_I2C_Read>
    if(raw)
 8001290:	b128      	cbz	r0, 800129e <MS5607_init+0x82>
        calibration[3] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001292:	7802      	ldrb	r2, [r0, #0]
 8001294:	7843      	ldrb	r3, [r0, #1]
 8001296:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800129a:	4a1a      	ldr	r2, [pc, #104]	; (8001304 <MS5607_init+0xe8>)
 800129c:	60d3      	str	r3, [r2, #12]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA8);
 800129e:	21ee      	movs	r1, #238	; 0xee
 80012a0:	22a8      	movs	r2, #168	; 0xa8
 80012a2:	4817      	ldr	r0, [pc, #92]	; (8001300 <MS5607_init+0xe4>)
 80012a4:	f002 fca4 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80012a8:	21ee      	movs	r1, #238	; 0xee
 80012aa:	4815      	ldr	r0, [pc, #84]	; (8001300 <MS5607_init+0xe4>)
 80012ac:	f002 fb38 	bl	8003920 <UB_I2C_Read>
    if(raw)
 80012b0:	b128      	cbz	r0, 80012be <MS5607_init+0xa2>
        calibration[4] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80012b2:	7802      	ldrb	r2, [r0, #0]
 80012b4:	7843      	ldrb	r3, [r0, #1]
 80012b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012ba:	4a12      	ldr	r2, [pc, #72]	; (8001304 <MS5607_init+0xe8>)
 80012bc:	6113      	str	r3, [r2, #16]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xAA);
 80012be:	21ee      	movs	r1, #238	; 0xee
 80012c0:	22aa      	movs	r2, #170	; 0xaa
 80012c2:	480f      	ldr	r0, [pc, #60]	; (8001300 <MS5607_init+0xe4>)
 80012c4:	f002 fc94 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80012c8:	21ee      	movs	r1, #238	; 0xee
 80012ca:	480d      	ldr	r0, [pc, #52]	; (8001300 <MS5607_init+0xe4>)
 80012cc:	f002 fb28 	bl	8003920 <UB_I2C_Read>
    if(raw)
 80012d0:	b128      	cbz	r0, 80012de <MS5607_init+0xc2>
        calibration[5] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80012d2:	7802      	ldrb	r2, [r0, #0]
 80012d4:	7843      	ldrb	r3, [r0, #1]
 80012d6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <MS5607_init+0xe8>)
 80012dc:	6153      	str	r3, [r2, #20]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xAC);
 80012de:	21ee      	movs	r1, #238	; 0xee
 80012e0:	22ac      	movs	r2, #172	; 0xac
 80012e2:	4807      	ldr	r0, [pc, #28]	; (8001300 <MS5607_init+0xe4>)
 80012e4:	f002 fc84 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80012e8:	21ee      	movs	r1, #238	; 0xee
 80012ea:	4805      	ldr	r0, [pc, #20]	; (8001300 <MS5607_init+0xe4>)
 80012ec:	f002 fb18 	bl	8003920 <UB_I2C_Read>
    if(raw)
 80012f0:	b128      	cbz	r0, 80012fe <MS5607_init+0xe2>
        calibration[6] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80012f2:	7802      	ldrb	r2, [r0, #0]
 80012f4:	7843      	ldrb	r3, [r0, #1]
 80012f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012fa:	4a02      	ldr	r2, [pc, #8]	; (8001304 <MS5607_init+0xe8>)
 80012fc:	6193      	str	r3, [r2, #24]
 80012fe:	bd08      	pop	{r3, pc}
 8001300:	40005400 	.word	0x40005400
 8001304:	2000040c 	.word	0x2000040c

08001308 <MS5607_get_pressure>:

    return;
}

void MS5607_get_pressure(uint16_t* pressure, int16_t* temperature) // P[mbar] = pressure
{
 8001308:	e92d 4dff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
    UB_I2C_WriteCommand(I2C1, 0xEE, 0x48);   // Convert D1, max resolution
 800130c:	2248      	movs	r2, #72	; 0x48
{
 800130e:	4605      	mov	r5, r0
 8001310:	4688      	mov	r8, r1
    UB_I2C_WriteCommand(I2C1, 0xEE, 0x48);   // Convert D1, max resolution
 8001312:	4877      	ldr	r0, [pc, #476]	; (80014f0 <MS5607_get_pressure+0x1e8>)
 8001314:	21ee      	movs	r1, #238	; 0xee
 8001316:	f002 fc6b 	bl	8003bf0 <UB_I2C_WriteCommand>

    // 10 ms warten, bis messung fertig
    for(volatile int i = 0; i < 0xFFFF; i++)
 800131a:	2300      	movs	r3, #0
 800131c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001320:	9302      	str	r3, [sp, #8]
 8001322:	9b02      	ldr	r3, [sp, #8]
 8001324:	4293      	cmp	r3, r2
 8001326:	f340 80d4 	ble.w	80014d2 <MS5607_get_pressure+0x1ca>
    {

    }

    UB_I2C_WriteCommand(I2C1, 0xEE, 0x00);   // Read ADC
 800132a:	21ee      	movs	r1, #238	; 0xee
 800132c:	2200      	movs	r2, #0
 800132e:	4870      	ldr	r0, [pc, #448]	; (80014f0 <MS5607_get_pressure+0x1e8>)
 8001330:	f002 fc5e 	bl	8003bf0 <UB_I2C_WriteCommand>
    uint8_t* raw = UB_I2C_Read24b(I2C1, 0xEE);
 8001334:	21ee      	movs	r1, #238	; 0xee
 8001336:	486e      	ldr	r0, [pc, #440]	; (80014f0 <MS5607_get_pressure+0x1e8>)
 8001338:	f002 fbee 	bl	8003b18 <UB_I2C_Read24b>
    uint32_t D1 = 0;
    if(raw)
 800133c:	2800      	cmp	r0, #0
 800133e:	f000 80cc 	beq.w	80014da <MS5607_get_pressure+0x1d2>
    {
        D1 = ((uint32_t)raw[0] << 16) | ((uint32_t)raw[1] << 8)| ((uint32_t)raw[2]);
 8001342:	7844      	ldrb	r4, [r0, #1]
 8001344:	7803      	ldrb	r3, [r0, #0]
 8001346:	0224      	lsls	r4, r4, #8
 8001348:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800134c:	7884      	ldrb	r4, [r0, #2]
 800134e:	431c      	orrs	r4, r3
    }



    UB_I2C_WriteCommand(I2C1, 0xEE, 0x58);   // Convert D2, max resolution
 8001350:	2258      	movs	r2, #88	; 0x58
 8001352:	21ee      	movs	r1, #238	; 0xee
 8001354:	4866      	ldr	r0, [pc, #408]	; (80014f0 <MS5607_get_pressure+0x1e8>)
 8001356:	f002 fc4b 	bl	8003bf0 <UB_I2C_WriteCommand>

    // 10 ms warten, bis messung fertig
    for(volatile int i = 0; i < 0xFFFF; i++)
 800135a:	2300      	movs	r3, #0
 800135c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001360:	9303      	str	r3, [sp, #12]
 8001362:	9b03      	ldr	r3, [sp, #12]
 8001364:	4293      	cmp	r3, r2
 8001366:	f340 80ba 	ble.w	80014de <MS5607_get_pressure+0x1d6>
    {

    }

    UB_I2C_WriteCommand(I2C1, 0xEE, 0x00);   // Read ADC
 800136a:	21ee      	movs	r1, #238	; 0xee
 800136c:	2200      	movs	r2, #0
 800136e:	4860      	ldr	r0, [pc, #384]	; (80014f0 <MS5607_get_pressure+0x1e8>)
 8001370:	f002 fc3e 	bl	8003bf0 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read24b(I2C1, 0xEE);
 8001374:	21ee      	movs	r1, #238	; 0xee
 8001376:	485e      	ldr	r0, [pc, #376]	; (80014f0 <MS5607_get_pressure+0x1e8>)
 8001378:	f002 fbce 	bl	8003b18 <UB_I2C_Read24b>

    uint32_t D2 = 0;
    if(raw)
 800137c:	b130      	cbz	r0, 800138c <MS5607_get_pressure+0x84>
    {
        D2 = ((uint32_t)raw[0] << 16) | ((uint32_t)raw[1] << 8)| ((uint32_t)raw[2]);
 800137e:	7843      	ldrb	r3, [r0, #1]
 8001380:	7802      	ldrb	r2, [r0, #0]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	7880      	ldrb	r0, [r0, #2]
 8001386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800138a:	4318      	orrs	r0, r3
    }

    int64_t dT = (int32_t)D2 - ((int32_t)calibration[5] * 256);
 800138c:	4a59      	ldr	r2, [pc, #356]	; (80014f4 <MS5607_get_pressure+0x1ec>)
 800138e:	6953      	ldr	r3, [r2, #20]
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 8001390:	f8d2 e018 	ldr.w	lr, [r2, #24]
    int64_t dT = (int32_t)D2 - ((int32_t)calibration[5] * 256);
 8001394:	eba0 2303 	sub.w	r3, r0, r3, lsl #8
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 8001398:	fbae 0103 	umull	r0, r1, lr, r3
    int64_t dT = (int32_t)D2 - ((int32_t)calibration[5] * 256);
 800139c:	17df      	asrs	r7, r3, #31
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 800139e:	fb0e 1107 	mla	r1, lr, r7, r1
 80013a2:	2800      	cmp	r0, #0
 80013a4:	f171 0600 	sbcs.w	r6, r1, #0
 80013a8:	4696      	mov	lr, r2
 80013aa:	da03      	bge.n	80013b4 <MS5607_get_pressure+0xac>
 80013ac:	2700      	movs	r7, #0
 80013ae:	4e52      	ldr	r6, [pc, #328]	; (80014f8 <MS5607_get_pressure+0x1f0>)
 80013b0:	1980      	adds	r0, r0, r6
 80013b2:	4179      	adcs	r1, r7

    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 80013b4:	f8de 6010 	ldr.w	r6, [lr, #16]
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 80013b8:	0dc2      	lsrs	r2, r0, #23
    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 80013ba:	fb83 6706 	smull	r6, r7, r3, r6
 80013be:	2e00      	cmp	r6, #0
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 80013c0:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 80013c4:	f177 0100 	sbcs.w	r1, r7, #0
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 80013c8:	f502 62fa 	add.w	r2, r2, #2000	; 0x7d0
    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 80013cc:	da02      	bge.n	80013d4 <MS5607_get_pressure+0xcc>
 80013ce:	363f      	adds	r6, #63	; 0x3f
 80013d0:	f147 0700 	adc.w	r7, r7, #0
 80013d4:	09b0      	lsrs	r0, r6, #6
 80013d6:	ea40 6087 	orr.w	r0, r0, r7, lsl #26
 80013da:	11b9      	asrs	r1, r7, #6
 80013dc:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 80013e0:	f8de 6008 	ldr.w	r6, [lr, #8]
 80013e4:	fbe7 0106 	umlal	r0, r1, r7, r6
 80013e8:	e9cd 0100 	strd	r0, r1, [sp]
    int64_t SENS = (int64_t)calibration[1] * (1 << 16) + ((int32_t)calibration[3] * dT) / (1 << 7);
 80013ec:	f8de 000c 	ldr.w	r0, [lr, #12]
 80013f0:	fb83 0100 	smull	r0, r1, r3, r0
 80013f4:	2800      	cmp	r0, #0
 80013f6:	f171 0600 	sbcs.w	r6, r1, #0
 80013fa:	da02      	bge.n	8001402 <MS5607_get_pressure+0xfa>
 80013fc:	307f      	adds	r0, #127	; 0x7f
 80013fe:	f141 0100 	adc.w	r1, r1, #0
 8001402:	ea4f 1ad0 	mov.w	sl, r0, lsr #7
 8001406:	ea4a 6a41 	orr.w	sl, sl, r1, lsl #25
 800140a:	ea4f 1be1 	mov.w	fp, r1, asr #7
 800140e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001412:	f8de 0004 	ldr.w	r0, [lr, #4]

    int64_t T2 = 0;
    int32_t OFF2 = 0;
    int32_t SENS2 = 0;

    if (TEMP < 2000)
 8001416:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
    int64_t SENS = (int64_t)calibration[1] * (1 << 16) + ((int32_t)calibration[3] * dT) / (1 << 7);
 800141a:	fbe1 ab00 	umlal	sl, fp, r1, r0
    if (TEMP < 2000)
 800141e:	da62      	bge.n	80014e6 <MS5607_get_pressure+0x1de>
    {
        T2 = dT * dT / (1 << 31);
 8001420:	fb83 0103 	smull	r0, r1, r3, r3
 8001424:	2800      	cmp	r0, #0
 8001426:	f171 0300 	sbcs.w	r3, r1, #0
 800142a:	da04      	bge.n	8001436 <MS5607_get_pressure+0x12e>
 800142c:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8001430:	2700      	movs	r7, #0
 8001432:	1980      	adds	r0, r0, r6
 8001434:	4179      	adcs	r1, r7
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 8001436:	233d      	movs	r3, #61	; 0x3d
        T2 = dT * dT / (1 << 31);
 8001438:	ea4f 7ed0 	mov.w	lr, r0, lsr #31
 800143c:	ea4e 0e41 	orr.w	lr, lr, r1, lsl #1
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 8001440:	f5a2 61fa 	sub.w	r1, r2, #2000	; 0x7d0
 8001444:	434b      	muls	r3, r1
        SENS2 = 2 * (TEMP - 2000) * (TEMP - 2000);
 8001446:	0048      	lsls	r0, r1, #1
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 8001448:	434b      	muls	r3, r1
        SENS2 = 2 * (TEMP - 2000) * (TEMP - 2000);
 800144a:	4341      	muls	r1, r0

        if (TEMP < -1500)
 800144c:	482b      	ldr	r0, [pc, #172]	; (80014fc <MS5607_get_pressure+0x1f4>)
        T2 = dT * dT / (1 << 31);
 800144e:	f1ce 0e00 	rsb	lr, lr, #0
        if (TEMP < -1500)
 8001452:	4282      	cmp	r2, r0
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 8001454:	ea4f 1323 	mov.w	r3, r3, asr #4
        if (TEMP < -1500)
 8001458:	da08      	bge.n	800146c <MS5607_get_pressure+0x164>
        {
            OFF2 = OFF2 + 15 * (TEMP + 1500)* (TEMP + 1500);
 800145a:	f202 50dc 	addw	r0, r2, #1500	; 0x5dc
 800145e:	ebc0 1600 	rsb	r6, r0, r0, lsl #4
 8001462:	fb00 3306 	mla	r3, r0, r6, r3
            SENS2 = SENS2 + 8 * (TEMP + 1500)* (TEMP + 1500);
 8001466:	00c6      	lsls	r6, r0, #3
 8001468:	fb00 1106 	mla	r1, r0, r6, r1
        }
    }

    TEMP = TEMP - T2;
    OFF = OFF - OFF2;
    SENS = SENS - SENS2;
 800146c:	ebba 0a01 	subs.w	sl, sl, r1
 8001470:	eb6b 7be1 	sbc.w	fp, fp, r1, asr #31


    int32_t P = (D1 * SENS / (1 << 21) - OFF) / (1 << 15);
 8001474:	fbaa 0104 	umull	r0, r1, sl, r4
 8001478:	fb04 110b 	mla	r1, r4, fp, r1
 800147c:	2800      	cmp	r0, #0
 800147e:	f171 0400 	sbcs.w	r4, r1, #0
 8001482:	da03      	bge.n	800148c <MS5607_get_pressure+0x184>
 8001484:	2700      	movs	r7, #0
 8001486:	4e1e      	ldr	r6, [pc, #120]	; (8001500 <MS5607_get_pressure+0x1f8>)
 8001488:	1980      	adds	r0, r0, r6
 800148a:	4179      	adcs	r1, r7
 800148c:	0d46      	lsrs	r6, r0, #21
 800148e:	ea46 26c1 	orr.w	r6, r6, r1, lsl #11
 8001492:	154f      	asrs	r7, r1, #21
    OFF = OFF - OFF2;
 8001494:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001498:	1ac0      	subs	r0, r0, r3
 800149a:	eb61 71e3 	sbc.w	r1, r1, r3, asr #31
    int32_t P = (D1 * SENS / (1 << 21) - OFF) / (1 << 15);
 800149e:	1a30      	subs	r0, r6, r0
 80014a0:	eb67 0101 	sbc.w	r1, r7, r1
 80014a4:	2800      	cmp	r0, #0
 80014a6:	f171 0300 	sbcs.w	r3, r1, #0
 80014aa:	da04      	bge.n	80014b6 <MS5607_get_pressure+0x1ae>
 80014ac:	f647 76ff 	movw	r6, #32767	; 0x7fff
 80014b0:	2700      	movs	r7, #0
 80014b2:	1980      	adds	r0, r0, r6
 80014b4:	4179      	adcs	r1, r7
 80014b6:	0bc3      	lsrs	r3, r0, #15
 80014b8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    P/=100;
 80014bc:	2164      	movs	r1, #100	; 0x64
 80014be:	fb93 f3f1 	sdiv	r3, r3, r1
    TEMP = TEMP - T2;
 80014c2:	eba2 020e 	sub.w	r2, r2, lr
    *pressure = (uint16_t)P;
 80014c6:	802b      	strh	r3, [r5, #0]
    *temperature = TEMP;
 80014c8:	f8a8 2000 	strh.w	r2, [r8]

    /* return P; */
}
 80014cc:	b004      	add	sp, #16
 80014ce:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
    for(volatile int i = 0; i < 0xFFFF; i++)
 80014d2:	9b02      	ldr	r3, [sp, #8]
 80014d4:	3301      	adds	r3, #1
 80014d6:	9302      	str	r3, [sp, #8]
 80014d8:	e723      	b.n	8001322 <MS5607_get_pressure+0x1a>
    uint32_t D1 = 0;
 80014da:	4604      	mov	r4, r0
 80014dc:	e738      	b.n	8001350 <MS5607_get_pressure+0x48>
    for(volatile int i = 0; i < 0xFFFF; i++)
 80014de:	9b03      	ldr	r3, [sp, #12]
 80014e0:	3301      	adds	r3, #1
 80014e2:	9303      	str	r3, [sp, #12]
 80014e4:	e73d      	b.n	8001362 <MS5607_get_pressure+0x5a>
    int32_t SENS2 = 0;
 80014e6:	2100      	movs	r1, #0
    int32_t OFF2 = 0;
 80014e8:	460b      	mov	r3, r1
    int64_t T2 = 0;
 80014ea:	468e      	mov	lr, r1
 80014ec:	e7be      	b.n	800146c <MS5607_get_pressure+0x164>
 80014ee:	bf00      	nop
 80014f0:	40005400 	.word	0x40005400
 80014f4:	2000040c 	.word	0x2000040c
 80014f8:	007fffff 	.word	0x007fffff
 80014fc:	fffffa24 	.word	0xfffffa24
 8001500:	001fffff 	.word	0x001fffff

08001504 <InitRingBuffer>:
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
}

void InitRingBuffer (RingBuffer_t * ptr2Buffer)
{
  ptr2Buffer->writePosition = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
  ptr2Buffer->readPosition = 0;
 800150a:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800150e:	4770      	bx	lr

08001510 <RingBufferRead>:
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
 8001510:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
}

RingBufferError_t RingBufferRead(RingBuffer_t * const ptr2Buffer, char * ptr2Chr)
{
  if ( FillState(ptr2Buffer) == 0U )
 8001514:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 8001518:	429a      	cmp	r2, r3
  {
    return BUFFER_EMPTY;
  } else
  {
    *ptr2Chr = ptr2Buffer->chBuffer[ptr2Buffer->readPosition++ & BUFFER_MASK];
 800151a:	bf1f      	itttt	ne
 800151c:	1c5a      	addne	r2, r3, #1
 800151e:	f8c0 2104 	strne.w	r2, [r0, #260]	; 0x104
 8001522:	b2db      	uxtbne	r3, r3
 8001524:	5cc3      	ldrbne	r3, [r0, r3]
    return NO_ERROR;
 8001526:	bf1a      	itte	ne
 8001528:	2000      	movne	r0, #0
    *ptr2Chr = ptr2Buffer->chBuffer[ptr2Buffer->readPosition++ & BUFFER_MASK];
 800152a:	700b      	strbne	r3, [r1, #0]
    return BUFFER_EMPTY;
 800152c:	2001      	moveq	r0, #1
  }
}
 800152e:	4770      	bx	lr

08001530 <RingBufferWrite>:
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
 8001530:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8001534:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
 8001538:	1a9a      	subs	r2, r3, r2

RingBufferError_t RingBufferWrite(RingBuffer_t * const ptr2Buffer, char const theChr)
{
  if( FillState(ptr2Buffer) < BUFFER_DIM )
 800153a:	2aff      	cmp	r2, #255	; 0xff
  {
    ptr2Buffer->chBuffer[ptr2Buffer->writePosition++ & BUFFER_MASK] = theChr;
 800153c:	bf9f      	itttt	ls
 800153e:	1c5a      	addls	r2, r3, #1
 8001540:	b2db      	uxtbls	r3, r3
 8001542:	f8c0 2100 	strls.w	r2, [r0, #256]	; 0x100
 8001546:	54c1      	strbls	r1, [r0, r3]

    return BUFFER_FULL;
 8001548:	bf94      	ite	ls
 800154a:	2002      	movls	r0, #2
  } else
  {
    return NO_ERROR;
 800154c:	2000      	movhi	r0, #0
  }
}
 800154e:	4770      	bx	lr

08001550 <disk_initialize>:
)
{
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8001550:	2801      	cmp	r0, #1
{
 8001552:	b508      	push	{r3, lr}
	switch (pdrv) {
 8001554:	d00b      	beq.n	800156e <disk_initialize+0x1e>
 8001556:	d307      	bcc.n	8001568 <disk_initialize+0x18>
 8001558:	2802      	cmp	r0, #2
 800155a:	d10b      	bne.n	8001574 <disk_initialize+0x24>
	case ATA :
		result = ATA_disk_initialize();
 800155c:	f001 f87d 	bl	800265a <ATA_disk_initialize>
		// translate the reslut code here
		if(result==0) {
		  stat=0;
		}
		else {
		  stat=STA_NOINIT;
 8001560:	3000      	adds	r0, #0
 8001562:	bf18      	it	ne
 8001564:	2001      	movne	r0, #1
 8001566:	bd08      	pop	{r3, pc}
		}

		return stat;

	case MMC :
		result = MMC_disk_initialize();
 8001568:	f001 fe1a 	bl	80031a0 <MMC_disk_initialize>
 800156c:	e7f8      	b.n	8001560 <disk_initialize+0x10>
		}

		return stat;

	case USB :
		result = USB_disk_initialize();
 800156e:	f002 f96d 	bl	800384c <USB_disk_initialize>
 8001572:	e7f5      	b.n	8001560 <disk_initialize+0x10>
		  stat=STA_NOINIT;
		}

		return stat;
	}
	return STA_NOINIT;
 8001574:	2001      	movs	r0, #1
}
 8001576:	bd08      	pop	{r3, pc}

08001578 <disk_status>:
)
{
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8001578:	2801      	cmp	r0, #1
{
 800157a:	b508      	push	{r3, lr}
	switch (pdrv) {
 800157c:	d00c      	beq.n	8001598 <disk_status+0x20>
 800157e:	d308      	bcc.n	8001592 <disk_status+0x1a>
 8001580:	2802      	cmp	r0, #2
 8001582:	d10c      	bne.n	800159e <disk_status+0x26>
	case ATA :
		result = ATA_disk_status();
 8001584:	f001 f86c 	bl	8002660 <ATA_disk_status>

		// translate the reslut code here
		if(result==0) {
 8001588:	b908      	cbnz	r0, 800158e <disk_status+0x16>
		  stat=0;
 800158a:	2000      	movs	r0, #0
 800158c:	bd08      	pop	{r3, pc}
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 800158e:	2003      	movs	r0, #3
 8001590:	bd08      	pop	{r3, pc}
		}

		return stat;

	case MMC :
		result = MMC_disk_status();
 8001592:	f001 fa52 	bl	8002a3a <MMC_disk_status>
 8001596:	e7f7      	b.n	8001588 <disk_status+0x10>
		}

		return stat;

	case USB :
		result = USB_disk_status();
 8001598:	f002 f95b 	bl	8003852 <USB_disk_status>
 800159c:	e7f4      	b.n	8001588 <disk_status+0x10>
		  stat=STA_NODISK | STA_NOINIT;
		}

		return stat;
	}
	return STA_NOINIT;
 800159e:	2001      	movs	r0, #1
}
 80015a0:	bd08      	pop	{r3, pc}

080015a2 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address (LBA) */
	BYTE count		/* Number of sectors to read (1..128) */
)
{
 80015a2:	b510      	push	{r4, lr}
 80015a4:	4604      	mov	r4, r0
	DRESULT res;
	int result;

	switch (pdrv) {
 80015a6:	2c01      	cmp	r4, #1
{
 80015a8:	4608      	mov	r0, r1
 80015aa:	4611      	mov	r1, r2
 80015ac:	461a      	mov	r2, r3
	switch (pdrv) {
 80015ae:	d00b      	beq.n	80015c8 <disk_read+0x26>
 80015b0:	d307      	bcc.n	80015c2 <disk_read+0x20>
 80015b2:	2c02      	cmp	r4, #2
 80015b4:	d10b      	bne.n	80015ce <disk_read+0x2c>
	case ATA :
		// translate the arguments here

		result = ATA_disk_read(buff, sector, count);
 80015b6:	f001 f856 	bl	8002666 <ATA_disk_read>
		// translate the reslut code here
		if(result==0) {
		  res=RES_OK;
		}
		else {
		  res=RES_ERROR;
 80015ba:	3000      	adds	r0, #0
 80015bc:	bf18      	it	ne
 80015be:	2001      	movne	r0, #1
 80015c0:	bd10      	pop	{r4, pc}
		return res;

	case MMC :
		// translate the arguments here

		result = MMC_disk_read(buff, sector, count);
 80015c2:	f002 f927 	bl	8003814 <MMC_disk_read>
 80015c6:	e7f8      	b.n	80015ba <disk_read+0x18>
		return res;

	case USB :
		// translate the arguments here

		result = USB_disk_read(buff, sector, count);
 80015c8:	f002 f946 	bl	8003858 <USB_disk_read>
 80015cc:	e7f5      	b.n	80015ba <disk_read+0x18>
		  res=RES_ERROR;
		}

		return res;
	}
	return RES_PARERR;
 80015ce:	2004      	movs	r0, #4
}
 80015d0:	bd10      	pop	{r4, pc}

080015d2 <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber (0..) */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address (LBA) */
	BYTE count			/* Number of sectors to write (1..128) */
)
{
 80015d2:	b510      	push	{r4, lr}
 80015d4:	4604      	mov	r4, r0
	DRESULT res;
	int result;

	switch (pdrv) {
 80015d6:	2c01      	cmp	r4, #1
{
 80015d8:	4608      	mov	r0, r1
 80015da:	4611      	mov	r1, r2
 80015dc:	461a      	mov	r2, r3
	switch (pdrv) {
 80015de:	d00b      	beq.n	80015f8 <disk_write+0x26>
 80015e0:	d307      	bcc.n	80015f2 <disk_write+0x20>
 80015e2:	2c02      	cmp	r4, #2
 80015e4:	d10b      	bne.n	80015fe <disk_write+0x2c>
	case ATA :
		// translate the arguments here

		result = ATA_disk_write(buff, sector, count);
 80015e6:	f001 f841 	bl	800266c <ATA_disk_write>
		// translate the reslut code here
		if(result==0) {
		  res=RES_OK;
		}
		else {
		  res=RES_ERROR;
 80015ea:	3000      	adds	r0, #0
 80015ec:	bf18      	it	ne
 80015ee:	2001      	movne	r0, #1
 80015f0:	bd10      	pop	{r4, pc}
		return res;

	case MMC :
		// translate the arguments here

		result = MMC_disk_write(buff, sector, count);
 80015f2:	f002 f83b 	bl	800366c <MMC_disk_write>
 80015f6:	e7f8      	b.n	80015ea <disk_write+0x18>
		return res;

	case USB :
		// translate the arguments here

		result = USB_disk_write(buff, sector, count);
 80015f8:	f002 f931 	bl	800385e <USB_disk_write>
 80015fc:	e7f5      	b.n	80015ea <disk_write+0x18>
		  res=RES_ERROR;
		}

		return res;
	}
	return RES_PARERR;
 80015fe:	2004      	movs	r0, #4
}
 8001600:	bd10      	pop	{r4, pc}
	...

08001604 <get_fattime>:
			| (9UL << 16)	      // Day = 9
			| (22U << 11)	      // Hour = 22
			| (30U << 5)	      // Min = 30
			| (0U >> 1)	      // Sec = 0
			;
}
 8001604:	4800      	ldr	r0, [pc, #0]	; (8001608 <get_fattime+0x4>)
 8001606:	4770      	bx	lr
 8001608:	3449b3c0 	.word	0x3449b3c0

0800160c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800160c:	b508      	push	{r3, lr}
 800160e:	4603      	mov	r3, r0
	DRESULT res;
	int result;

	switch (pdrv) {
 8001610:	2b01      	cmp	r3, #1
{
 8001612:	4608      	mov	r0, r1
 8001614:	4611      	mov	r1, r2
	switch (pdrv) {
 8001616:	d00b      	beq.n	8001630 <disk_ioctl+0x24>
 8001618:	d307      	bcc.n	800162a <disk_ioctl+0x1e>
 800161a:	2b02      	cmp	r3, #2
 800161c:	d10b      	bne.n	8001636 <disk_ioctl+0x2a>
	case ATA :
		// pre-process here

		result = ATA_disk_ioctl(cmd, buff);
 800161e:	f001 f828 	bl	8002672 <ATA_disk_ioctl>
		// post-process here
		if(result==0) {
		  res=RES_OK;
		}
		else {
		  res=RES_ERROR;
 8001622:	3000      	adds	r0, #0
 8001624:	bf18      	it	ne
 8001626:	2001      	movne	r0, #1
 8001628:	bd08      	pop	{r3, pc}
		return res;

	case MMC :
		// pre-process here

		result = MMC_disk_ioctl(cmd, buff);
 800162a:	f001 f9d3 	bl	80029d4 <MMC_disk_ioctl>
 800162e:	e7f8      	b.n	8001622 <disk_ioctl+0x16>
		return res;

	case USB :
		// pre-process here

		result = USB_disk_ioctl(cmd, buff);
 8001630:	f002 f918 	bl	8003864 <USB_disk_ioctl>
 8001634:	e7f5      	b.n	8001622 <disk_ioctl+0x16>
		  res=RES_ERROR;
		}

		return res;
	}
	return RES_PARERR;
 8001636:	2004      	movs	r0, #4
}
 8001638:	bd08      	pop	{r3, pc}

0800163a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800163a:	3801      	subs	r0, #1
 800163c:	440a      	add	r2, r1
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800163e:	4291      	cmp	r1, r2
 8001640:	d100      	bne.n	8001644 <mem_cpy+0xa>
		*d++ = *s++;
}
 8001642:	4770      	bx	lr
		*d++ = *s++;
 8001644:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001648:	f800 3f01 	strb.w	r3, [r0, #1]!
 800164c:	e7f7      	b.n	800163e <mem_cpy+0x4>

0800164e <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800164e:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8001650:	b180      	cbz	r0, 8001674 <validate+0x26>
 8001652:	6803      	ldr	r3, [r0, #0]
 8001654:	b173      	cbz	r3, 8001674 <validate+0x26>
 8001656:	781a      	ldrb	r2, [r3, #0]
 8001658:	b162      	cbz	r2, 8001674 <validate+0x26>
 800165a:	88d9      	ldrh	r1, [r3, #6]
 800165c:	8882      	ldrh	r2, [r0, #4]
 800165e:	4291      	cmp	r1, r2
 8001660:	d108      	bne.n	8001674 <validate+0x26>
		return FR_INVALID_OBJECT;

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 8001662:	7858      	ldrb	r0, [r3, #1]
 8001664:	f7ff ff88 	bl	8001578 <disk_status>
 8001668:	f010 0f01 	tst.w	r0, #1
		return FR_NOT_READY;

	return FR_OK;
 800166c:	bf14      	ite	ne
 800166e:	2003      	movne	r0, #3
 8001670:	2000      	moveq	r0, #0
 8001672:	bd08      	pop	{r3, pc}
		return FR_INVALID_OBJECT;
 8001674:	2009      	movs	r0, #9
}
 8001676:	bd08      	pop	{r3, pc}

08001678 <ld_clust.isra.0>:
	cl = LD_WORD(dir+DIR_FstClusLO);
 8001678:	7eca      	ldrb	r2, [r1, #27]
 800167a:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32)
 800167c:	2803      	cmp	r0, #3
	cl = LD_WORD(dir+DIR_FstClusLO);
 800167e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8001682:	bf01      	itttt	eq
 8001684:	7d48      	ldrbeq	r0, [r1, #21]
 8001686:	7d0a      	ldrbeq	r2, [r1, #20]
 8001688:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 800168c:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8001690:	4618      	mov	r0, r3
 8001692:	4770      	bx	lr

08001694 <check_fs>:
{
 8001694:	b510      	push	{r4, lr}
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8001696:	460a      	mov	r2, r1
{
 8001698:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 800169a:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800169e:	2301      	movs	r3, #1
 80016a0:	7840      	ldrb	r0, [r0, #1]
 80016a2:	f7ff ff7e 	bl	80015a2 <disk_read>
 80016a6:	b9c0      	cbnz	r0, 80016da <check_fs+0x46>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 80016a8:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80016ac:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 80016b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80016b4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d110      	bne.n	80016de <check_fs+0x4a>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80016bc:	f8d4 306a 	ldr.w	r3, [r4, #106]	; 0x6a
 80016c0:	4a08      	ldr	r2, [pc, #32]	; (80016e4 <check_fs+0x50>)
 80016c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d00a      	beq.n	80016e0 <check_fs+0x4c>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 80016ca:	f8d4 0086 	ldr.w	r0, [r4, #134]	; 0x86
 80016ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 80016d2:	1a80      	subs	r0, r0, r2
 80016d4:	bf18      	it	ne
 80016d6:	2001      	movne	r0, #1
 80016d8:	bd10      	pop	{r4, pc}
 80016da:	2003      	movs	r0, #3
 80016dc:	bd10      	pop	{r4, pc}
		return 2;
 80016de:	2002      	movs	r0, #2
}
 80016e0:	bd10      	pop	{r4, pc}
 80016e2:	bf00      	nop
 80016e4:	00544146 	.word	0x00544146

080016e8 <chk_mounted>:
{
 80016e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TCHAR *p = *path;
 80016ea:	6803      	ldr	r3, [r0, #0]
{
 80016ec:	4616      	mov	r6, r2
	vol = p[0] - '0';					/* Is there a drive number? */
 80016ee:	781d      	ldrb	r5, [r3, #0]
 80016f0:	3d30      	subs	r5, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 80016f2:	2d09      	cmp	r5, #9
 80016f4:	d81e      	bhi.n	8001734 <chk_mounted+0x4c>
 80016f6:	785a      	ldrb	r2, [r3, #1]
 80016f8:	2a3a      	cmp	r2, #58	; 0x3a
 80016fa:	d11b      	bne.n	8001734 <chk_mounted+0x4c>
		p += 2; *path = p;				/* Return pointer to the path name */
 80016fc:	3302      	adds	r3, #2
 80016fe:	6003      	str	r3, [r0, #0]
	*rfs = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	600b      	str	r3, [r1, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 8001704:	2d00      	cmp	r5, #0
 8001706:	f040 80ed 	bne.w	80018e4 <chk_mounted+0x1fc>
	fs = FatFs[vol];					/* Get corresponding file system object */
 800170a:	4b7c      	ldr	r3, [pc, #496]	; (80018fc <chk_mounted+0x214>)
 800170c:	681c      	ldr	r4, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800170e:	2c00      	cmp	r4, #0
 8001710:	f000 80ea 	beq.w	80018e8 <chk_mounted+0x200>
	*rfs = fs;							/* Return pointer to the corresponding file system object */
 8001714:	600c      	str	r4, [r1, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8001716:	7823      	ldrb	r3, [r4, #0]
 8001718:	b173      	cbz	r3, 8001738 <chk_mounted+0x50>
		stat = disk_status(fs->drv);
 800171a:	7860      	ldrb	r0, [r4, #1]
 800171c:	f7ff ff2c 	bl	8001578 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 8001720:	07c7      	lsls	r7, r0, #31
 8001722:	d409      	bmi.n	8001738 <chk_mounted+0x50>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8001724:	2e00      	cmp	r6, #0
 8001726:	f000 80e1 	beq.w	80018ec <chk_mounted+0x204>
 800172a:	0740      	lsls	r0, r0, #29
 800172c:	f140 80e0 	bpl.w	80018f0 <chk_mounted+0x208>
				return FR_WRITE_PROTECTED;
 8001730:	200a      	movs	r0, #10
 8001732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		vol = 0;						/* Use drive 0 */
 8001734:	2500      	movs	r5, #0
 8001736:	e7e3      	b.n	8001700 <chk_mounted+0x18>
	fs->fs_type = 0;					/* Clear the file system object */
 8001738:	2000      	movs	r0, #0
 800173a:	7020      	strb	r0, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800173c:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800173e:	f7ff ff07 	bl	8001550 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8001742:	07c1      	lsls	r1, r0, #31
 8001744:	f100 80d6 	bmi.w	80018f4 <chk_mounted+0x20c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8001748:	b10e      	cbz	r6, 800174e <chk_mounted+0x66>
 800174a:	0742      	lsls	r2, r0, #29
 800174c:	d4f0      	bmi.n	8001730 <chk_mounted+0x48>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 800174e:	2100      	movs	r1, #0
 8001750:	4620      	mov	r0, r4
 8001752:	f7ff ff9f 	bl	8001694 <check_fs>
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 8001756:	2801      	cmp	r0, #1
 8001758:	f040 80b0 	bne.w	80018bc <chk_mounted+0x1d4>
		if (tbl[4]) {						/* Is the partition existing? */
 800175c:	f894 31f6 	ldrb.w	r3, [r4, #502]	; 0x1f6
 8001760:	b90b      	cbnz	r3, 8001766 <chk_mounted+0x7e>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8001762:	200d      	movs	r0, #13
 8001764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 8001766:	f8d4 51fa 	ldr.w	r5, [r4, #506]	; 0x1fa
			fmt = check_fs(fs, bsect);		/* Check the partition */
 800176a:	4620      	mov	r0, r4
 800176c:	4629      	mov	r1, r5
 800176e:	f7ff ff91 	bl	8001694 <check_fs>
	if (fmt == 3) return FR_DISK_ERR;
 8001772:	2803      	cmp	r0, #3
 8001774:	f000 80c0 	beq.w	80018f8 <chk_mounted+0x210>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8001778:	2800      	cmp	r0, #0
 800177a:	d1f2      	bne.n	8001762 <chk_mounted+0x7a>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800177c:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8001780:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8001784:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001788:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800178c:	d1e9      	bne.n	8001762 <chk_mounted+0x7a>
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 800178e:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8001792:	f894 204a 	ldrb.w	r2, [r4, #74]	; 0x4a
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 8001796:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 800179a:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 800179e:	bf08      	it	eq
 80017a0:	6da2      	ldreq	r2, [r4, #88]	; 0x58
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 80017a2:	1e43      	subs	r3, r0, #1
 80017a4:	2b01      	cmp	r3, #1
	fs->fsize = fasize;
 80017a6:	61e2      	str	r2, [r4, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 80017a8:	70e0      	strb	r0, [r4, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 80017aa:	d8da      	bhi.n	8001762 <chk_mounted+0x7a>
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 80017ac:	f894 6041 	ldrb.w	r6, [r4, #65]	; 0x41
 80017b0:	70a6      	strb	r6, [r4, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80017b2:	2e00      	cmp	r6, #0
 80017b4:	d0d5      	beq.n	8001762 <chk_mounted+0x7a>
 80017b6:	1e73      	subs	r3, r6, #1
 80017b8:	4233      	tst	r3, r6
 80017ba:	d1d2      	bne.n	8001762 <chk_mounted+0x7a>
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 80017bc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80017c0:	f894 7045 	ldrb.w	r7, [r4, #69]	; 0x45
 80017c4:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 80017c8:	073b      	lsls	r3, r7, #28
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 80017ca:	8127      	strh	r7, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 80017cc:	d1c9      	bne.n	8001762 <chk_mounted+0x7a>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 80017ce:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80017d2:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 80017d6:	f894 e043 	ldrb.w	lr, [r4, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 80017da:	ea53 2301 	orrs.w	r3, r3, r1, lsl #8
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 80017de:	f894 1042 	ldrb.w	r1, [r4, #66]	; 0x42
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 80017e2:	bf08      	it	eq
 80017e4:	6d63      	ldreq	r3, [r4, #84]	; 0x54
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 80017e6:	ea51 210e 	orrs.w	r1, r1, lr, lsl #8
 80017ea:	d0ba      	beq.n	8001762 <chk_mounted+0x7a>
	fasize *= b;										/* Number of sectors for FAT area */
 80017ec:	fb02 fe00 	mul.w	lr, r2, r0
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 80017f0:	eb01 1017 	add.w	r0, r1, r7, lsr #4
 80017f4:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80017f6:	4283      	cmp	r3, r0
 80017f8:	d3b3      	bcc.n	8001762 <chk_mounted+0x7a>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80017fa:	1a1b      	subs	r3, r3, r0
 80017fc:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0ae      	beq.n	8001762 <chk_mounted+0x7a>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8001804:	f640 76f5 	movw	r6, #4085	; 0xff5
 8001808:	42b3      	cmp	r3, r6
 800180a:	d959      	bls.n	80018c0 <chk_mounted+0x1d8>
 800180c:	f64f 76f5 	movw	r6, #65525	; 0xfff5
 8001810:	42b3      	cmp	r3, r6
 8001812:	bf8c      	ite	hi
 8001814:	2603      	movhi	r6, #3
 8001816:	2602      	movls	r6, #2
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8001818:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800181a:	4429      	add	r1, r5
	fs->database = bsect + sysect;						/* Data start sector */
 800181c:	4428      	add	r0, r5
	if (fmt == FS_FAT32) {
 800181e:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8001820:	61a3      	str	r3, [r4, #24]
	fs->volbase = bsect;								/* Volume start sector */
 8001822:	6225      	str	r5, [r4, #32]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8001824:	6261      	str	r1, [r4, #36]	; 0x24
	fs->database = bsect + sysect;						/* Data start sector */
 8001826:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (fmt == FS_FAT32) {
 8001828:	d14c      	bne.n	80018c4 <chk_mounted+0x1dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800182a:	2f00      	cmp	r7, #0
 800182c:	d199      	bne.n	8001762 <chk_mounted+0x7a>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 800182e:	6e21      	ldr	r1, [r4, #96]	; 0x60
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 8001830:	009b      	lsls	r3, r3, #2
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 8001832:	62a1      	str	r1, [r4, #40]	; 0x28
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 8001834:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001838:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
 800183c:	d391      	bcc.n	8001762 <chk_mounted+0x7a>
	fs->free_clust = 0xFFFFFFFF;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295
 8001842:	6123      	str	r3, [r4, #16]
	fs->last_clust = 0;
 8001844:	2300      	movs	r3, #0
	if (fmt == FS_FAT32) {
 8001846:	2e03      	cmp	r6, #3
	fs->last_clust = 0;
 8001848:	60e3      	str	r3, [r4, #12]
	if (fmt == FS_FAT32) {
 800184a:	d12c      	bne.n	80018a6 <chk_mounted+0x1be>
	 	fs->fsi_flag = 0;
 800184c:	7163      	strb	r3, [r4, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 800184e:	f894 2064 	ldrb.w	r2, [r4, #100]	; 0x64
 8001852:	f894 3065 	ldrb.w	r3, [r4, #101]	; 0x65
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8001856:	f104 0134 	add.w	r1, r4, #52	; 0x34
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 800185a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800185e:	442a      	add	r2, r5
 8001860:	6162      	str	r2, [r4, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8001862:	2301      	movs	r3, #1
 8001864:	7860      	ldrb	r0, [r4, #1]
 8001866:	f7ff fe9c 	bl	80015a2 <disk_read>
 800186a:	b9e0      	cbnz	r0, 80018a6 <chk_mounted+0x1be>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 800186c:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8001870:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8001874:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8001878:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800187c:	4293      	cmp	r3, r2
 800187e:	d112      	bne.n	80018a6 <chk_mounted+0x1be>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8001880:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001882:	4b1f      	ldr	r3, [pc, #124]	; (8001900 <chk_mounted+0x218>)
 8001884:	429a      	cmp	r2, r3
 8001886:	d10e      	bne.n	80018a6 <chk_mounted+0x1be>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 8001888:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 800188c:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8001890:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001894:	3320      	adds	r3, #32
 8001896:	429a      	cmp	r2, r3
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 8001898:	bf01      	itttt	eq
 800189a:	f8d4 3220 	ldreq.w	r3, [r4, #544]	; 0x220
 800189e:	60e3      	streq	r3, [r4, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 80018a0:	f8d4 321c 	ldreq.w	r3, [r4, #540]	; 0x21c
 80018a4:	6123      	streq	r3, [r4, #16]
	fs->winsect = 0;		/* Invalidate sector cache */
 80018a6:	2000      	movs	r0, #0
	fs->id = ++Fsid;		/* File system mount ID */
 80018a8:	4a16      	ldr	r2, [pc, #88]	; (8001904 <chk_mounted+0x21c>)
	fs->fs_type = fmt;		/* FAT sub-type */
 80018aa:	7026      	strb	r6, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80018ac:	8813      	ldrh	r3, [r2, #0]
	fs->wflag = 0;
 80018ae:	7120      	strb	r0, [r4, #4]
	fs->id = ++Fsid;		/* File system mount ID */
 80018b0:	3301      	adds	r3, #1
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	8013      	strh	r3, [r2, #0]
 80018b6:	80e3      	strh	r3, [r4, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 80018b8:	6320      	str	r0, [r4, #48]	; 0x30
	return FR_OK;
 80018ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 80018bc:	2500      	movs	r5, #0
 80018be:	e758      	b.n	8001772 <chk_mounted+0x8a>
	fmt = FS_FAT12;
 80018c0:	2601      	movs	r6, #1
 80018c2:	e7a9      	b.n	8001818 <chk_mounted+0x130>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80018c4:	2f00      	cmp	r7, #0
 80018c6:	f43f af4c 	beq.w	8001762 <chk_mounted+0x7a>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80018ca:	4471      	add	r1, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80018cc:	2e02      	cmp	r6, #2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80018ce:	62a1      	str	r1, [r4, #40]	; 0x28
 80018d0:	ea4f 0143 	mov.w	r1, r3, lsl #1
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80018d4:	bf1b      	ittet	ne
 80018d6:	18c9      	addne	r1, r1, r3
 80018d8:	f003 0301 	andne.w	r3, r3, #1
 80018dc:	460b      	moveq	r3, r1
 80018de:	eb03 0351 	addne.w	r3, r3, r1, lsr #1
 80018e2:	e7a7      	b.n	8001834 <chk_mounted+0x14c>
		return FR_INVALID_DRIVE;
 80018e4:	200b      	movs	r0, #11
 80018e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80018e8:	200c      	movs	r0, #12
 80018ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
 80018ec:	4630      	mov	r0, r6
 80018ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018f0:	4628      	mov	r0, r5
 80018f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80018f4:	2003      	movs	r0, #3
 80018f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == 3) return FR_DISK_ERR;
 80018f8:	2001      	movs	r0, #1
}
 80018fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018fc:	20000428 	.word	0x20000428
 8001900:	41615252 	.word	0x41615252
 8001904:	2000042c 	.word	0x2000042c

08001908 <sync_window.part.3>:
FRESULT sync_window (
 8001908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 800190a:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 800190c:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (
 8001910:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 8001912:	2301      	movs	r3, #1
 8001914:	462a      	mov	r2, r5
 8001916:	4639      	mov	r1, r7
 8001918:	7840      	ldrb	r0, [r0, #1]
 800191a:	f7ff fe5a 	bl	80015d2 <disk_write>
 800191e:	b9b0      	cbnz	r0, 800194e <sync_window.part.3+0x46>
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8001920:	6a63      	ldr	r3, [r4, #36]	; 0x24
		fs->wflag = 0;
 8001922:	7120      	strb	r0, [r4, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8001924:	429d      	cmp	r5, r3
 8001926:	d201      	bcs.n	800192c <sync_window.part.3+0x24>
	return FR_OK;
 8001928:	2000      	movs	r0, #0
 800192a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 800192c:	69e2      	ldr	r2, [r4, #28]
 800192e:	4413      	add	r3, r2
 8001930:	429d      	cmp	r5, r3
 8001932:	d2f9      	bcs.n	8001928 <sync_window.part.3+0x20>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001934:	78e6      	ldrb	r6, [r4, #3]
 8001936:	2e01      	cmp	r6, #1
 8001938:	d9f6      	bls.n	8001928 <sync_window.part.3+0x20>
				wsect += fs->fsize;
 800193a:	69e3      	ldr	r3, [r4, #28]
				disk_write(fs->drv, fs->win, wsect, 1);
 800193c:	4639      	mov	r1, r7
				wsect += fs->fsize;
 800193e:	441d      	add	r5, r3
				disk_write(fs->drv, fs->win, wsect, 1);
 8001940:	462a      	mov	r2, r5
 8001942:	2301      	movs	r3, #1
 8001944:	7860      	ldrb	r0, [r4, #1]
 8001946:	f7ff fe44 	bl	80015d2 <disk_write>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800194a:	3e01      	subs	r6, #1
 800194c:	e7f3      	b.n	8001936 <sync_window.part.3+0x2e>
			return FR_DISK_ERR;
 800194e:	2001      	movs	r0, #1
}
 8001950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001952 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001952:	7903      	ldrb	r3, [r0, #4]
 8001954:	b10b      	cbz	r3, 800195a <sync_window+0x8>
 8001956:	f7ff bfd7 	b.w	8001908 <sync_window.part.3>
}
 800195a:	4618      	mov	r0, r3
 800195c:	4770      	bx	lr

0800195e <move_window>:
	if (sector != fs->winsect) {	/* Changed current window */
 800195e:	6b03      	ldr	r3, [r0, #48]	; 0x30
{
 8001960:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Changed current window */
 8001962:	428b      	cmp	r3, r1
{
 8001964:	4605      	mov	r5, r0
 8001966:	460e      	mov	r6, r1
	if (sector != fs->winsect) {	/* Changed current window */
 8001968:	d011      	beq.n	800198e <move_window+0x30>
		if (sync_window(fs) != FR_OK)
 800196a:	f7ff fff2 	bl	8001952 <sync_window>
 800196e:	4604      	mov	r4, r0
 8001970:	b110      	cbz	r0, 8001978 <move_window+0x1a>
			return FR_DISK_ERR;
 8001972:	2401      	movs	r4, #1
}
 8001974:	4620      	mov	r0, r4
 8001976:	bd70      	pop	{r4, r5, r6, pc}
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 8001978:	2301      	movs	r3, #1
 800197a:	4632      	mov	r2, r6
 800197c:	f105 0134 	add.w	r1, r5, #52	; 0x34
 8001980:	7868      	ldrb	r0, [r5, #1]
 8001982:	f7ff fe0e 	bl	80015a2 <disk_read>
 8001986:	2800      	cmp	r0, #0
 8001988:	d1f3      	bne.n	8001972 <move_window+0x14>
		fs->winsect = sector;
 800198a:	632e      	str	r6, [r5, #48]	; 0x30
 800198c:	e7f2      	b.n	8001974 <move_window+0x16>
	return FR_OK;
 800198e:	2400      	movs	r4, #0
 8001990:	e7f0      	b.n	8001974 <move_window+0x16>

08001992 <sync_fs>:
{
 8001992:	b510      	push	{r4, lr}
 8001994:	4604      	mov	r4, r0
	res = sync_window(fs);
 8001996:	f7ff ffdc 	bl	8001952 <sync_window>
 800199a:	4603      	mov	r3, r0
	if (res == FR_OK) {
 800199c:	2800      	cmp	r0, #0
 800199e:	d150      	bne.n	8001a42 <sync_fs+0xb0>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 80019a0:	7822      	ldrb	r2, [r4, #0]
 80019a2:	2a03      	cmp	r2, #3
 80019a4:	d145      	bne.n	8001a32 <sync_fs+0xa0>
 80019a6:	7962      	ldrb	r2, [r4, #5]
 80019a8:	2a00      	cmp	r2, #0
 80019aa:	d042      	beq.n	8001a32 <sync_fs+0xa0>
			mem_set(fs->win, 0, 512);
 80019ac:	f104 0134 	add.w	r1, r4, #52	; 0x34
	BYTE *d = (BYTE*)dst;
 80019b0:	460a      	mov	r2, r1
			fs->winsect = 0;
 80019b2:	6320      	str	r0, [r4, #48]	; 0x30
 80019b4:	f504 700d 	add.w	r0, r4, #564	; 0x234
	while (cnt--)
 80019b8:	4282      	cmp	r2, r0
 80019ba:	d143      	bne.n	8001a44 <sync_fs+0xb2>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 80019bc:	2355      	movs	r3, #85	; 0x55
 80019be:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
 80019c2:	23aa      	movs	r3, #170	; 0xaa
 80019c4:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 80019c8:	2352      	movs	r3, #82	; 0x52
 80019ca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80019ce:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 80019d2:	2361      	movs	r3, #97	; 0x61
 80019d4:	2241      	movs	r2, #65	; 0x41
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 80019d6:	2072      	movs	r0, #114	; 0x72
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 80019d8:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 80019dc:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 80019e0:	6923      	ldr	r3, [r4, #16]
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 80019e2:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 80019e6:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 80019ea:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80019ee:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
 80019f2:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
 80019f6:	0c1a      	lsrs	r2, r3, #16
 80019f8:	0e1b      	lsrs	r3, r3, #24
 80019fa:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 80019fe:	68e3      	ldr	r3, [r4, #12]
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8001a00:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 8001a04:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001a08:	f884 3220 	strb.w	r3, [r4, #544]	; 0x220
 8001a0c:	f884 2221 	strb.w	r2, [r4, #545]	; 0x221
 8001a10:	0c1a      	lsrs	r2, r3, #16
 8001a12:	0e1b      	lsrs	r3, r3, #24
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8001a14:	f884 0218 	strb.w	r0, [r4, #536]	; 0x218
 8001a18:	f884 0219 	strb.w	r0, [r4, #537]	; 0x219
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 8001a1c:	f884 2222 	strb.w	r2, [r4, #546]	; 0x222
 8001a20:	f884 3223 	strb.w	r3, [r4, #547]	; 0x223
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 8001a24:	6962      	ldr	r2, [r4, #20]
 8001a26:	2301      	movs	r3, #1
 8001a28:	7860      	ldrb	r0, [r4, #1]
 8001a2a:	f7ff fdd2 	bl	80015d2 <disk_write>
			fs->fsi_flag = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	7163      	strb	r3, [r4, #5]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8001a32:	2200      	movs	r2, #0
 8001a34:	7860      	ldrb	r0, [r4, #1]
 8001a36:	4611      	mov	r1, r2
 8001a38:	f7ff fde8 	bl	800160c <disk_ioctl>
 8001a3c:	3000      	adds	r0, #0
 8001a3e:	bf18      	it	ne
 8001a40:	2001      	movne	r0, #1
}
 8001a42:	bd10      	pop	{r4, pc}
		*d++ = (BYTE)val;
 8001a44:	f802 3b01 	strb.w	r3, [r2], #1
 8001a48:	e7b6      	b.n	80019b8 <sync_fs+0x26>

08001a4a <clust2sect>:
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8001a4a:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 8001a4c:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8001a4e:	3b02      	subs	r3, #2
 8001a50:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8001a52:	bf3d      	ittte	cc
 8001a54:	7883      	ldrbcc	r3, [r0, #2]
 8001a56:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8001a58:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8001a5c:	2000      	movcs	r0, #0
}
 8001a5e:	4770      	bx	lr

08001a60 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 8001a60:	2901      	cmp	r1, #1
{
 8001a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a64:	4606      	mov	r6, r0
 8001a66:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 8001a68:	d95d      	bls.n	8001b26 <get_fat+0xc6>
 8001a6a:	6983      	ldr	r3, [r0, #24]
 8001a6c:	4299      	cmp	r1, r3
 8001a6e:	d25a      	bcs.n	8001b26 <get_fat+0xc6>
	switch (fs->fs_type) {
 8001a70:	7803      	ldrb	r3, [r0, #0]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d029      	beq.n	8001aca <get_fat+0x6a>
 8001a76:	2b03      	cmp	r3, #3
 8001a78:	d039      	beq.n	8001aee <get_fat+0x8e>
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d107      	bne.n	8001a8e <get_fat+0x2e>
		bc = (UINT)clst; bc += bc / 2;
 8001a7e:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8001a82:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001a84:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8001a88:	f7ff ff69 	bl	800195e <move_window>
 8001a8c:	b110      	cbz	r0, 8001a94 <get_fat+0x34>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8001a8e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8001a94:	6a71      	ldr	r1, [r6, #36]	; 0x24
		wc = fs->win[bc % SS(fs)]; bc++;
 8001a96:	f3c7 0308 	ubfx	r3, r7, #0, #9
 8001a9a:	3701      	adds	r7, #1
 8001a9c:	4433      	add	r3, r6
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8001a9e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8001aa2:	4630      	mov	r0, r6
		wc = fs->win[bc % SS(fs)]; bc++;
 8001aa4:	f893 4034 	ldrb.w	r4, [r3, #52]	; 0x34
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8001aa8:	f7ff ff59 	bl	800195e <move_window>
 8001aac:	2800      	cmp	r0, #0
 8001aae:	d1ee      	bne.n	8001a8e <get_fat+0x2e>
		wc |= fs->win[bc % SS(fs)] << 8;
 8001ab0:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8001ab4:	443e      	add	r6, r7
 8001ab6:	f896 0034 	ldrb.w	r0, [r6, #52]	; 0x34
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8001aba:	07eb      	lsls	r3, r5, #31
		wc |= fs->win[bc % SS(fs)] << 8;
 8001abc:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8001ac0:	bf4c      	ite	mi
 8001ac2:	0900      	lsrmi	r0, r0, #4
 8001ac4:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8001ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8001aca:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001acc:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 8001ad0:	f7ff ff45 	bl	800195e <move_window>
 8001ad4:	2800      	cmp	r0, #0
 8001ad6:	d1da      	bne.n	8001a8e <get_fat+0x2e>
		p = &fs->win[clst * 2 % SS(fs)];
 8001ad8:	006d      	lsls	r5, r5, #1
 8001ada:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
		return LD_WORD(p);
 8001ade:	4435      	add	r5, r6
 8001ae0:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8001ae4:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 8001ae8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8001aee:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001af0:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 8001af4:	f7ff ff33 	bl	800195e <move_window>
 8001af8:	2800      	cmp	r0, #0
 8001afa:	d1c8      	bne.n	8001a8e <get_fat+0x2e>
		p = &fs->win[clst * 4 % SS(fs)];
 8001afc:	00ad      	lsls	r5, r5, #2
 8001afe:	f405 75fe 	and.w	r5, r5, #508	; 0x1fc
 8001b02:	f105 0334 	add.w	r3, r5, #52	; 0x34
 8001b06:	4433      	add	r3, r6
		return LD_DWORD(p) & 0x0FFFFFFF;
 8001b08:	7898      	ldrb	r0, [r3, #2]
 8001b0a:	78da      	ldrb	r2, [r3, #3]
 8001b0c:	4435      	add	r5, r6
 8001b0e:	0400      	lsls	r0, r0, #16
 8001b10:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001b14:	f895 2034 	ldrb.w	r2, [r5, #52]	; 0x34
 8001b18:	785b      	ldrb	r3, [r3, #1]
 8001b1a:	4310      	orrs	r0, r2
 8001b1c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001b20:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8001b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
 8001b26:	2001      	movs	r0, #1
 8001b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001b2a <dir_sdi>:
{
 8001b2a:	b570      	push	{r4, r5, r6, lr}
 8001b2c:	4604      	mov	r4, r0
 8001b2e:	460d      	mov	r5, r1
	dj->index = idx;
 8001b30:	80e1      	strh	r1, [r4, #6]
	clst = dj->sclust;
 8001b32:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 8001b34:	2901      	cmp	r1, #1
 8001b36:	d101      	bne.n	8001b3c <dir_sdi+0x12>
		return FR_INT_ERR;
 8001b38:	2002      	movs	r0, #2
 8001b3a:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 8001b3c:	6803      	ldr	r3, [r0, #0]
 8001b3e:	699a      	ldr	r2, [r3, #24]
 8001b40:	4291      	cmp	r1, r2
 8001b42:	d2f9      	bcs.n	8001b38 <dir_sdi+0xe>
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8001b44:	b9b1      	cbnz	r1, 8001b74 <dir_sdi+0x4a>
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	2a03      	cmp	r2, #3
 8001b4a:	d101      	bne.n	8001b50 <dir_sdi+0x26>
		clst = dj->fs->dirbase;
 8001b4c:	6a99      	ldr	r1, [r3, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 8001b4e:	b989      	cbnz	r1, 8001b74 <dir_sdi+0x4a>
		dj->clust = clst;
 8001b50:	2200      	movs	r2, #0
 8001b52:	60e2      	str	r2, [r4, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 8001b54:	891a      	ldrh	r2, [r3, #8]
 8001b56:	42aa      	cmp	r2, r5
 8001b58:	d9ee      	bls.n	8001b38 <dir_sdi+0xe>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5c:	eb03 1315 	add.w	r3, r3, r5, lsr #4
 8001b60:	6123      	str	r3, [r4, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	f005 050f 	and.w	r5, r5, #15
 8001b68:	3334      	adds	r3, #52	; 0x34
 8001b6a:	eb03 1545 	add.w	r5, r3, r5, lsl #5
 8001b6e:	6165      	str	r5, [r4, #20]
	return FR_OK;	/* Seek succeeded */
 8001b70:	2000      	movs	r0, #0
 8001b72:	bd70      	pop	{r4, r5, r6, pc}
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 8001b74:	789e      	ldrb	r6, [r3, #2]
 8001b76:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 8001b78:	42b5      	cmp	r5, r6
 8001b7a:	d207      	bcs.n	8001b8c <dir_sdi+0x62>
		dj->clust = clst;
 8001b7c:	60e1      	str	r1, [r4, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8001b7e:	6820      	ldr	r0, [r4, #0]
 8001b80:	f7ff ff63 	bl	8001a4a <clust2sect>
 8001b84:	eb00 1015 	add.w	r0, r0, r5, lsr #4
 8001b88:	6120      	str	r0, [r4, #16]
 8001b8a:	e7ea      	b.n	8001b62 <dir_sdi+0x38>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 8001b8c:	6820      	ldr	r0, [r4, #0]
 8001b8e:	f7ff ff67 	bl	8001a60 <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001b92:	1c43      	adds	r3, r0, #1
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 8001b94:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001b96:	d008      	beq.n	8001baa <dir_sdi+0x80>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 8001b98:	2801      	cmp	r0, #1
 8001b9a:	d9cd      	bls.n	8001b38 <dir_sdi+0xe>
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4298      	cmp	r0, r3
 8001ba2:	d2c9      	bcs.n	8001b38 <dir_sdi+0xe>
			idx -= ic;
 8001ba4:	1bad      	subs	r5, r5, r6
 8001ba6:	b2ad      	uxth	r5, r5
 8001ba8:	e7e6      	b.n	8001b78 <dir_sdi+0x4e>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001baa:	2001      	movs	r0, #1
}
 8001bac:	bd70      	pop	{r4, r5, r6, pc}

08001bae <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001bae:	2901      	cmp	r1, #1
{
 8001bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bb2:	4605      	mov	r5, r0
 8001bb4:	460c      	mov	r4, r1
 8001bb6:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001bb8:	d972      	bls.n	8001ca0 <put_fat+0xf2>
 8001bba:	6983      	ldr	r3, [r0, #24]
 8001bbc:	4299      	cmp	r1, r3
 8001bbe:	d26f      	bcs.n	8001ca0 <put_fat+0xf2>
		switch (fs->fs_type) {
 8001bc0:	7803      	ldrb	r3, [r0, #0]
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d03a      	beq.n	8001c3c <put_fat+0x8e>
 8001bc6:	2b03      	cmp	r3, #3
 8001bc8:	d04a      	beq.n	8001c60 <put_fat+0xb2>
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d166      	bne.n	8001c9c <put_fat+0xee>
			bc = (UINT)clst; bc += bc / 2;
 8001bce:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001bd2:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001bd4:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8001bd8:	f7ff fec1 	bl	800195e <move_window>
			if (res != FR_OK) break;
 8001bdc:	bb18      	cbnz	r0, 8001c26 <put_fat+0x78>
			p = &fs->win[bc % SS(fs)];
 8001bde:	f3c7 0308 	ubfx	r3, r7, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8001be2:	f014 0401 	ands.w	r4, r4, #1
 8001be6:	442b      	add	r3, r5
 8001be8:	bf17      	itett	ne
 8001bea:	f893 2034 	ldrbne.w	r2, [r3, #52]	; 0x34
 8001bee:	b2f2      	uxtbeq	r2, r6
 8001bf0:	f002 010f 	andne.w	r1, r2, #15
 8001bf4:	0132      	lslne	r2, r6, #4
 8001bf6:	bf1c      	itt	ne
 8001bf8:	f002 02f0 	andne.w	r2, r2, #240	; 0xf0
 8001bfc:	430a      	orrne	r2, r1
 8001bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			fs->wflag = 1;
 8001c02:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001c04:	6a69      	ldr	r1, [r5, #36]	; 0x24
			bc++;
 8001c06:	3701      	adds	r7, #1
			fs->wflag = 1;
 8001c08:	712b      	strb	r3, [r5, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001c0a:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8001c0e:	4628      	mov	r0, r5
 8001c10:	f7ff fea5 	bl	800195e <move_window>
			if (res != FR_OK) break;
 8001c14:	b938      	cbnz	r0, 8001c26 <put_fat+0x78>
			p = &fs->win[bc % SS(fs)];
 8001c16:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8001c1a:	442f      	add	r7, r5
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001c1c:	b134      	cbz	r4, 8001c2c <put_fat+0x7e>
 8001c1e:	f3c6 1207 	ubfx	r2, r6, #4, #8
 8001c22:	f887 2034 	strb.w	r2, [r7, #52]	; 0x34
		fs->wflag = 1;
 8001c26:	2301      	movs	r3, #1
 8001c28:	712b      	strb	r3, [r5, #4]
 8001c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001c2c:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8001c30:	f3c6 2603 	ubfx	r6, r6, #8, #4
 8001c34:	f022 020f 	bic.w	r2, r2, #15
 8001c38:	4332      	orrs	r2, r6
 8001c3a:	e7f2      	b.n	8001c22 <put_fat+0x74>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001c3c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001c3e:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8001c42:	f7ff fe8c 	bl	800195e <move_window>
			if (res != FR_OK) break;
 8001c46:	2800      	cmp	r0, #0
 8001c48:	d1ed      	bne.n	8001c26 <put_fat+0x78>
			p = &fs->win[clst * 2 % SS(fs)];
 8001c4a:	0064      	lsls	r4, r4, #1
 8001c4c:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
 8001c50:	442c      	add	r4, r5
 8001c52:	f3c6 2207 	ubfx	r2, r6, #8, #8
 8001c56:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8001c5a:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 8001c5e:	e7e2      	b.n	8001c26 <put_fat+0x78>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001c60:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001c62:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8001c66:	f7ff fe7a 	bl	800195e <move_window>
			if (res != FR_OK) break;
 8001c6a:	2800      	cmp	r0, #0
 8001c6c:	d1db      	bne.n	8001c26 <put_fat+0x78>
			p = &fs->win[clst * 4 % SS(fs)];
 8001c6e:	00a4      	lsls	r4, r4, #2
 8001c70:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8001c74:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8001c78:	4429      	add	r1, r5
			val |= LD_DWORD(p) & 0xF0000000;
 8001c7a:	78cb      	ldrb	r3, [r1, #3]
 8001c7c:	442c      	add	r4, r5
 8001c7e:	061b      	lsls	r3, r3, #24
 8001c80:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001c84:	ea43 0206 	orr.w	r2, r3, r6
			ST_DWORD(p, val);
 8001c88:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8001c8c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
 8001c90:	704b      	strb	r3, [r1, #1]
 8001c92:	0c13      	lsrs	r3, r2, #16
 8001c94:	0e12      	lsrs	r2, r2, #24
 8001c96:	708b      	strb	r3, [r1, #2]
 8001c98:	70ca      	strb	r2, [r1, #3]
 8001c9a:	e7c4      	b.n	8001c26 <put_fat+0x78>
			res = FR_INT_ERR;
 8001c9c:	2002      	movs	r0, #2
 8001c9e:	e7c2      	b.n	8001c26 <put_fat+0x78>
		res = FR_INT_ERR;
 8001ca0:	2002      	movs	r0, #2
}
 8001ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001ca4 <create_chain>:
{
 8001ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ca6:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 8001ca8:	460f      	mov	r7, r1
 8001caa:	b979      	cbnz	r1, 8001ccc <create_chain+0x28>
		scl = fs->last_clust;			/* Get suggested start point */
 8001cac:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8001cae:	b1be      	cbz	r6, 8001ce0 <create_chain+0x3c>
 8001cb0:	6983      	ldr	r3, [r0, #24]
 8001cb2:	429e      	cmp	r6, r3
 8001cb4:	bf28      	it	cs
 8001cb6:	2601      	movcs	r6, #1
 8001cb8:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 8001cba:	69ab      	ldr	r3, [r5, #24]
		ncl++;							/* Next cluster */
 8001cbc:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 8001cbe:	429c      	cmp	r4, r3
 8001cc0:	d311      	bcc.n	8001ce6 <create_chain+0x42>
			if (ncl > scl) return 0;	/* No free cluster */
 8001cc2:	2e01      	cmp	r6, #1
 8001cc4:	d80e      	bhi.n	8001ce4 <create_chain+0x40>
 8001cc6:	2400      	movs	r4, #0
}
 8001cc8:	4620      	mov	r0, r4
 8001cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8001ccc:	f7ff fec8 	bl	8001a60 <get_fat>
		if (cs < 2) return 1;			/* It is an invalid cluster */
 8001cd0:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8001cd2:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* It is an invalid cluster */
 8001cd4:	d930      	bls.n	8001d38 <create_chain+0x94>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8001cd6:	69ab      	ldr	r3, [r5, #24]
 8001cd8:	4298      	cmp	r0, r3
 8001cda:	d3f5      	bcc.n	8001cc8 <create_chain+0x24>
 8001cdc:	463e      	mov	r6, r7
 8001cde:	e7eb      	b.n	8001cb8 <create_chain+0x14>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8001ce0:	2601      	movs	r6, #1
 8001ce2:	e7e9      	b.n	8001cb8 <create_chain+0x14>
			ncl = 2;
 8001ce4:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	4628      	mov	r0, r5
 8001cea:	f7ff feb9 	bl	8001a60 <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 8001cee:	b148      	cbz	r0, 8001d04 <create_chain+0x60>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8001cf0:	1c41      	adds	r1, r0, #1
 8001cf2:	d102      	bne.n	8001cfa <create_chain+0x56>
			ncl = 2;
 8001cf4:	f04f 34ff 	mov.w	r4, #4294967295
 8001cf8:	e7e6      	b.n	8001cc8 <create_chain+0x24>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8001cfa:	2801      	cmp	r0, #1
 8001cfc:	d01c      	beq.n	8001d38 <create_chain+0x94>
		if (ncl == scl) return 0;		/* No free cluster */
 8001cfe:	42b4      	cmp	r4, r6
 8001d00:	d1db      	bne.n	8001cba <create_chain+0x16>
 8001d02:	e7e0      	b.n	8001cc6 <create_chain+0x22>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8001d04:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8001d08:	4621      	mov	r1, r4
 8001d0a:	4628      	mov	r0, r5
 8001d0c:	f7ff ff4f 	bl	8001bae <put_fat>
	if (res == FR_OK && clst != 0) {
 8001d10:	b980      	cbnz	r0, 8001d34 <create_chain+0x90>
 8001d12:	b947      	cbnz	r7, 8001d26 <create_chain+0x82>
		if (fs->free_clust != 0xFFFFFFFF) {
 8001d14:	692b      	ldr	r3, [r5, #16]
		fs->last_clust = ncl;			/* Update FSINFO */
 8001d16:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8001d18:	1c5a      	adds	r2, r3, #1
 8001d1a:	d0d5      	beq.n	8001cc8 <create_chain+0x24>
			fs->free_clust--;
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
 8001d20:	2301      	movs	r3, #1
 8001d22:	716b      	strb	r3, [r5, #5]
 8001d24:	e7d0      	b.n	8001cc8 <create_chain+0x24>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8001d26:	4622      	mov	r2, r4
 8001d28:	4639      	mov	r1, r7
 8001d2a:	4628      	mov	r0, r5
 8001d2c:	f7ff ff3f 	bl	8001bae <put_fat>
	if (res == FR_OK) {
 8001d30:	2800      	cmp	r0, #0
 8001d32:	d0ef      	beq.n	8001d14 <create_chain+0x70>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8001d34:	2801      	cmp	r0, #1
 8001d36:	d0dd      	beq.n	8001cf4 <create_chain+0x50>
 8001d38:	2401      	movs	r4, #1
 8001d3a:	e7c5      	b.n	8001cc8 <create_chain+0x24>

08001d3c <dir_next>:
{
 8001d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	i = dj->index + 1;
 8001d40:	88c5      	ldrh	r5, [r0, #6]
{
 8001d42:	4604      	mov	r4, r0
	i = dj->index + 1;
 8001d44:	3501      	adds	r5, #1
 8001d46:	b2ad      	uxth	r5, r5
{
 8001d48:	4688      	mov	r8, r1
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 8001d4a:	b915      	cbnz	r5, 8001d52 <dir_next+0x16>
		return FR_NO_FILE;
 8001d4c:	2004      	movs	r0, #4
 8001d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 8001d52:	6903      	ldr	r3, [r0, #16]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0f9      	beq.n	8001d4c <dir_next+0x10>
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 8001d58:	f015 070f 	ands.w	r7, r5, #15
 8001d5c:	d107      	bne.n	8001d6e <dir_next+0x32>
		if (dj->clust == 0) {	/* Static table */
 8001d5e:	68c1      	ldr	r1, [r0, #12]
		dj->sect++;					/* Next sector */
 8001d60:	3301      	adds	r3, #1
 8001d62:	6103      	str	r3, [r0, #16]
 8001d64:	6800      	ldr	r0, [r0, #0]
		if (dj->clust == 0) {	/* Static table */
 8001d66:	b959      	cbnz	r1, 8001d80 <dir_next+0x44>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 8001d68:	8903      	ldrh	r3, [r0, #8]
 8001d6a:	42ab      	cmp	r3, r5
 8001d6c:	d9ee      	bls.n	8001d4c <dir_next+0x10>
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 8001d6e:	6823      	ldr	r3, [r4, #0]
	dj->index = i;
 8001d70:	80e5      	strh	r5, [r4, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 8001d72:	3334      	adds	r3, #52	; 0x34
 8001d74:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 8001d78:	6163      	str	r3, [r4, #20]
	return FR_OK;
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8001d80:	7883      	ldrb	r3, [r0, #2]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	ea13 1315 	ands.w	r3, r3, r5, lsr #4
 8001d88:	d1f1      	bne.n	8001d6e <dir_next+0x32>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8001d8a:	f7ff fe69 	bl	8001a60 <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 8001d8e:	2801      	cmp	r0, #1
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8001d90:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;
 8001d92:	d802      	bhi.n	8001d9a <dir_next+0x5e>
 8001d94:	2002      	movs	r0, #2
 8001d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8001d9a:	1c42      	adds	r2, r0, #1
 8001d9c:	d102      	bne.n	8001da4 <dir_next+0x68>
 8001d9e:	2001      	movs	r0, #1
 8001da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 8001da4:	6820      	ldr	r0, [r4, #0]
 8001da6:	6983      	ldr	r3, [r0, #24]
 8001da8:	429e      	cmp	r6, r3
 8001daa:	d32a      	bcc.n	8001e02 <dir_next+0xc6>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 8001dac:	f1b8 0f00 	cmp.w	r8, #0
 8001db0:	d0cc      	beq.n	8001d4c <dir_next+0x10>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 8001db2:	68e1      	ldr	r1, [r4, #12]
 8001db4:	f7ff ff76 	bl	8001ca4 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001db8:	4606      	mov	r6, r0
 8001dba:	2800      	cmp	r0, #0
 8001dbc:	d038      	beq.n	8001e30 <dir_next+0xf4>
					if (clst == 1) return FR_INT_ERR;
 8001dbe:	2801      	cmp	r0, #1
 8001dc0:	d0e8      	beq.n	8001d94 <dir_next+0x58>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8001dc2:	1c43      	adds	r3, r0, #1
 8001dc4:	d0eb      	beq.n	8001d9e <dir_next+0x62>
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 8001dc6:	6820      	ldr	r0, [r4, #0]
 8001dc8:	f7ff fdc3 	bl	8001952 <sync_window>
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	d1e6      	bne.n	8001d9e <dir_next+0x62>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 8001dd0:	6823      	ldr	r3, [r4, #0]
 8001dd2:	f503 720d 	add.w	r2, r3, #564	; 0x234
	BYTE *d = (BYTE*)dst;
 8001dd6:	3334      	adds	r3, #52	; 0x34
	while (cnt--)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d119      	bne.n	8001e10 <dir_next+0xd4>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 8001ddc:	6822      	ldr	r2, [r4, #0]
 8001dde:	4631      	mov	r1, r6
 8001de0:	4610      	mov	r0, r2
 8001de2:	f7ff fe32 	bl	8001a4a <clust2sect>
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8001de6:	f04f 0800 	mov.w	r8, #0
						dj->fs->wflag = 1;
 8001dea:	f04f 0901 	mov.w	r9, #1
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 8001dee:	6310      	str	r0, [r2, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8001df0:	6820      	ldr	r0, [r4, #0]
 8001df2:	fa5f f288 	uxtb.w	r2, r8
 8001df6:	7883      	ldrb	r3, [r0, #2]
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d80c      	bhi.n	8001e16 <dir_next+0xda>
					dj->fs->winsect -= c;						/* Rewind window address */
 8001dfc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001dfe:	1a9b      	subs	r3, r3, r2
 8001e00:	6303      	str	r3, [r0, #48]	; 0x30
				dj->clust = clst;				/* Initialize data for new cluster */
 8001e02:	60e6      	str	r6, [r4, #12]
				dj->sect = clust2sect(dj->fs, clst);
 8001e04:	4631      	mov	r1, r6
 8001e06:	6820      	ldr	r0, [r4, #0]
 8001e08:	f7ff fe1f 	bl	8001a4a <clust2sect>
 8001e0c:	6120      	str	r0, [r4, #16]
 8001e0e:	e7ae      	b.n	8001d6e <dir_next+0x32>
		*d++ = (BYTE)val;
 8001e10:	f803 0b01 	strb.w	r0, [r3], #1
 8001e14:	e7e0      	b.n	8001dd8 <dir_next+0x9c>
						dj->fs->wflag = 1;
 8001e16:	f880 9004 	strb.w	r9, [r0, #4]
 8001e1a:	f7ff fd75 	bl	8001908 <sync_window.part.3>
 8001e1e:	f108 0801 	add.w	r8, r8, #1
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 8001e22:	2800      	cmp	r0, #0
 8001e24:	d1bb      	bne.n	8001d9e <dir_next+0x62>
						dj->fs->winsect++;
 8001e26:	6822      	ldr	r2, [r4, #0]
 8001e28:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	e7df      	b.n	8001df0 <dir_next+0xb4>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001e30:	2007      	movs	r0, #7
}
 8001e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001e38 <follow_path>:
{
 8001e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
 8001e3c:	780b      	ldrb	r3, [r1, #0]
{
 8001e3e:	4604      	mov	r4, r0
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
 8001e40:	2b2f      	cmp	r3, #47	; 0x2f
{
 8001e42:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
 8001e44:	d001      	beq.n	8001e4a <follow_path+0x12>
 8001e46:	2b5c      	cmp	r3, #92	; 0x5c
 8001e48:	d100      	bne.n	8001e4c <follow_path+0x14>
		path++;
 8001e4a:	3501      	adds	r5, #1
	dj->sclust = 0;						/* Start from the root dir */
 8001e4c:	2600      	movs	r6, #0
 8001e4e:	60a6      	str	r6, [r4, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 8001e50:	782b      	ldrb	r3, [r5, #0]
 8001e52:	2b1f      	cmp	r3, #31
 8001e54:	d935      	bls.n	8001ec2 <follow_path+0x8a>
			c = ExCvt[c - 0x80];		/* To upper extended chars (SBCS cfg) */
 8001e56:	4e5c      	ldr	r6, [pc, #368]	; (8001fc8 <follow_path+0x190>)
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8001e58:	782b      	ldrb	r3, [r5, #0]
 8001e5a:	46ac      	mov	ip, r5
 8001e5c:	2b2f      	cmp	r3, #47	; 0x2f
 8001e5e:	f105 0501 	add.w	r5, r5, #1
 8001e62:	d0f9      	beq.n	8001e58 <follow_path+0x20>
 8001e64:	2b5c      	cmp	r3, #92	; 0x5c
 8001e66:	d0f7      	beq.n	8001e58 <follow_path+0x20>
	sfn = dj->fn;
 8001e68:	69a0      	ldr	r0, [r4, #24]
		*d++ = (BYTE)val;
 8001e6a:	2120      	movs	r1, #32
	sfn = dj->fn;
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	f100 020b 	add.w	r2, r0, #11
	while (cnt--)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d12c      	bne.n	8001ed0 <follow_path+0x98>
 8001e76:	f04f 0800 	mov.w	r8, #0
 8001e7a:	f04f 0e08 	mov.w	lr, #8
 8001e7e:	4645      	mov	r5, r8
 8001e80:	4647      	mov	r7, r8
 8001e82:	f10c 39ff 	add.w	r9, ip, #4294967295
		c = (BYTE)p[si++];
 8001e86:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 8001e8a:	3501      	adds	r5, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8001e8c:	2b20      	cmp	r3, #32
 8001e8e:	d929      	bls.n	8001ee4 <follow_path+0xac>
 8001e90:	2b2f      	cmp	r3, #47	; 0x2f
 8001e92:	d027      	beq.n	8001ee4 <follow_path+0xac>
 8001e94:	2b5c      	cmp	r3, #92	; 0x5c
 8001e96:	d025      	beq.n	8001ee4 <follow_path+0xac>
		if (c == '.' || i >= ni) {
 8001e98:	2b2e      	cmp	r3, #46	; 0x2e
 8001e9a:	d07d      	beq.n	8001f98 <follow_path+0x160>
 8001e9c:	45c6      	cmp	lr, r8
 8001e9e:	d90d      	bls.n	8001ebc <follow_path+0x84>
		if (c >= 0x80) {				/* Extended char? */
 8001ea0:	061a      	lsls	r2, r3, #24
			c = ExCvt[c - 0x80];		/* To upper extended chars (SBCS cfg) */
 8001ea2:	bf44      	itt	mi
 8001ea4:	3b80      	submi	r3, #128	; 0x80
 8001ea6:	5cf3      	ldrbmi	r3, [r6, r3]
 8001ea8:	4948      	ldr	r1, [pc, #288]	; (8001fcc <follow_path+0x194>)
			b |= 3;						/* Eliminate NT flag */
 8001eaa:	bf48      	it	mi
 8001eac:	f047 0703 	orrmi.w	r7, r7, #3
	while (*str && *str != chr) str++;
 8001eb0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001eb4:	2a00      	cmp	r2, #0
 8001eb6:	d078      	beq.n	8001faa <follow_path+0x172>
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d1f9      	bne.n	8001eb0 <follow_path+0x78>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8001ebc:	2006      	movs	r0, #6
	return res;
 8001ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		res = dir_sdi(dj, 0);
 8001ec2:	4631      	mov	r1, r6
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	f7ff fe30 	bl	8001b2a <dir_sdi>
		dj->dir = 0;
 8001eca:	6166      	str	r6, [r4, #20]
 8001ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		*d++ = (BYTE)val;
 8001ed0:	f803 1b01 	strb.w	r1, [r3], #1
 8001ed4:	e7cd      	b.n	8001e72 <follow_path+0x3a>
				b |= 2;
 8001ed6:	f047 0702 	orr.w	r7, r7, #2
			sfn[i++] = c;
 8001eda:	f800 3008 	strb.w	r3, [r0, r8]
 8001ede:	f108 0801 	add.w	r8, r8, #1
 8001ee2:	e7d0      	b.n	8001e86 <follow_path+0x4e>
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001ee4:	2b21      	cmp	r3, #33	; 0x21
	*path = &p[si];						/* Return pointer to the next segment */
 8001ee6:	4465      	add	r5, ip
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001ee8:	bf34      	ite	cc
 8001eea:	2304      	movcc	r3, #4
 8001eec:	2300      	movcs	r3, #0
	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8001eee:	f1b8 0f00 	cmp.w	r8, #0
 8001ef2:	d0e3      	beq.n	8001ebc <follow_path+0x84>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first char collides with DDE, replace it with 0x05 */
 8001ef4:	7801      	ldrb	r1, [r0, #0]
 8001ef6:	29e5      	cmp	r1, #229	; 0xe5
 8001ef8:	bf04      	itt	eq
 8001efa:	2105      	moveq	r1, #5
 8001efc:	7001      	strbeq	r1, [r0, #0]
	if (ni == 8) b <<= 2;
 8001efe:	f1be 0f08 	cmp.w	lr, #8
 8001f02:	bf04      	itt	eq
 8001f04:	00ba      	lsleq	r2, r7, #2
 8001f06:	b2d7      	uxtbeq	r7, r2
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001f08:	f007 0103 	and.w	r1, r7, #3
 8001f0c:	2901      	cmp	r1, #1
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001f0e:	f007 020c 	and.w	r2, r7, #12
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001f12:	bf08      	it	eq
 8001f14:	f043 0310 	orreq.w	r3, r3, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001f18:	2a04      	cmp	r2, #4
 8001f1a:	bf08      	it	eq
 8001f1c:	f043 0308 	orreq.w	r3, r3, #8
	sfn[NS] = c;		/* Store NT flag, File name is created */
 8001f20:	72c3      	strb	r3, [r0, #11]
	res = dir_sdi(dj, 0);			/* Rewind directory object */
 8001f22:	2100      	movs	r1, #0
 8001f24:	4620      	mov	r0, r4
 8001f26:	f7ff fe00 	bl	8001b2a <dir_sdi>
	if (res != FR_OK) return res;
 8001f2a:	b9d8      	cbnz	r0, 8001f64 <follow_path+0x12c>
		res = move_window(dj->fs, dj->sect);
 8001f2c:	6921      	ldr	r1, [r4, #16]
 8001f2e:	6820      	ldr	r0, [r4, #0]
 8001f30:	f7ff fd15 	bl	800195e <move_window>
		if (res != FR_OK) break;
 8001f34:	b9b0      	cbnz	r0, 8001f64 <follow_path+0x12c>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 8001f36:	6962      	ldr	r2, [r4, #20]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001f38:	7813      	ldrb	r3, [r2, #0]
 8001f3a:	b193      	cbz	r3, 8001f62 <follow_path+0x12a>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
 8001f3c:	7ad3      	ldrb	r3, [r2, #11]
 8001f3e:	0719      	lsls	r1, r3, #28
 8001f40:	d40a      	bmi.n	8001f58 <follow_path+0x120>
 8001f42:	69a3      	ldr	r3, [r4, #24]
 8001f44:	f103 0e0b 	add.w	lr, r3, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8001f48:	459e      	cmp	lr, r3
 8001f4a:	d00b      	beq.n	8001f64 <follow_path+0x12c>
 8001f4c:	f812 7b01 	ldrb.w	r7, [r2], #1
 8001f50:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001f54:	428f      	cmp	r7, r1
 8001f56:	d0f7      	beq.n	8001f48 <follow_path+0x110>
		res = dir_next(dj, 0);		/* Next entry */
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	f7ff feee 	bl	8001d3c <dir_next>
 8001f60:	e7e3      	b.n	8001f2a <follow_path+0xf2>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001f62:	2004      	movs	r0, #4
			ns = *(dj->fn+NS);
 8001f64:	69a3      	ldr	r3, [r4, #24]
 8001f66:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8001f68:	b138      	cbz	r0, 8001f7a <follow_path+0x142>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8001f6a:	2804      	cmp	r0, #4
 8001f6c:	d12a      	bne.n	8001fc4 <follow_path+0x18c>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 8001f6e:	f013 0f04 	tst.w	r3, #4
 8001f72:	bf08      	it	eq
 8001f74:	2005      	moveq	r0, #5
 8001f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8001f7a:	075a      	lsls	r2, r3, #29
 8001f7c:	d422      	bmi.n	8001fc4 <follow_path+0x18c>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 8001f7e:	6961      	ldr	r1, [r4, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 8001f80:	7acb      	ldrb	r3, [r1, #11]
 8001f82:	06db      	lsls	r3, r3, #27
 8001f84:	d505      	bpl.n	8001f92 <follow_path+0x15a>
			dj->sclust = ld_clust(dj->fs, dir);
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	7818      	ldrb	r0, [r3, #0]
 8001f8a:	f7ff fb75 	bl	8001678 <ld_clust.isra.0>
 8001f8e:	60a0      	str	r0, [r4, #8]
			res = create_name(dj, &path);	/* Get a segment */
 8001f90:	e762      	b.n	8001e58 <follow_path+0x20>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 8001f92:	2005      	movs	r0, #5
 8001f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8001f98:	f1be 0f08 	cmp.w	lr, #8
 8001f9c:	d18e      	bne.n	8001ebc <follow_path+0x84>
			b <<= 2; continue;
 8001f9e:	00ba      	lsls	r2, r7, #2
			i = 8; ni = 11;
 8001fa0:	46f0      	mov	r8, lr
			b <<= 2; continue;
 8001fa2:	b2d7      	uxtb	r7, r2
			i = 8; ni = 11;
 8001fa4:	f04f 0e0b 	mov.w	lr, #11
 8001fa8:	e76d      	b.n	8001e86 <follow_path+0x4e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8001faa:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8001fae:	2a19      	cmp	r2, #25
 8001fb0:	d991      	bls.n	8001ed6 <follow_path+0x9e>
				if (IsLower(c)) {		/* ASCII small capital? */
 8001fb2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8001fb6:	2a19      	cmp	r2, #25
					b |= 1; c -= 0x20;
 8001fb8:	bf9e      	ittt	ls
 8001fba:	3b20      	subls	r3, #32
 8001fbc:	f047 0701 	orrls.w	r7, r7, #1
 8001fc0:	b2db      	uxtbls	r3, r3
 8001fc2:	e78a      	b.n	8001eda <follow_path+0xa2>
}
 8001fc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001fc8:	08005970 	.word	0x08005970
 8001fcc:	080059ef 	.word	0x080059ef

08001fd0 <dir_register>:
{
 8001fd0:	b538      	push	{r3, r4, r5, lr}
	res = dir_sdi(dj, 0);
 8001fd2:	2100      	movs	r1, #0
{
 8001fd4:	4604      	mov	r4, r0
	res = dir_sdi(dj, 0);
 8001fd6:	f7ff fda8 	bl	8001b2a <dir_sdi>
	if (res == FR_OK) {
 8001fda:	4605      	mov	r5, r0
 8001fdc:	bb30      	cbnz	r0, 800202c <dir_register+0x5c>
			res = move_window(dj->fs, dj->sect);
 8001fde:	6921      	ldr	r1, [r4, #16]
 8001fe0:	6820      	ldr	r0, [r4, #0]
 8001fe2:	f7ff fcbc 	bl	800195e <move_window>
			if (res != FR_OK) break;
 8001fe6:	4605      	mov	r5, r0
 8001fe8:	bb00      	cbnz	r0, 800202c <dir_register+0x5c>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 8001fea:	6963      	ldr	r3, [r4, #20]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2be5      	cmp	r3, #229	; 0xe5
 8001ff0:	d008      	beq.n	8002004 <dir_register+0x34>
 8001ff2:	b13b      	cbz	r3, 8002004 <dir_register+0x34>
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	4620      	mov	r0, r4
 8001ff8:	f7ff fea0 	bl	8001d3c <dir_next>
 8001ffc:	e7ed      	b.n	8001fda <dir_register+0xa>
		*d++ = (BYTE)val;
 8001ffe:	f803 1b01 	strb.w	r1, [r3], #1
 8002002:	e009      	b.n	8002018 <dir_register+0x48>
		res = move_window(dj->fs, dj->sect);
 8002004:	6921      	ldr	r1, [r4, #16]
 8002006:	6820      	ldr	r0, [r4, #0]
 8002008:	f7ff fca9 	bl	800195e <move_window>
		if (res == FR_OK) {
 800200c:	4605      	mov	r5, r0
 800200e:	b968      	cbnz	r0, 800202c <dir_register+0x5c>
		*d++ = (BYTE)val;
 8002010:	4629      	mov	r1, r5
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 8002012:	6963      	ldr	r3, [r4, #20]
 8002014:	f103 0220 	add.w	r2, r3, #32
	while (cnt--)
 8002018:	429a      	cmp	r2, r3
 800201a:	d1f0      	bne.n	8001ffe <dir_register+0x2e>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 800201c:	220b      	movs	r2, #11
 800201e:	69a1      	ldr	r1, [r4, #24]
 8002020:	6960      	ldr	r0, [r4, #20]
 8002022:	f7ff fb0a 	bl	800163a <mem_cpy>
			dj->fs->wflag = 1;
 8002026:	2201      	movs	r2, #1
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	711a      	strb	r2, [r3, #4]
}
 800202c:	4628      	mov	r0, r5
 800202e:	bd38      	pop	{r3, r4, r5, pc}

08002030 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002030:	2901      	cmp	r1, #1
{
 8002032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002034:	4604      	mov	r4, r0
 8002036:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002038:	d801      	bhi.n	800203e <remove_chain+0xe>
		res = FR_INT_ERR;
 800203a:	2002      	movs	r0, #2
 800203c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800203e:	6983      	ldr	r3, [r0, #24]
 8002040:	4299      	cmp	r1, r3
 8002042:	d2fa      	bcs.n	800203a <remove_chain+0xa>
				fs->fsi_flag = 1;
 8002044:	2701      	movs	r7, #1
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8002046:	69a3      	ldr	r3, [r4, #24]
 8002048:	429d      	cmp	r5, r3
 800204a:	d205      	bcs.n	8002058 <remove_chain+0x28>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800204c:	4629      	mov	r1, r5
 800204e:	4620      	mov	r0, r4
 8002050:	f7ff fd06 	bl	8001a60 <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8002054:	4606      	mov	r6, r0
 8002056:	b908      	cbnz	r0, 800205c <remove_chain+0x2c>
		res = FR_INT_ERR;
 8002058:	2000      	movs	r0, #0
 800205a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800205c:	2801      	cmp	r0, #1
 800205e:	d0ec      	beq.n	800203a <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8002060:	1c41      	adds	r1, r0, #1
 8002062:	d00d      	beq.n	8002080 <remove_chain+0x50>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8002064:	2200      	movs	r2, #0
 8002066:	4629      	mov	r1, r5
 8002068:	4620      	mov	r0, r4
 800206a:	f7ff fda0 	bl	8001bae <put_fat>
			if (res != FR_OK) break;
 800206e:	b940      	cbnz	r0, 8002082 <remove_chain+0x52>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 8002070:	6923      	ldr	r3, [r4, #16]
{
 8002072:	4635      	mov	r5, r6
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 8002074:	1c5a      	adds	r2, r3, #1
				fs->free_clust++;
 8002076:	bf1e      	ittt	ne
 8002078:	3301      	addne	r3, #1
 800207a:	6123      	strne	r3, [r4, #16]
				fs->fsi_flag = 1;
 800207c:	7167      	strbne	r7, [r4, #5]
 800207e:	e7e2      	b.n	8002046 <remove_chain+0x16>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8002080:	2001      	movs	r0, #1
}
 8002082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002084 <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 8002084:	b948      	cbnz	r0, 800209a <f_mount+0x16>
		return FR_INVALID_DRIVE;
	rfs = FatFs[vol];			/* Get current fs object */
 8002086:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <f_mount+0x1c>)
 8002088:	681a      	ldr	r2, [r3, #0]

	if (rfs) {
 800208a:	b102      	cbz	r2, 800208e <f_mount+0xa>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
 800208c:	7010      	strb	r0, [r2, #0]
	}

	if (fs) {
 800208e:	b109      	cbz	r1, 8002094 <f_mount+0x10>
		fs->fs_type = 0;		/* Clear new fs object */
 8002090:	2200      	movs	r2, #0
 8002092:	700a      	strb	r2, [r1, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
 8002094:	6019      	str	r1, [r3, #0]

	return FR_OK;
 8002096:	2000      	movs	r0, #0
 8002098:	4770      	bx	lr
		return FR_INVALID_DRIVE;
 800209a:	200b      	movs	r0, #11
}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	20000428 	.word	0x20000428

080020a4 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80020a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020a8:	b08d      	sub	sp, #52	; 0x34
 80020aa:	9101      	str	r1, [sp, #4]
 80020ac:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 80020ae:	4605      	mov	r5, r0
 80020b0:	2800      	cmp	r0, #0
 80020b2:	d07f      	beq.n	80021b4 <f_open+0x110>
	fp->fs = 0;			/* Clear file object */
 80020b4:	2300      	movs	r3, #0

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 80020b6:	f002 021e 	and.w	r2, r2, #30
	fp->fs = 0;			/* Clear file object */
 80020ba:	6003      	str	r3, [r0, #0]
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 80020bc:	a905      	add	r1, sp, #20
 80020be:	a801      	add	r0, sp, #4
 80020c0:	f7ff fb12 	bl	80016e8 <chk_mounted>
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 80020c4:	2800      	cmp	r0, #0
 80020c6:	d14a      	bne.n	800215e <f_open+0xba>
		INIT_BUF(dj);
 80020c8:	ab02      	add	r3, sp, #8
		res = follow_path(&dj, path);	/* Follow the file path */
 80020ca:	9901      	ldr	r1, [sp, #4]
 80020cc:	a805      	add	r0, sp, #20
		INIT_BUF(dj);
 80020ce:	930b      	str	r3, [sp, #44]	; 0x2c
		res = follow_path(&dj, path);	/* Follow the file path */
 80020d0:	f7ff feb2 	bl	8001e38 <follow_path>
		dir = dj.dir;
 80020d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80020d6:	b910      	cbnz	r0, 80020de <f_open+0x3a>
			if (!dir)	/* Current dir itself */
				res = FR_INVALID_NAME;
 80020d8:	2c00      	cmp	r4, #0
 80020da:	bf08      	it	eq
 80020dc:	2006      	moveq	r0, #6
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80020de:	f016 0f1c 	tst.w	r6, #28
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80020e2:	f006 071f 	and.w	r7, r6, #31
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80020e6:	d045      	beq.n	8002174 <f_open+0xd0>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 80020e8:	2800      	cmp	r0, #0
 80020ea:	d03b      	beq.n	8002164 <f_open+0xc0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80020ec:	2804      	cmp	r0, #4
 80020ee:	d136      	bne.n	800215e <f_open+0xba>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80020f0:	a805      	add	r0, sp, #20
 80020f2:	f7ff ff6d 	bl	8001fd0 <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80020f6:	bb90      	cbnz	r0, 800215e <f_open+0xba>
				dir = dj.dir;					/* New entry */
 80020f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80020fa:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80020fe:	073e      	lsls	r6, r7, #28
 8002100:	d541      	bpl.n	8002186 <f_open+0xe2>
				dw = get_fattime();					/* Created time */
 8002102:	f7ff fa7f 	bl	8001604 <get_fattime>
				ST_DWORD(dir+DIR_CrtTime, dw);
				dir[DIR_Attr] = 0;					/* Reset attribute */
 8002106:	2600      	movs	r6, #0
				ST_DWORD(dir+DIR_CrtTime, dw);
 8002108:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800210c:	73a0      	strb	r0, [r4, #14]
 800210e:	73e3      	strb	r3, [r4, #15]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 8002110:	f8dd 8014 	ldr.w	r8, [sp, #20]
				ST_DWORD(dir+DIR_CrtTime, dw);
 8002114:	0c03      	lsrs	r3, r0, #16
 8002116:	0e00      	lsrs	r0, r0, #24
 8002118:	7423      	strb	r3, [r4, #16]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 800211a:	72e6      	strb	r6, [r4, #11]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 800211c:	7726      	strb	r6, [r4, #28]
 800211e:	7766      	strb	r6, [r4, #29]
 8002120:	77a6      	strb	r6, [r4, #30]
 8002122:	77e6      	strb	r6, [r4, #31]
				ST_DWORD(dir+DIR_CrtTime, dw);
 8002124:	7460      	strb	r0, [r4, #17]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 8002126:	f898 0000 	ldrb.w	r0, [r8]
 800212a:	4621      	mov	r1, r4
 800212c:	f7ff faa4 	bl	8001678 <ld_clust.isra.0>
				st_clust(dir, 0);					/* cluster = 0 */
				dj.fs->wflag = 1;
 8002130:	2301      	movs	r3, #1
	ST_WORD(dir+DIR_FstClusLO, cl);
 8002132:	76a6      	strb	r6, [r4, #26]
 8002134:	76e6      	strb	r6, [r4, #27]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8002136:	7526      	strb	r6, [r4, #20]
 8002138:	7566      	strb	r6, [r4, #21]
				dj.fs->wflag = 1;
 800213a:	f888 3004 	strb.w	r3, [r8, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 800213e:	4606      	mov	r6, r0
 8002140:	b308      	cbz	r0, 8002186 <f_open+0xe2>
					dw = dj.fs->winsect;
					res = remove_chain(dj.fs, cl);
 8002142:	4601      	mov	r1, r0
 8002144:	4640      	mov	r0, r8
					dw = dj.fs->winsect;
 8002146:	f8d8 9030 	ldr.w	r9, [r8, #48]	; 0x30
					res = remove_chain(dj.fs, cl);
 800214a:	f7ff ff71 	bl	8002030 <remove_chain>
					if (res == FR_OK) {
 800214e:	b930      	cbnz	r0, 800215e <f_open+0xba>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8002150:	9805      	ldr	r0, [sp, #20]
 8002152:	3e01      	subs	r6, #1
 8002154:	60c6      	str	r6, [r0, #12]
						res = move_window(dj.fs, dw);
 8002156:	4649      	mov	r1, r9
 8002158:	f7ff fc01 	bl	800195e <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 800215c:	b198      	cbz	r0, 8002186 <f_open+0xe2>
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
		}
	}

	LEAVE_FF(dj.fs, res);
}
 800215e:	b00d      	add	sp, #52	; 0x34
 8002160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8002164:	7ae3      	ldrb	r3, [r4, #11]
 8002166:	f013 0f11 	tst.w	r3, #17
 800216a:	d127      	bne.n	80021bc <f_open+0x118>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800216c:	0773      	lsls	r3, r6, #29
 800216e:	d5c6      	bpl.n	80020fe <f_open+0x5a>
						res = FR_EXIST;
 8002170:	2008      	movs	r0, #8
 8002172:	e7f4      	b.n	800215e <f_open+0xba>
			if (res == FR_OK) {						/* Follow succeeded */
 8002174:	2800      	cmp	r0, #0
 8002176:	d1f2      	bne.n	800215e <f_open+0xba>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8002178:	7ae3      	ldrb	r3, [r4, #11]
 800217a:	06d8      	lsls	r0, r3, #27
 800217c:	d41c      	bmi.n	80021b8 <f_open+0x114>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800217e:	07b1      	lsls	r1, r6, #30
 8002180:	d501      	bpl.n	8002186 <f_open+0xe2>
 8002182:	07da      	lsls	r2, r3, #31
 8002184:	d41a      	bmi.n	80021bc <f_open+0x118>
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8002186:	9e05      	ldr	r6, [sp, #20]
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 8002188:	073b      	lsls	r3, r7, #28
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 800218a:	6b33      	ldr	r3, [r6, #48]	; 0x30
				mode |= FA__WRITTEN;
 800218c:	bf48      	it	mi
 800218e:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8002192:	61eb      	str	r3, [r5, #28]
			fp->dir_ptr = dir;
 8002194:	622c      	str	r4, [r5, #32]
			fp->flag = mode;					/* File access mode */
 8002196:	71af      	strb	r7, [r5, #6]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002198:	7830      	ldrb	r0, [r6, #0]
 800219a:	4621      	mov	r1, r4
 800219c:	f7ff fa6c 	bl	8001678 <ld_clust.isra.0>
 80021a0:	6128      	str	r0, [r5, #16]
			fp->fptr = 0;						/* File pointer */
 80021a2:	2000      	movs	r0, #0
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 80021a4:	69e3      	ldr	r3, [r4, #28]
			fp->fptr = 0;						/* File pointer */
 80021a6:	60a8      	str	r0, [r5, #8]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 80021a8:	60eb      	str	r3, [r5, #12]
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 80021aa:	88f3      	ldrh	r3, [r6, #6]
			fp->dsect = 0;
 80021ac:	61a8      	str	r0, [r5, #24]
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 80021ae:	602e      	str	r6, [r5, #0]
 80021b0:	80ab      	strh	r3, [r5, #4]
 80021b2:	e7d4      	b.n	800215e <f_open+0xba>
	if (!fp) return FR_INVALID_OBJECT;
 80021b4:	2009      	movs	r0, #9
 80021b6:	e7d2      	b.n	800215e <f_open+0xba>
					res = FR_NO_FILE;
 80021b8:	2004      	movs	r0, #4
 80021ba:	e7d0      	b.n	800215e <f_open+0xba>
					res = FR_DENIED;
 80021bc:	2007      	movs	r0, #7
 80021be:	e7ce      	b.n	800215e <f_open+0xba>

080021c0 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
 80021c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021c4:	469b      	mov	fp, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8cb 3000 	str.w	r3, [fp]
{
 80021cc:	4604      	mov	r4, r0
 80021ce:	4689      	mov	r9, r1
 80021d0:	4617      	mov	r7, r2

	res = validate(fp);						/* Check validity */
 80021d2:	f7ff fa3c 	bl	800164e <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80021d6:	4606      	mov	r6, r0
 80021d8:	2800      	cmp	r0, #0
 80021da:	d135      	bne.n	8002248 <f_write+0x88>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
 80021dc:	79a3      	ldrb	r3, [r4, #6]
 80021de:	0618      	lsls	r0, r3, #24
 80021e0:	d431      	bmi.n	8002246 <f_write+0x86>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80021e2:	0799      	lsls	r1, r3, #30
 80021e4:	f140 80b5 	bpl.w	8002352 <f_write+0x192>
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
 80021e8:	68e3      	ldr	r3, [r4, #12]
 80021ea:	42df      	cmn	r7, r3
 80021ec:	d203      	bcs.n	80021f6 <f_write+0x36>
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
				if (fp->fptr < fp->fsize &&
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 80021ee:	f104 0324 	add.w	r3, r4, #36	; 0x24
 80021f2:	9301      	str	r3, [sp, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80021f4:	b94f      	cbnz	r7, 800220a <f_write+0x4a>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80021f6:	68a3      	ldr	r3, [r4, #8]
 80021f8:	68e2      	ldr	r2, [r4, #12]
 80021fa:	4293      	cmp	r3, r2
 80021fc:	f200 80a7 	bhi.w	800234e <f_write+0x18e>
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8002200:	79a3      	ldrb	r3, [r4, #6]
 8002202:	f043 0320 	orr.w	r3, r3, #32
 8002206:	71a3      	strb	r3, [r4, #6]
 8002208:	e01e      	b.n	8002248 <f_write+0x88>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800220a:	68a2      	ldr	r2, [r4, #8]
 800220c:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8002210:	2b00      	cmp	r3, #0
 8002212:	f040 8089 	bne.w	8002328 <f_write+0x168>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8002216:	6820      	ldr	r0, [r4, #0]
 8002218:	7883      	ldrb	r3, [r0, #2]
 800221a:	3b01      	subs	r3, #1
 800221c:	ea03 2352 	and.w	r3, r3, r2, lsr #9
			if (!csect) {					/* On the cluster boundary? */
 8002220:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	d120      	bne.n	800226a <f_write+0xaa>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8002228:	b992      	cbnz	r2, 8002250 <f_write+0x90>
					clst = fp->sclust;		/* Follow from the origin */
 800222a:	6921      	ldr	r1, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
 800222c:	b929      	cbnz	r1, 800223a <f_write+0x7a>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800222e:	f7ff fd39 	bl	8001ca4 <create_chain>
 8002232:	4601      	mov	r1, r0
 8002234:	6120      	str	r0, [r4, #16]
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8002236:	2900      	cmp	r1, #0
 8002238:	d0dd      	beq.n	80021f6 <f_write+0x36>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800223a:	2901      	cmp	r1, #1
 800223c:	79a3      	ldrb	r3, [r4, #6]
 800223e:	d10c      	bne.n	800225a <f_write+0x9a>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8002240:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002244:	71a3      	strb	r3, [r4, #6]
 8002246:	2602      	movs	r6, #2

	LEAVE_FF(fp->fs, FR_OK);
}
 8002248:	4630      	mov	r0, r6
 800224a:	b003      	add	sp, #12
 800224c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8002250:	6961      	ldr	r1, [r4, #20]
 8002252:	f7ff fd27 	bl	8001ca4 <create_chain>
 8002256:	4601      	mov	r1, r0
 8002258:	e7ed      	b.n	8002236 <f_write+0x76>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800225a:	1c4a      	adds	r2, r1, #1
 800225c:	d104      	bne.n	8002268 <f_write+0xa8>
						ABORT(fp->fs, FR_DISK_ERR);
 800225e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002262:	71a3      	strb	r3, [r4, #6]
 8002264:	2601      	movs	r6, #1
 8002266:	e7ef      	b.n	8002248 <f_write+0x88>
				fp->clust = clst;			/* Update current cluster */
 8002268:	6161      	str	r1, [r4, #20]
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800226a:	79a3      	ldrb	r3, [r4, #6]
 800226c:	065b      	lsls	r3, r3, #25
 800226e:	d50c      	bpl.n	800228a <f_write+0xca>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8002270:	6820      	ldr	r0, [r4, #0]
 8002272:	2301      	movs	r3, #1
 8002274:	69a2      	ldr	r2, [r4, #24]
 8002276:	9901      	ldr	r1, [sp, #4]
 8002278:	7840      	ldrb	r0, [r0, #1]
 800227a:	f7ff f9aa 	bl	80015d2 <disk_write>
 800227e:	79a3      	ldrb	r3, [r4, #6]
 8002280:	2800      	cmp	r0, #0
 8002282:	d1ec      	bne.n	800225e <f_write+0x9e>
				fp->flag &= ~FA__DIRTY;
 8002284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002288:	71a3      	strb	r3, [r4, #6]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800228a:	f8d4 a000 	ldr.w	sl, [r4]
 800228e:	6961      	ldr	r1, [r4, #20]
 8002290:	4650      	mov	r0, sl
 8002292:	f7ff fbda 	bl	8001a4a <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8002296:	b908      	cbnz	r0, 800229c <f_write+0xdc>
 8002298:	79a3      	ldrb	r3, [r4, #6]
 800229a:	e7d1      	b.n	8002240 <f_write+0x80>
			sect += csect;
 800229c:	9b00      	ldr	r3, [sp, #0]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800229e:	0a7d      	lsrs	r5, r7, #9
			sect += csect;
 80022a0:	eb00 0803 	add.w	r8, r0, r3
			if (cc) {						/* Write maximum contiguous sectors directly */
 80022a4:	d02e      	beq.n	8002304 <f_write+0x144>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80022a6:	9a00      	ldr	r2, [sp, #0]
 80022a8:	f89a 3002 	ldrb.w	r3, [sl, #2]
 80022ac:	442a      	add	r2, r5
 80022ae:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 80022b0:	bf88      	it	hi
 80022b2:	9a00      	ldrhi	r2, [sp, #0]
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 80022b4:	4649      	mov	r1, r9
					cc = fp->fs->csize - csect;
 80022b6:	bf88      	it	hi
 80022b8:	1a9d      	subhi	r5, r3, r2
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 80022ba:	b2eb      	uxtb	r3, r5
 80022bc:	4642      	mov	r2, r8
 80022be:	f89a 0001 	ldrb.w	r0, [sl, #1]
 80022c2:	f7ff f986 	bl	80015d2 <disk_write>
 80022c6:	b108      	cbz	r0, 80022cc <f_write+0x10c>
						ABORT(fp->fs, FR_DISK_ERR);
 80022c8:	79a3      	ldrb	r3, [r4, #6]
 80022ca:	e7c8      	b.n	800225e <f_write+0x9e>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80022cc:	69a1      	ldr	r1, [r4, #24]
 80022ce:	eba1 0108 	sub.w	r1, r1, r8
 80022d2:	428d      	cmp	r5, r1
 80022d4:	d90a      	bls.n	80022ec <f_write+0x12c>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80022d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022da:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 80022de:	9801      	ldr	r0, [sp, #4]
 80022e0:	f7ff f9ab 	bl	800163a <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80022e4:	79a3      	ldrb	r3, [r4, #6]
 80022e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ea:	71a3      	strb	r3, [r4, #6]
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80022ec:	026d      	lsls	r5, r5, #9
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80022ee:	68a3      	ldr	r3, [r4, #8]
 80022f0:	44a9      	add	r9, r5
 80022f2:	442b      	add	r3, r5
 80022f4:	60a3      	str	r3, [r4, #8]
 80022f6:	f8db 3000 	ldr.w	r3, [fp]
 80022fa:	1b7f      	subs	r7, r7, r5
 80022fc:	442b      	add	r3, r5
 80022fe:	f8cb 3000 	str.w	r3, [fp]
 8002302:	e777      	b.n	80021f4 <f_write+0x34>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8002304:	69a3      	ldr	r3, [r4, #24]
 8002306:	4598      	cmp	r8, r3
 8002308:	d00c      	beq.n	8002324 <f_write+0x164>
				if (fp->fptr < fp->fsize &&
 800230a:	68a2      	ldr	r2, [r4, #8]
 800230c:	68e3      	ldr	r3, [r4, #12]
 800230e:	429a      	cmp	r2, r3
 8002310:	d208      	bcs.n	8002324 <f_write+0x164>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 8002312:	2301      	movs	r3, #1
 8002314:	4642      	mov	r2, r8
 8002316:	9901      	ldr	r1, [sp, #4]
 8002318:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800231c:	f7ff f941 	bl	80015a2 <disk_read>
				if (fp->fptr < fp->fsize &&
 8002320:	2800      	cmp	r0, #0
 8002322:	d1d1      	bne.n	80022c8 <f_write+0x108>
			fp->dsect = sect;
 8002324:	f8c4 8018 	str.w	r8, [r4, #24]
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8002328:	68a0      	ldr	r0, [r4, #8]
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800232a:	4649      	mov	r1, r9
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800232c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8002330:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
 8002334:	42bd      	cmp	r5, r7
 8002336:	bf28      	it	cs
 8002338:	463d      	movcs	r5, r7
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800233a:	3024      	adds	r0, #36	; 0x24
 800233c:	462a      	mov	r2, r5
 800233e:	4420      	add	r0, r4
 8002340:	f7ff f97b 	bl	800163a <mem_cpy>
		fp->flag |= FA__DIRTY;
 8002344:	79a3      	ldrb	r3, [r4, #6]
 8002346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800234a:	71a3      	strb	r3, [r4, #6]
 800234c:	e7cf      	b.n	80022ee <f_write+0x12e>
	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800234e:	60e3      	str	r3, [r4, #12]
 8002350:	e756      	b.n	8002200 <f_write+0x40>
		LEAVE_FF(fp->fs, FR_DENIED);
 8002352:	2607      	movs	r6, #7
 8002354:	e778      	b.n	8002248 <f_write+0x88>

08002356 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 8002356:	b570      	push	{r4, r5, r6, lr}
 8002358:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800235a:	f7ff f978 	bl	800164e <validate>
	if (res == FR_OK) {
 800235e:	2800      	cmp	r0, #0
 8002360:	d147      	bne.n	80023f2 <f_sync+0x9c>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8002362:	79a3      	ldrb	r3, [r4, #6]
 8002364:	069a      	lsls	r2, r3, #26
 8002366:	d544      	bpl.n	80023f2 <f_sync+0x9c>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
 8002368:	065b      	lsls	r3, r3, #25
 800236a:	d50d      	bpl.n	8002388 <f_sync+0x32>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 800236c:	6820      	ldr	r0, [r4, #0]
 800236e:	2301      	movs	r3, #1
 8002370:	69a2      	ldr	r2, [r4, #24]
 8002372:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8002376:	7840      	ldrb	r0, [r0, #1]
 8002378:	f7ff f92b 	bl	80015d2 <disk_write>
 800237c:	2800      	cmp	r0, #0
 800237e:	d137      	bne.n	80023f0 <f_sync+0x9a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8002380:	79a3      	ldrb	r3, [r4, #6]
 8002382:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002386:	71a3      	strb	r3, [r4, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8002388:	69e1      	ldr	r1, [r4, #28]
 800238a:	6820      	ldr	r0, [r4, #0]
 800238c:	f7ff fae7 	bl	800195e <move_window>
 8002390:	4606      	mov	r6, r0
			if (res == FR_OK) {
 8002392:	bb70      	cbnz	r0, 80023f2 <f_sync+0x9c>
				dir = fp->dir_ptr;
 8002394:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8002396:	7aeb      	ldrb	r3, [r5, #11]
 8002398:	f043 0320 	orr.w	r3, r3, #32
 800239c:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 800239e:	68e3      	ldr	r3, [r4, #12]
 80023a0:	772b      	strb	r3, [r5, #28]
 80023a2:	89a3      	ldrh	r3, [r4, #12]
 80023a4:	0a1b      	lsrs	r3, r3, #8
 80023a6:	776b      	strb	r3, [r5, #29]
 80023a8:	89e3      	ldrh	r3, [r4, #14]
 80023aa:	77ab      	strb	r3, [r5, #30]
 80023ac:	7be3      	ldrb	r3, [r4, #15]
 80023ae:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80023b0:	6923      	ldr	r3, [r4, #16]
	ST_WORD(dir+DIR_FstClusLO, cl);
 80023b2:	76ab      	strb	r3, [r5, #26]
 80023b4:	f3c3 2207 	ubfx	r2, r3, #8, #8
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 80023b8:	0c1b      	lsrs	r3, r3, #16
 80023ba:	752b      	strb	r3, [r5, #20]
 80023bc:	0a1b      	lsrs	r3, r3, #8
 80023be:	756b      	strb	r3, [r5, #21]
	ST_WORD(dir+DIR_FstClusLO, cl);
 80023c0:	76ea      	strb	r2, [r5, #27]
				tm = get_fattime();							/* Update updated time */
 80023c2:	f7ff f91f 	bl	8001604 <get_fattime>
				ST_DWORD(dir+DIR_WrtTime, tm);
 80023c6:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80023ca:	75a8      	strb	r0, [r5, #22]
 80023cc:	75eb      	strb	r3, [r5, #23]
 80023ce:	0c03      	lsrs	r3, r0, #16
 80023d0:	0e00      	lsrs	r0, r0, #24
 80023d2:	762b      	strb	r3, [r5, #24]
 80023d4:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir+DIR_LstAccDate, 0);
 80023d6:	74ae      	strb	r6, [r5, #18]
 80023d8:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 80023da:	79a3      	ldrb	r3, [r4, #6]
				fp->fs->wflag = 1;
 80023dc:	6820      	ldr	r0, [r4, #0]
				fp->flag &= ~FA__WRITTEN;
 80023de:	f023 0320 	bic.w	r3, r3, #32
 80023e2:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
 80023e4:	2301      	movs	r3, #1
 80023e6:	7103      	strb	r3, [r0, #4]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 80023e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 80023ec:	f7ff bad1 	b.w	8001992 <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80023f0:	2001      	movs	r0, #1
}
 80023f2:	bd70      	pop	{r4, r5, r6, pc}

080023f4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80023f4:	b510      	push	{r4, lr}
 80023f6:	4604      	mov	r4, r0
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 80023f8:	f7ff ffad 	bl	8002356 <f_sync>
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 80023fc:	b900      	cbnz	r0, 8002400 <f_close+0xc>
 80023fe:	6020      	str	r0, [r4, #0]
	return res;
#endif
}
 8002400:	bd10      	pop	{r4, pc}

08002402 <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8002402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002404:	4604      	mov	r4, r0
 8002406:	460d      	mov	r5, r1
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 8002408:	f7ff f921 	bl	800164e <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800240c:	4606      	mov	r6, r0
 800240e:	2800      	cmp	r0, #0
 8002410:	d133      	bne.n	800247a <f_lseek+0x78>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
 8002412:	79a2      	ldrb	r2, [r4, #6]
 8002414:	0617      	lsls	r7, r2, #24
 8002416:	d460      	bmi.n	80024da <f_lseek+0xd8>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8002418:	68e3      	ldr	r3, [r4, #12]
 800241a:	42ab      	cmp	r3, r5
 800241c:	d203      	bcs.n	8002426 <f_lseek+0x24>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800241e:	f012 0f02 	tst.w	r2, #2
 8002422:	bf08      	it	eq
 8002424:	461d      	moveq	r5, r3
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 8002426:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 8002428:	68a3      	ldr	r3, [r4, #8]
		fp->fptr = nsect = 0;
 800242a:	60a2      	str	r2, [r4, #8]
		if (ofs) {
 800242c:	bb3d      	cbnz	r5, 800247e <f_lseek+0x7c>
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800242e:	68a3      	ldr	r3, [r4, #8]
 8002430:	68e2      	ldr	r2, [r4, #12]
 8002432:	4293      	cmp	r3, r2
 8002434:	d921      	bls.n	800247a <f_lseek+0x78>
			fp->fsize = fp->fptr;
 8002436:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA__WRITTEN;
 8002438:	79a3      	ldrb	r3, [r4, #6]
 800243a:	f043 0320 	orr.w	r3, r3, #32
 800243e:	71a3      	strb	r3, [r4, #6]
 8002440:	e01b      	b.n	800247a <f_lseek+0x78>
		fp->fptr = nsect = 0;
 8002442:	2500      	movs	r5, #0
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8002444:	68a3      	ldr	r3, [r4, #8]
 8002446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0ef      	beq.n	800242e <f_lseek+0x2c>
 800244e:	69a2      	ldr	r2, [r4, #24]
 8002450:	4295      	cmp	r5, r2
 8002452:	d0ec      	beq.n	800242e <f_lseek+0x2c>
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8002454:	79a3      	ldrb	r3, [r4, #6]
 8002456:	f104 0724 	add.w	r7, r4, #36	; 0x24
 800245a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800245e:	d063      	beq.n	8002528 <f_lseek+0x126>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8002460:	6820      	ldr	r0, [r4, #0]
 8002462:	2301      	movs	r3, #1
 8002464:	4639      	mov	r1, r7
 8002466:	7840      	ldrb	r0, [r0, #1]
 8002468:	f7ff f8b3 	bl	80015d2 <disk_write>
 800246c:	79a3      	ldrb	r3, [r4, #6]
 800246e:	2800      	cmp	r0, #0
 8002470:	d057      	beq.n	8002522 <f_lseek+0x120>
				ABORT(fp->fs, FR_DISK_ERR);
 8002472:	2601      	movs	r6, #1
 8002474:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002478:	71a3      	strb	r3, [r4, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 800247a:	4630      	mov	r0, r6
 800247c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800247e:	6820      	ldr	r0, [r4, #0]
 8002480:	7887      	ldrb	r7, [r0, #2]
 8002482:	027f      	lsls	r7, r7, #9
			if (ifptr > 0 &&
 8002484:	b1f3      	cbz	r3, 80024c4 <f_lseek+0xc2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8002486:	3b01      	subs	r3, #1
 8002488:	1e6a      	subs	r2, r5, #1
 800248a:	fbb2 f2f7 	udiv	r2, r2, r7
 800248e:	fbb3 f1f7 	udiv	r1, r3, r7
			if (ifptr > 0 &&
 8002492:	428a      	cmp	r2, r1
 8002494:	d316      	bcc.n	80024c4 <f_lseek+0xc2>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8002496:	427a      	negs	r2, r7
 8002498:	4013      	ands	r3, r2
				clst = fp->clust;
 800249a:	6961      	ldr	r1, [r4, #20]
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800249c:	60a3      	str	r3, [r4, #8]
				ofs -= fp->fptr;
 800249e:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 80024a0:	2900      	cmp	r1, #0
 80024a2:	d0ce      	beq.n	8002442 <f_lseek+0x40>
				while (ofs > bcs) {						/* Cluster following loop */
 80024a4:	42bd      	cmp	r5, r7
 80024a6:	d821      	bhi.n	80024ec <f_lseek+0xea>
				fp->fptr += ofs;
 80024a8:	68a3      	ldr	r3, [r4, #8]
 80024aa:	442b      	add	r3, r5
 80024ac:	60a3      	str	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 80024ae:	f3c5 0308 	ubfx	r3, r5, #0, #9
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0c5      	beq.n	8002442 <f_lseek+0x40>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 80024b6:	6820      	ldr	r0, [r4, #0]
 80024b8:	f7ff fac7 	bl	8001a4a <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 80024bc:	b148      	cbz	r0, 80024d2 <f_lseek+0xd0>
					nsect += ofs / SS(fp->fs);
 80024be:	eb00 2555 	add.w	r5, r0, r5, lsr #9
 80024c2:	e7bf      	b.n	8002444 <f_lseek+0x42>
				clst = fp->sclust;						/* start from the first cluster */
 80024c4:	6921      	ldr	r1, [r4, #16]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80024c6:	b979      	cbnz	r1, 80024e8 <f_lseek+0xe6>
					clst = create_chain(fp->fs, 0);
 80024c8:	f7ff fbec 	bl	8001ca4 <create_chain>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80024cc:	2801      	cmp	r0, #1
					clst = create_chain(fp->fs, 0);
 80024ce:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80024d0:	d105      	bne.n	80024de <f_lseek+0xdc>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 80024d2:	79a3      	ldrb	r3, [r4, #6]
 80024d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80024d8:	71a3      	strb	r3, [r4, #6]
		LEAVE_FF(fp->fs, FR_INT_ERR);
 80024da:	2602      	movs	r6, #2
 80024dc:	e7cd      	b.n	800247a <f_lseek+0x78>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80024de:	3001      	adds	r0, #1
 80024e0:	d101      	bne.n	80024e6 <f_lseek+0xe4>
				ABORT(fp->fs, FR_DISK_ERR);
 80024e2:	79a3      	ldrb	r3, [r4, #6]
 80024e4:	e7c5      	b.n	8002472 <f_lseek+0x70>
					fp->sclust = clst;
 80024e6:	6121      	str	r1, [r4, #16]
				fp->clust = clst;
 80024e8:	6161      	str	r1, [r4, #20]
 80024ea:	e7d9      	b.n	80024a0 <f_lseek+0x9e>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80024ec:	79a3      	ldrb	r3, [r4, #6]
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 80024ee:	6820      	ldr	r0, [r4, #0]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80024f0:	079a      	lsls	r2, r3, #30
 80024f2:	d505      	bpl.n	8002500 <f_lseek+0xfe>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 80024f4:	f7ff fbd6 	bl	8001ca4 <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 80024f8:	4601      	mov	r1, r0
 80024fa:	b920      	cbnz	r0, 8002506 <f_lseek+0x104>
 80024fc:	463d      	mov	r5, r7
 80024fe:	e7d3      	b.n	80024a8 <f_lseek+0xa6>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8002500:	f7ff faae 	bl	8001a60 <get_fat>
 8002504:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002506:	1c4b      	adds	r3, r1, #1
 8002508:	d0eb      	beq.n	80024e2 <f_lseek+0xe0>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800250a:	2901      	cmp	r1, #1
 800250c:	d9e1      	bls.n	80024d2 <f_lseek+0xd0>
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	4299      	cmp	r1, r3
 8002514:	d2dd      	bcs.n	80024d2 <f_lseek+0xd0>
					fp->fptr += bcs;
 8002516:	68a3      	ldr	r3, [r4, #8]
					fp->clust = clst;
 8002518:	6161      	str	r1, [r4, #20]
					fp->fptr += bcs;
 800251a:	443b      	add	r3, r7
 800251c:	60a3      	str	r3, [r4, #8]
					ofs -= bcs;
 800251e:	1bed      	subs	r5, r5, r7
 8002520:	e7c0      	b.n	80024a4 <f_lseek+0xa2>
				fp->flag &= ~FA__DIRTY;
 8002522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002526:	71a3      	strb	r3, [r4, #6]
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8002528:	6820      	ldr	r0, [r4, #0]
 800252a:	2301      	movs	r3, #1
 800252c:	462a      	mov	r2, r5
 800252e:	4639      	mov	r1, r7
 8002530:	7840      	ldrb	r0, [r0, #1]
 8002532:	f7ff f836 	bl	80015a2 <disk_read>
 8002536:	2800      	cmp	r0, #0
 8002538:	d1d3      	bne.n	80024e2 <f_lseek+0xe0>
			fp->dsect = nsect;
 800253a:	61a5      	str	r5, [r4, #24]
 800253c:	e777      	b.n	800242e <f_lseek+0x2c>

0800253e <f_getfree>:
FRESULT f_getfree (
	const TCHAR *path,	/* Path name of the logical drive number */
	DWORD *nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS **fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800253e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8002542:	4614      	mov	r4, r2
 8002544:	ab02      	add	r3, sp, #8
 8002546:	f843 0d04 	str.w	r0, [r3, #-4]!
 800254a:	4688      	mov	r8, r1
	UINT i;
	BYTE fat, *p;


	/* Get drive number */
	res = chk_mounted(&path, fatfs, 0);
 800254c:	2200      	movs	r2, #0
 800254e:	4621      	mov	r1, r4
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff f8c9 	bl	80016e8 <chk_mounted>
	fs = *fatfs;
	if (res == FR_OK) {
 8002556:	4605      	mov	r5, r0
 8002558:	b938      	cbnz	r0, 800256a <f_getfree+0x2c>
	fs = *fatfs;
 800255a:	6824      	ldr	r4, [r4, #0]
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 800255c:	69a7      	ldr	r7, [r4, #24]
 800255e:	6923      	ldr	r3, [r4, #16]
 8002560:	1eba      	subs	r2, r7, #2
 8002562:	4293      	cmp	r3, r2
 8002564:	d805      	bhi.n	8002572 <f_getfree+0x34>
			*nclst = fs->free_clust;
 8002566:	f8c8 3000 	str.w	r3, [r8]
			if (fat == FS_FAT32) fs->fsi_flag = 1;
			*nclst = n;
		}
	}
	LEAVE_FF(fs, res);
}
 800256a:	4628      	mov	r0, r5
 800256c:	b002      	add	sp, #8
 800256e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			fat = fs->fs_type;
 8002572:	f894 9000 	ldrb.w	r9, [r4]
			if (fat == FS_FAT12) {
 8002576:	f1b9 0f01 	cmp.w	r9, #1
 800257a:	d119      	bne.n	80025b0 <f_getfree+0x72>
 800257c:	2702      	movs	r7, #2
 800257e:	4606      	mov	r6, r0
					stat = get_fat(fs, clst);
 8002580:	4639      	mov	r1, r7
 8002582:	4620      	mov	r0, r4
 8002584:	f7ff fa6c 	bl	8001a60 <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	d038      	beq.n	80025fe <f_getfree+0xc0>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800258c:	2801      	cmp	r0, #1
 800258e:	d038      	beq.n	8002602 <f_getfree+0xc4>
					if (stat == 0) n++;
 8002590:	b900      	cbnz	r0, 8002594 <f_getfree+0x56>
 8002592:	3601      	adds	r6, #1
				} while (++clst < fs->n_fatent);
 8002594:	69a3      	ldr	r3, [r4, #24]
 8002596:	3701      	adds	r7, #1
 8002598:	429f      	cmp	r7, r3
 800259a:	d3f1      	bcc.n	8002580 <f_getfree+0x42>
			if (fat == FS_FAT32) fs->fsi_flag = 1;
 800259c:	f1b9 0f03 	cmp.w	r9, #3
 80025a0:	bf08      	it	eq
 80025a2:	2301      	moveq	r3, #1
			fs->free_clust = n;
 80025a4:	6126      	str	r6, [r4, #16]
			if (fat == FS_FAT32) fs->fsi_flag = 1;
 80025a6:	bf08      	it	eq
 80025a8:	7163      	strbeq	r3, [r4, #5]
			*nclst = n;
 80025aa:	f8c8 6000 	str.w	r6, [r8]
 80025ae:	e7dc      	b.n	800256a <f_getfree+0x2c>
				i = 0; p = 0;
 80025b0:	4603      	mov	r3, r0
 80025b2:	4602      	mov	r2, r0
			n = 0;
 80025b4:	4606      	mov	r6, r0
				sect = fs->fatbase;
 80025b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
					if (!i) {
 80025b8:	b952      	cbnz	r2, 80025d0 <f_getfree+0x92>
						res = move_window(fs, sect++);
 80025ba:	4620      	mov	r0, r4
 80025bc:	f101 0a01 	add.w	sl, r1, #1
 80025c0:	f7ff f9cd 	bl	800195e <move_window>
						if (res != FR_OK) break;
 80025c4:	b9f8      	cbnz	r0, 8002606 <f_getfree+0xc8>
						res = move_window(fs, sect++);
 80025c6:	4651      	mov	r1, sl
						i = SS(fs);
 80025c8:	f44f 7200 	mov.w	r2, #512	; 0x200
						p = fs->win;
 80025cc:	f104 0334 	add.w	r3, r4, #52	; 0x34
					if (fat == FS_FAT16) {
 80025d0:	f1b9 0f02 	cmp.w	r9, #2
 80025d4:	d10b      	bne.n	80025ee <f_getfree+0xb0>
						if (LD_WORD(p) == 0) n++;
 80025d6:	f893 e001 	ldrb.w	lr, [r3, #1]
 80025da:	7818      	ldrb	r0, [r3, #0]
						p += 2; i -= 2;
 80025dc:	3a02      	subs	r2, #2
						if (LD_WORD(p) == 0) n++;
 80025de:	ea50 200e 	orrs.w	r0, r0, lr, lsl #8
 80025e2:	bf08      	it	eq
 80025e4:	3601      	addeq	r6, #1
						p += 2; i -= 2;
 80025e6:	3302      	adds	r3, #2
				} while (--clst);
 80025e8:	3f01      	subs	r7, #1
 80025ea:	d1e5      	bne.n	80025b8 <f_getfree+0x7a>
 80025ec:	e7d6      	b.n	800259c <f_getfree+0x5e>
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 80025ee:	6818      	ldr	r0, [r3, #0]
						p += 4; i -= 4;
 80025f0:	3a04      	subs	r2, #4
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 80025f2:	f030 4070 	bics.w	r0, r0, #4026531840	; 0xf0000000
 80025f6:	bf08      	it	eq
 80025f8:	3601      	addeq	r6, #1
						p += 4; i -= 4;
 80025fa:	3304      	adds	r3, #4
 80025fc:	e7f4      	b.n	80025e8 <f_getfree+0xaa>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80025fe:	2501      	movs	r5, #1
 8002600:	e7cc      	b.n	800259c <f_getfree+0x5e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8002602:	2502      	movs	r5, #2
 8002604:	e7ca      	b.n	800259c <f_getfree+0x5e>
						res = move_window(fs, sect++);
 8002606:	4605      	mov	r5, r0
 8002608:	e7c8      	b.n	800259c <f_getfree+0x5e>

0800260a <f_putc>:
	UINT bw, btw;
	BYTE s[3];


#if _USE_STRFUNC >= 2
	if (c == '\n') f_putc ('\r', fp);	/* LF -> CRLF conversion */
 800260a:	280a      	cmp	r0, #10
{
 800260c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800260e:	4604      	mov	r4, r0
 8002610:	460d      	mov	r5, r1
	if (c == '\n') f_putc ('\r', fp);	/* LF -> CRLF conversion */
 8002612:	d102      	bne.n	800261a <f_putc+0x10>
 8002614:	200d      	movs	r0, #13
 8002616:	f7ff fff8 	bl	800260a <f_putc>
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
	btw = 1;
#endif
	f_write(fp, s, btw, &bw);		/* Write the char to the file */
 800261a:	ab01      	add	r3, sp, #4
 800261c:	2201      	movs	r2, #1
 800261e:	4669      	mov	r1, sp
 8002620:	4628      	mov	r0, r5
	s[0] = (BYTE)c;
 8002622:	f88d 4000 	strb.w	r4, [sp]
	f_write(fp, s, btw, &bw);		/* Write the char to the file */
 8002626:	f7ff fdcb 	bl	80021c0 <f_write>
	return (bw == btw) ? 1 : EOF;	/* Return the result */
 800262a:	9b01      	ldr	r3, [sp, #4]
 800262c:	2b01      	cmp	r3, #1
}
 800262e:	bf0c      	ite	eq
 8002630:	2001      	moveq	r0, #1
 8002632:	f04f 30ff 	movne.w	r0, #4294967295
 8002636:	b003      	add	sp, #12
 8002638:	bd30      	pop	{r4, r5, pc}

0800263a <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800263a:	b570      	push	{r4, r5, r6, lr}
 800263c:	4605      	mov	r5, r0
 800263e:	460e      	mov	r6, r1
	int n;


	for (n = 0; *str; str++, n++) {
 8002640:	4604      	mov	r4, r0
 8002642:	1b60      	subs	r0, r4, r5
 8002644:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002648:	b12b      	cbz	r3, 8002656 <f_puts+0x1c>
		if (f_putc(*str, fp) == EOF) return EOF;
 800264a:	4618      	mov	r0, r3
 800264c:	4631      	mov	r1, r6
 800264e:	f7ff ffdc 	bl	800260a <f_putc>
 8002652:	1c43      	adds	r3, r0, #1
 8002654:	d1f5      	bne.n	8002642 <f_puts+0x8>
	}
	return n;
}
 8002656:	bd70      	pop	{r4, r5, r6, pc}

08002658 <UB_ATADrive_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die ATA-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_ATADrive_Init(void)
{
 8002658:	4770      	bx	lr

0800265a <ATA_disk_initialize>:
 800265a:	f04f 30ff 	mov.w	r0, #4294967295
 800265e:	4770      	bx	lr

08002660 <ATA_disk_status>:
int ATA_disk_status(void)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002660:	f04f 30ff 	mov.w	r0, #4294967295
 8002664:	4770      	bx	lr

08002666 <ATA_disk_read>:
 8002666:	f04f 30ff 	mov.w	r0, #4294967295
 800266a:	4770      	bx	lr

0800266c <ATA_disk_write>:
int ATA_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
  int ret_wert=-1;

  return(ret_wert);
}
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	4770      	bx	lr

08002672 <ATA_disk_ioctl>:
int ATA_disk_ioctl(BYTE cmd, void *buff)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002672:	f04f 30ff 	mov.w	r0, #4294967295
 8002676:	4770      	bx	lr

08002678 <CmdResp2Error>:
  return(errorstatus);
}

//--------------------------------------------------------------
static SD_Error CmdResp2Error(void)
{
 8002678:	b510      	push	{r4, lr}
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;
 800267a:	4b0d      	ldr	r3, [pc, #52]	; (80026b0 <CmdResp2Error+0x38>)

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
  {
    status = SDIO->STA;
 800267c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 800267e:	f014 0f45 	tst.w	r4, #69	; 0x45
 8002682:	d0fb      	beq.n	800267c <CmdResp2Error+0x4>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8002684:	0763      	lsls	r3, r4, #29
 8002686:	d504      	bpl.n	8002692 <CmdResp2Error+0x1a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002688:	2004      	movs	r0, #4
 800268a:	f7fe fa5f 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 800268e:	2003      	movs	r0, #3
 8002690:	bd10      	pop	{r4, pc}
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8002692:	f014 0401 	ands.w	r4, r4, #1
 8002696:	d004      	beq.n	80026a2 <CmdResp2Error+0x2a>
  {
    errorstatus = SD_CMD_CRC_FAIL;
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8002698:	2001      	movs	r0, #1
 800269a:	f7fe fa57 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 800269e:	2001      	movs	r0, #1
 80026a0:	bd10      	pop	{r4, pc}
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80026a2:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80026a6:	f7fe fa51 	bl	8000b4c <SDIO_ClearFlag>

  return(errorstatus);
 80026aa:	4620      	mov	r0, r4
}
 80026ac:	bd10      	pop	{r4, pc}
 80026ae:	bf00      	nop
 80026b0:	40012c00 	.word	0x40012c00

080026b4 <CmdResp1Error>:
{
 80026b4:	b538      	push	{r3, r4, r5, lr}
 80026b6:	4605      	mov	r5, r0
  status = SDIO->STA;
 80026b8:	4b38      	ldr	r3, [pc, #224]	; (800279c <CmdResp1Error+0xe8>)
    status = SDIO->STA;
 80026ba:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 80026bc:	f014 0f45 	tst.w	r4, #69	; 0x45
 80026c0:	d0fb      	beq.n	80026ba <CmdResp1Error+0x6>
  if (status & SDIO_FLAG_CTIMEOUT)
 80026c2:	0761      	lsls	r1, r4, #29
 80026c4:	d504      	bpl.n	80026d0 <CmdResp1Error+0x1c>
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80026c6:	2004      	movs	r0, #4
 80026c8:	f7fe fa40 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 80026cc:	2003      	movs	r0, #3
 80026ce:	bd38      	pop	{r3, r4, r5, pc}
  else if (status & SDIO_FLAG_CCRCFAIL)
 80026d0:	f014 0401 	ands.w	r4, r4, #1
 80026d4:	d004      	beq.n	80026e0 <CmdResp1Error+0x2c>
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 80026d6:	2001      	movs	r0, #1
 80026d8:	f7fe fa38 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 80026dc:	2001      	movs	r0, #1
 80026de:	bd38      	pop	{r3, r4, r5, pc}
  if (SDIO_GetCommandResponse() != cmd)
 80026e0:	f7fe f9f4 	bl	8000acc <SDIO_GetCommandResponse>
 80026e4:	42a8      	cmp	r0, r5
 80026e6:	d001      	beq.n	80026ec <CmdResp1Error+0x38>
    return(errorstatus);
 80026e8:	2010      	movs	r0, #16
 80026ea:	bd38      	pop	{r3, r4, r5, pc}
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80026ec:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80026f0:	f7fe fa2c 	bl	8000b4c <SDIO_ClearFlag>
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 80026f4:	4620      	mov	r0, r4
 80026f6:	f7fe f9ef 	bl	8000ad8 <SDIO_GetResponse>
  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 80026fa:	4b29      	ldr	r3, [pc, #164]	; (80027a0 <CmdResp1Error+0xec>)
 80026fc:	4003      	ands	r3, r0
 80026fe:	b34b      	cbz	r3, 8002754 <CmdResp1Error+0xa0>
  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
 8002700:	2800      	cmp	r0, #0
 8002702:	db29      	blt.n	8002758 <CmdResp1Error+0xa4>
  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
 8002704:	0042      	lsls	r2, r0, #1
 8002706:	d429      	bmi.n	800275c <CmdResp1Error+0xa8>
  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
 8002708:	0083      	lsls	r3, r0, #2
 800270a:	d429      	bmi.n	8002760 <CmdResp1Error+0xac>
  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
 800270c:	00c5      	lsls	r5, r0, #3
 800270e:	d429      	bmi.n	8002764 <CmdResp1Error+0xb0>
  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
 8002710:	0104      	lsls	r4, r0, #4
 8002712:	d429      	bmi.n	8002768 <CmdResp1Error+0xb4>
  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
 8002714:	0141      	lsls	r1, r0, #5
 8002716:	d429      	bmi.n	800276c <CmdResp1Error+0xb8>
  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
 8002718:	01c2      	lsls	r2, r0, #7
 800271a:	d429      	bmi.n	8002770 <CmdResp1Error+0xbc>
  if (response_r1 & SD_OCR_COM_CRC_FAILED)
 800271c:	0203      	lsls	r3, r0, #8
 800271e:	d429      	bmi.n	8002774 <CmdResp1Error+0xc0>
  if (response_r1 & SD_OCR_ILLEGAL_CMD)
 8002720:	0245      	lsls	r5, r0, #9
 8002722:	d4e1      	bmi.n	80026e8 <CmdResp1Error+0x34>
  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
 8002724:	0284      	lsls	r4, r0, #10
 8002726:	d427      	bmi.n	8002778 <CmdResp1Error+0xc4>
  if (response_r1 & SD_OCR_CC_ERROR)
 8002728:	02c1      	lsls	r1, r0, #11
 800272a:	d427      	bmi.n	800277c <CmdResp1Error+0xc8>
  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
 800272c:	0302      	lsls	r2, r0, #12
 800272e:	d427      	bmi.n	8002780 <CmdResp1Error+0xcc>
  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
 8002730:	0343      	lsls	r3, r0, #13
 8002732:	d427      	bmi.n	8002784 <CmdResp1Error+0xd0>
  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
 8002734:	0385      	lsls	r5, r0, #14
 8002736:	d427      	bmi.n	8002788 <CmdResp1Error+0xd4>
  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
 8002738:	03c4      	lsls	r4, r0, #15
 800273a:	d427      	bmi.n	800278c <CmdResp1Error+0xd8>
  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
 800273c:	0401      	lsls	r1, r0, #16
 800273e:	d427      	bmi.n	8002790 <CmdResp1Error+0xdc>
  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
 8002740:	0442      	lsls	r2, r0, #17
 8002742:	d427      	bmi.n	8002794 <CmdResp1Error+0xe0>
  if (response_r1 & SD_OCR_ERASE_RESET)
 8002744:	0483      	lsls	r3, r0, #18
 8002746:	d427      	bmi.n	8002798 <CmdResp1Error+0xe4>
    return(SD_AKE_SEQ_ERROR);
 8002748:	f010 0f08 	tst.w	r0, #8
 800274c:	bf0c      	ite	eq
 800274e:	2000      	moveq	r0, #0
 8002750:	201a      	movne	r0, #26
 8002752:	bd38      	pop	{r3, r4, r5, pc}
  return(errorstatus);
 8002754:	4618      	mov	r0, r3
 8002756:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_ADDR_OUT_OF_RANGE);
 8002758:	201c      	movs	r0, #28
 800275a:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_ADDR_MISALIGNED);
 800275c:	2009      	movs	r0, #9
 800275e:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_BLOCK_LEN_ERR);
 8002760:	200a      	movs	r0, #10
 8002762:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_ERASE_SEQ_ERR);
 8002764:	200b      	movs	r0, #11
 8002766:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_BAD_ERASE_PARAM);
 8002768:	200c      	movs	r0, #12
 800276a:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_WRITE_PROT_VIOLATION);
 800276c:	200d      	movs	r0, #13
 800276e:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_LOCK_UNLOCK_FAILED);
 8002770:	200e      	movs	r0, #14
 8002772:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_COM_CRC_FAILED);
 8002774:	200f      	movs	r0, #15
 8002776:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_CARD_ECC_FAILED);
 8002778:	2011      	movs	r0, #17
 800277a:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_CC_ERROR);
 800277c:	2012      	movs	r0, #18
 800277e:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_GENERAL_UNKNOWN_ERROR);
 8002780:	2013      	movs	r0, #19
 8002782:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_STREAM_READ_UNDERRUN);
 8002784:	2014      	movs	r0, #20
 8002786:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_STREAM_WRITE_OVERRUN);
 8002788:	2015      	movs	r0, #21
 800278a:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_CID_CSD_OVERWRITE);
 800278c:	2016      	movs	r0, #22
 800278e:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_WP_ERASE_SKIP);
 8002790:	2017      	movs	r0, #23
 8002792:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_CARD_ECC_DISABLED);
 8002794:	2018      	movs	r0, #24
 8002796:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_ERASE_RESET);
 8002798:	2019      	movs	r0, #25
}
 800279a:	bd38      	pop	{r3, r4, r5, pc}
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	fdffe008 	.word	0xfdffe008

080027a4 <FindSCR.isra.1>:

  return(errorstatus);
}

//--------------------------------------------------------------
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
 80027a4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
{
  uint32_t index = 0;
  SD_Error errorstatus = SD_OK;
  uint32_t tempscr[2] = {0, 0};
 80027a8:	2300      	movs	r3, #0

  /*!< Set Block Size To 8 Bytes */
  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 80027aa:	2510      	movs	r5, #16
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 80027ac:	f04f 0908 	mov.w	r9, #8
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80027b0:	f04f 0840 	mov.w	r8, #64	; 0x40
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80027b4:	f44f 6780 	mov.w	r7, #1024	; 0x400
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 80027b8:	4c47      	ldr	r4, [pc, #284]	; (80028d8 <FindSCR.isra.1+0x134>)
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
 80027ba:	4606      	mov	r6, r0
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80027bc:	4620      	mov	r0, r4
  uint32_t tempscr[2] = {0, 0};
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	9301      	str	r3, [sp, #4]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 80027c2:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80027c4:	60e3      	str	r3, [r4, #12]
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 80027c6:	f8c4 9000 	str.w	r9, [r4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80027ca:	f8c4 8008 	str.w	r8, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80027ce:	6127      	str	r7, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80027d0:	f7fe f966 	bl	8000aa0 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 80027d4:	4628      	mov	r0, r5
 80027d6:	f7ff ff6d 	bl	80026b4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 80027da:	4605      	mov	r5, r0
 80027dc:	2800      	cmp	r0, #0
 80027de:	d144      	bne.n	800286a <FindSCR.isra.1+0xc6>
    return(errorstatus);
  }

  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80027e0:	f04f 0a37 	mov.w	sl, #55	; 0x37
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80027e4:	4b3d      	ldr	r3, [pc, #244]	; (80028dc <FindSCR.isra.1+0x138>)
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80027e6:	60e0      	str	r0, [r4, #12]
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80027e8:	681b      	ldr	r3, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80027ea:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80027ec:	041b      	lsls	r3, r3, #16
 80027ee:	6023      	str	r3, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80027f0:	f8c4 a004 	str.w	sl, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80027f4:	f8c4 8008 	str.w	r8, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80027f8:	6127      	str	r7, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80027fa:	f7fe f951 	bl	8000aa0 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80027fe:	4650      	mov	r0, sl
 8002800:	f7ff ff58 	bl	80026b4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 8002804:	4605      	mov	r5, r0
 8002806:	bb80      	cbnz	r0, 800286a <FindSCR.isra.1+0xc6>
  {
    return(errorstatus);
  }
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295
 800280c:	4834      	ldr	r0, [pc, #208]	; (80028e0 <FindSCR.isra.1+0x13c>)
  SDIO_DataInitStructure.SDIO_DataLength = 8;
 800280e:	e880 0208 	stmia.w	r0, {r3, r9}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_8b;
 8002812:	2330      	movs	r3, #48	; 0x30
 8002814:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 8002816:	2302      	movs	r3, #2
 8002818:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 800281a:	2301      	movs	r3, #1
  SDIO_DataConfig(&SDIO_DataInitStructure);


  /*!< Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_SEND_SCR;
 800281c:	f04f 0933 	mov.w	r9, #51	; 0x33
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8002820:	6143      	str	r3, [r0, #20]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8002822:	6105      	str	r5, [r0, #16]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8002824:	f7fe f964 	bl	8000af0 <SDIO_DataConfig>
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002828:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 800282a:	6025      	str	r5, [r4, #0]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800282c:	60e5      	str	r5, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_SEND_SCR;
 800282e:	f8c4 9004 	str.w	r9, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002832:	f8c4 8008 	str.w	r8, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002836:	6127      	str	r7, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002838:	f7fe f932 	bl	8000aa0 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SD_APP_SEND_SCR);
 800283c:	4648      	mov	r0, r9
 800283e:	f7ff ff39 	bl	80026b4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 8002842:	4605      	mov	r5, r0
 8002844:	b988      	cbnz	r0, 800286a <FindSCR.isra.1+0xc6>
  {
    return(errorstatus);
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 8002846:	f240 672a 	movw	r7, #1578	; 0x62a
 800284a:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80028e4 <FindSCR.isra.1+0x140>
 800284e:	f1ad 0404 	sub.w	r4, sp, #4
 8002852:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8002856:	423b      	tst	r3, r7
 8002858:	d00b      	beq.n	8002872 <FindSCR.isra.1+0xce>
      *(tempscr + index) = SDIO_ReadData();
      index++;
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 800285a:	2008      	movs	r0, #8
 800285c:	f7fe f986 	bl	8000b6c <SDIO_GetFlagStatus>
 8002860:	b190      	cbz	r0, 8002888 <FindSCR.isra.1+0xe4>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 8002862:	2008      	movs	r0, #8
 8002864:	f7fe f972 	bl	8000b4c <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
    return(errorstatus);
 8002868:	2504      	movs	r5, #4
  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);

  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);

  return(errorstatus);
}
 800286a:	4628      	mov	r0, r5
 800286c:	b002      	add	sp, #8
 800286e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 8002872:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002876:	f7fe f979 	bl	8000b6c <SDIO_GetFlagStatus>
 800287a:	2800      	cmp	r0, #0
 800287c:	d0e9      	beq.n	8002852 <FindSCR.isra.1+0xae>
      *(tempscr + index) = SDIO_ReadData();
 800287e:	f7fe f94d 	bl	8000b1c <SDIO_ReadData>
 8002882:	f844 0f04 	str.w	r0, [r4, #4]!
 8002886:	e7e4      	b.n	8002852 <FindSCR.isra.1+0xae>
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8002888:	2002      	movs	r0, #2
 800288a:	f7fe f96f 	bl	8000b6c <SDIO_GetFlagStatus>
 800288e:	b120      	cbz	r0, 800289a <FindSCR.isra.1+0xf6>
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 8002890:	2002      	movs	r0, #2
 8002892:	f7fe f95b 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 8002896:	2502      	movs	r5, #2
 8002898:	e7e7      	b.n	800286a <FindSCR.isra.1+0xc6>
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 800289a:	2020      	movs	r0, #32
 800289c:	f7fe f966 	bl	8000b6c <SDIO_GetFlagStatus>
 80028a0:	b120      	cbz	r0, 80028ac <FindSCR.isra.1+0x108>
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 80028a2:	2020      	movs	r0, #32
 80028a4:	f7fe f952 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 80028a8:	2506      	movs	r5, #6
 80028aa:	e7de      	b.n	800286a <FindSCR.isra.1+0xc6>
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 80028ac:	f44f 7000 	mov.w	r0, #512	; 0x200
 80028b0:	f7fe f95c 	bl	8000b6c <SDIO_GetFlagStatus>
 80028b4:	b128      	cbz	r0, 80028c2 <FindSCR.isra.1+0x11e>
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 80028b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80028ba:	f7fe f947 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 80028be:	2507      	movs	r5, #7
 80028c0:	e7d3      	b.n	800286a <FindSCR.isra.1+0xc6>
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80028c2:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80028c6:	f7fe f941 	bl	8000b4c <SDIO_ClearFlag>
 80028ca:	9b00      	ldr	r3, [sp, #0]
 80028cc:	ba1b      	rev	r3, r3
  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);
 80028ce:	6073      	str	r3, [r6, #4]
 80028d0:	9b01      	ldr	r3, [sp, #4]
 80028d2:	ba1b      	rev	r3, r3
  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
 80028d4:	6033      	str	r3, [r6, #0]
 80028d6:	e7c8      	b.n	800286a <FindSCR.isra.1+0xc6>
 80028d8:	20000788 	.word	0x20000788
 80028dc:	20000458 	.word	0x20000458
 80028e0:	20000810 	.word	0x20000810
 80028e4:	40012c00 	.word	0x40012c00

080028e8 <SDEnWideBus>:
{
 80028e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028ea:	4604      	mov	r4, r0
  uint32_t scr[2] = {0, 0};
 80028ec:	2000      	movs	r0, #0
 80028ee:	9000      	str	r0, [sp, #0]
 80028f0:	9001      	str	r0, [sp, #4]
  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 80028f2:	f7fe f8f1 	bl	8000ad8 <SDIO_GetResponse>
 80028f6:	0181      	lsls	r1, r0, #6
 80028f8:	d444      	bmi.n	8002984 <SDEnWideBus+0x9c>
  errorstatus = FindSCR(RCA, scr);
 80028fa:	4668      	mov	r0, sp
 80028fc:	f7ff ff52 	bl	80027a4 <FindSCR.isra.1>
  if (errorstatus != SD_OK)
 8002900:	bb28      	cbnz	r0, 800294e <SDEnWideBus+0x66>
  if (NewState == ENABLE)
 8002902:	2c01      	cmp	r4, #1
 8002904:	9b01      	ldr	r3, [sp, #4]
 8002906:	d124      	bne.n	8002952 <SDEnWideBus+0x6a>
    if ((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 8002908:	035a      	lsls	r2, r3, #13
 800290a:	d53d      	bpl.n	8002988 <SDEnWideBus+0xa0>
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800290c:	2537      	movs	r5, #55	; 0x37
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800290e:	2740      	movs	r7, #64	; 0x40
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002910:	f44f 6680 	mov.w	r6, #1024	; 0x400
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8002914:	4b1d      	ldr	r3, [pc, #116]	; (800298c <SDEnWideBus+0xa4>)
 8002916:	4c1e      	ldr	r4, [pc, #120]	; (8002990 <SDEnWideBus+0xa8>)
 8002918:	681b      	ldr	r3, [r3, #0]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800291a:	60e0      	str	r0, [r4, #12]
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 800291c:	041b      	lsls	r3, r3, #16
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800291e:	4620      	mov	r0, r4
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8002920:	6023      	str	r3, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002922:	6065      	str	r5, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002924:	60a7      	str	r7, [r4, #8]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002926:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002928:	f7fe f8ba 	bl	8000aa0 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800292c:	4628      	mov	r0, r5
 800292e:	f7ff fec1 	bl	80026b4 <CmdResp1Error>
      if (errorstatus != SD_OK)
 8002932:	b960      	cbnz	r0, 800294e <SDEnWideBus+0x66>
      SDIO_CmdInitStructure.SDIO_Argument = 0x2;
 8002934:	2302      	movs	r3, #2
 8002936:	6023      	str	r3, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 8002938:	2506      	movs	r5, #6
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800293a:	60e0      	str	r0, [r4, #12]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800293c:	4620      	mov	r0, r4
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 800293e:	6065      	str	r5, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002940:	60a7      	str	r7, [r4, #8]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002942:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002944:	f7fe f8ac 	bl	8000aa0 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 8002948:	4628      	mov	r0, r5
 800294a:	f7ff feb3 	bl	80026b4 <CmdResp1Error>
}
 800294e:	b003      	add	sp, #12
 8002950:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 8002952:	03db      	lsls	r3, r3, #15
 8002954:	d518      	bpl.n	8002988 <SDEnWideBus+0xa0>
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002956:	2537      	movs	r5, #55	; 0x37
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002958:	2740      	movs	r7, #64	; 0x40
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800295a:	f44f 6680 	mov.w	r6, #1024	; 0x400
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <SDEnWideBus+0xa4>)
 8002960:	4c0b      	ldr	r4, [pc, #44]	; (8002990 <SDEnWideBus+0xa8>)
 8002962:	681b      	ldr	r3, [r3, #0]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002964:	60e0      	str	r0, [r4, #12]
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8002966:	041b      	lsls	r3, r3, #16
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002968:	4620      	mov	r0, r4
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 800296a:	6023      	str	r3, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800296c:	6065      	str	r5, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800296e:	60a7      	str	r7, [r4, #8]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002970:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002972:	f7fe f895 	bl	8000aa0 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8002976:	4628      	mov	r0, r5
 8002978:	f7ff fe9c 	bl	80026b4 <CmdResp1Error>
      if (errorstatus != SD_OK)
 800297c:	2800      	cmp	r0, #0
 800297e:	d1e6      	bne.n	800294e <SDEnWideBus+0x66>
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8002980:	6020      	str	r0, [r4, #0]
 8002982:	e7d9      	b.n	8002938 <SDEnWideBus+0x50>
    return(errorstatus);
 8002984:	200e      	movs	r0, #14
 8002986:	e7e2      	b.n	800294e <SDEnWideBus+0x66>
      return(errorstatus);
 8002988:	2025      	movs	r0, #37	; 0x25
 800298a:	e7e0      	b.n	800294e <SDEnWideBus+0x66>
 800298c:	20000458 	.word	0x20000458
 8002990:	20000788 	.word	0x20000788

08002994 <SD_SendStatus.part.3>:
SD_Error SD_SendStatus(uint32_t *pcardstatus)
 8002994:	b538      	push	{r3, r4, r5, lr}
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8002996:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <SD_SendStatus.part.3+0x38>)
SD_Error SD_SendStatus(uint32_t *pcardstatus)
 8002998:	4605      	mov	r5, r0
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	480c      	ldr	r0, [pc, #48]	; (80029d0 <SD_SendStatus.part.3+0x3c>)
 800299e:	041b      	lsls	r3, r3, #16
 80029a0:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80029a2:	2340      	movs	r3, #64	; 0x40
 80029a4:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80029a6:	2300      	movs	r3, #0
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 80029a8:	240d      	movs	r4, #13
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80029aa:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80029ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 80029b0:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80029b2:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80029b4:	f7fe f874 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 80029b8:	4620      	mov	r0, r4
 80029ba:	f7ff fe7b 	bl	80026b4 <CmdResp1Error>
  if (errorstatus != SD_OK)
 80029be:	4604      	mov	r4, r0
 80029c0:	b910      	cbnz	r0, 80029c8 <SD_SendStatus.part.3+0x34>
  *pcardstatus = SDIO_GetResponse(SDIO_RESP1);
 80029c2:	f7fe f889 	bl	8000ad8 <SDIO_GetResponse>
 80029c6:	6028      	str	r0, [r5, #0]
}
 80029c8:	4620      	mov	r0, r4
 80029ca:	bd38      	pop	{r3, r4, r5, pc}
 80029cc:	20000458 	.word	0x20000458
 80029d0:	20000788 	.word	0x20000788

080029d4 <MMC_disk_ioctl>:
  switch (cmd) {
 80029d4:	2802      	cmp	r0, #2
 80029d6:	d007      	beq.n	80029e8 <MMC_disk_ioctl+0x14>
 80029d8:	2803      	cmp	r0, #3
 80029da:	d00a      	beq.n	80029f2 <MMC_disk_ioctl+0x1e>
 80029dc:	2801      	cmp	r0, #1
 80029de:	d106      	bne.n	80029ee <MMC_disk_ioctl+0x1a>
      *(DWORD*)buff = 131072;  // 4*1024*32 = 131072
 80029e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
      *(DWORD*)buff = 32;
 80029e4:	600b      	str	r3, [r1, #0]
    break;
 80029e6:	e002      	b.n	80029ee <MMC_disk_ioctl+0x1a>
      *(WORD*)buff = 512;
 80029e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ec:	800b      	strh	r3, [r1, #0]
}
 80029ee:	2000      	movs	r0, #0
 80029f0:	4770      	bx	lr
      *(DWORD*)buff = 32;
 80029f2:	2320      	movs	r3, #32
 80029f4:	e7f6      	b.n	80029e4 <MMC_disk_ioctl+0x10>
	...

080029f8 <SD_Detect>:
  __IO uint8_t status = SD_PRESENT;
 80029f8:	2301      	movs	r3, #1
{
 80029fa:	b507      	push	{r0, r1, r2, lr}
  if (GPIO_ReadInputDataBit(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != Bit_RESET)
 80029fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a00:	4806      	ldr	r0, [pc, #24]	; (8002a1c <SD_Detect+0x24>)
  __IO uint8_t status = SD_PRESENT;
 8002a02:	f88d 3007 	strb.w	r3, [sp, #7]
  if (GPIO_ReadInputDataBit(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != Bit_RESET)
 8002a06:	f7fd fe47 	bl	8000698 <GPIO_ReadInputDataBit>
 8002a0a:	b110      	cbz	r0, 8002a12 <SD_Detect+0x1a>
    status = SD_NOT_PRESENT;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f88d 3007 	strb.w	r3, [sp, #7]
  return status;
 8002a12:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8002a16:	b003      	add	sp, #12
 8002a18:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a1c:	40020000 	.word	0x40020000

08002a20 <UB_SDCard_CheckMedia>:
  __IO uint8_t status = SD_NOT_PRESENT;
 8002a20:	2300      	movs	r3, #0
{
 8002a22:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_NOT_PRESENT;
 8002a24:	f88d 3007 	strb.w	r3, [sp, #7]
  status=SD_Detect();
 8002a28:	f7ff ffe6 	bl	80029f8 <SD_Detect>
 8002a2c:	f88d 0007 	strb.w	r0, [sp, #7]
  return(status);
 8002a30:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8002a34:	b003      	add	sp, #12
 8002a36:	f85d fb04 	ldr.w	pc, [sp], #4

08002a3a <MMC_disk_status>:
{
 8002a3a:	b508      	push	{r3, lr}
  state=SD_Detect();
 8002a3c:	f7ff ffdc 	bl	80029f8 <SD_Detect>
}
 8002a40:	f110 30ff 	adds.w	r0, r0, #4294967295
 8002a44:	bf18      	it	ne
 8002a46:	f04f 30ff 	movne.w	r0, #4294967295
 8002a4a:	bd08      	pop	{r3, pc}

08002a4c <SD_GetState>:
  uint32_t resp1 = 0;
 8002a4c:	2300      	movs	r3, #0
{
 8002a4e:	b507      	push	{r0, r1, r2, lr}
  uint32_t resp1 = 0;
 8002a50:	9301      	str	r3, [sp, #4]
  if(SD_Detect()== SD_PRESENT)
 8002a52:	f7ff ffd1 	bl	80029f8 <SD_Detect>
 8002a56:	2801      	cmp	r0, #1
 8002a58:	d003      	beq.n	8002a62 <SD_GetState+0x16>
    return SD_CARD_ERROR;
 8002a5a:	20ff      	movs	r0, #255	; 0xff
}
 8002a5c:	b003      	add	sp, #12
 8002a5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a62:	a801      	add	r0, sp, #4
 8002a64:	f7ff ff96 	bl	8002994 <SD_SendStatus.part.3>
    if (SD_SendStatus(&resp1) != SD_OK)
 8002a68:	2800      	cmp	r0, #0
 8002a6a:	d1f6      	bne.n	8002a5a <SD_GetState+0xe>
      return (SDCardState)((resp1 >> 9) & 0x0F);
 8002a6c:	9801      	ldr	r0, [sp, #4]
 8002a6e:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8002a72:	e7f3      	b.n	8002a5c <SD_GetState+0x10>

08002a74 <SD_GetStatus>:
{
 8002a74:	b508      	push	{r3, lr}
  cardstate = SD_GetState();
 8002a76:	f7ff ffe9 	bl	8002a4c <SD_GetState>
  if (cardstate == SD_CARD_TRANSFER)
 8002a7a:	2804      	cmp	r0, #4
 8002a7c:	d004      	beq.n	8002a88 <SD_GetStatus+0x14>
  else if(cardstate == SD_CARD_ERROR)
 8002a7e:	28ff      	cmp	r0, #255	; 0xff
    return(SD_TRANSFER_BUSY);
 8002a80:	bf0c      	ite	eq
 8002a82:	2002      	moveq	r0, #2
 8002a84:	2001      	movne	r0, #1
 8002a86:	bd08      	pop	{r3, pc}
    return(SD_TRANSFER_OK);
 8002a88:	2000      	movs	r0, #0
}
 8002a8a:	bd08      	pop	{r3, pc}

08002a8c <SD_PowerON>:
{
 8002a8c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 8002a90:	2376      	movs	r3, #118	; 0x76
  __IO SD_Error errorstatus = SD_OK;
 8002a92:	2500      	movs	r5, #0
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 8002a94:	4879      	ldr	r0, [pc, #484]	; (8002c7c <SD_PowerON+0x1f0>)
  __IO SD_Error errorstatus = SD_OK;
 8002a96:	f88d 5007 	strb.w	r5, [sp, #7]
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 8002a9a:	7503      	strb	r3, [r0, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8002a9c:	6005      	str	r5, [r0, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8002a9e:	6045      	str	r5, [r0, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8002aa0:	6085      	str	r5, [r0, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8002aa2:	60c5      	str	r5, [r0, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8002aa4:	6105      	str	r5, [r0, #16]
  SDIO_Init(&SDIO_InitStructure);
 8002aa6:	f7fd ffcf 	bl	8000a48 <SDIO_Init>
  SDIO_SetPowerState(SDIO_PowerState_ON);
 8002aaa:	2003      	movs	r0, #3
 8002aac:	f7fd ffea 	bl	8000a84 <SDIO_SetPowerState>
  SDIO_ClockCmd(ENABLE);
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	f7fd ffe1 	bl	8000a78 <SDIO_ClockCmd>
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8002aba:	4c71      	ldr	r4, [pc, #452]	; (8002c80 <SD_PowerON+0x1f4>)
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002abc:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8002abe:	6025      	str	r5, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_GO_IDLE_STATE;
 8002ac0:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_No;
 8002ac2:	60a5      	str	r5, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002ac4:	60e5      	str	r5, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002ac6:	6123      	str	r3, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002ac8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 8002acc:	f7fd ffe8 	bl	8000aa0 <SDIO_SendCommand>
  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 8002ad0:	2080      	movs	r0, #128	; 0x80
 8002ad2:	f7fe f84b 	bl	8000b6c <SDIO_GetFlagStatus>
 8002ad6:	b128      	cbz	r0, 8002ae4 <SD_PowerON+0x58>
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002ad8:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002adc:	f7fe f836 	bl	8000b4c <SDIO_ClearFlag>
  return(errorstatus);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e002      	b.n	8002aea <SD_PowerON+0x5e>
  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 8002ae4:	3d01      	subs	r5, #1
 8002ae6:	d1f3      	bne.n	8002ad0 <SD_PowerON+0x44>
    return(errorstatus);
 8002ae8:	2303      	movs	r3, #3
  errorstatus = CmdError();
 8002aea:	f88d 3007 	strb.w	r3, [sp, #7]
  if (errorstatus != SD_OK)
 8002aee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002af2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002af6:	b12b      	cbz	r3, 8002b04 <SD_PowerON+0x78>
  return(errorstatus);
 8002af8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002afc:	b2c0      	uxtb	r0, r0
}
 8002afe:	b002      	add	sp, #8
 8002b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002b04:	2108      	movs	r1, #8
 8002b06:	f44f 70d5 	mov.w	r0, #426	; 0x1aa
 8002b0a:	2340      	movs	r3, #64	; 0x40
 8002b0c:	e884 000b 	stmia.w	r4, {r0, r1, r3}
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002b10:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002b14:	485a      	ldr	r0, [pc, #360]	; (8002c80 <SD_PowerON+0x1f4>)
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002b16:	60e2      	str	r2, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002b18:	6123      	str	r3, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002b1a:	f7fd ffc1 	bl	8000aa0 <SDIO_SendCommand>
  uint32_t timeout = SDIO_CMD0TIMEOUT;
 8002b1e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  status = SDIO->STA;
 8002b22:	4958      	ldr	r1, [pc, #352]	; (8002c84 <SD_PowerON+0x1f8>)
 8002b24:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 8002b26:	f013 0f45 	tst.w	r3, #69	; 0x45
 8002b2a:	d179      	bne.n	8002c20 <SD_PowerON+0x194>
 8002b2c:	2a00      	cmp	r2, #0
 8002b2e:	d174      	bne.n	8002c1a <SD_PowerON+0x18e>
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002b30:	2004      	movs	r0, #4
 8002b32:	f7fe f80b 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 8002b36:	2303      	movs	r3, #3
  errorstatus = CmdResp7Error();
 8002b38:	f88d 3007 	strb.w	r3, [sp, #7]
  if (errorstatus == SD_OK)
 8002b3c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d17a      	bne.n	8002c3a <SD_PowerON+0x1ae>
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /*!< SD Card 2.0 */
 8002b44:	2201      	movs	r2, #1
    SDType = SD_HIGH_CAPACITY;
 8002b46:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /*!< SD Card 2.0 */
 8002b4a:	4b4f      	ldr	r3, [pc, #316]	; (8002c88 <SD_PowerON+0x1fc>)
 8002b4c:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	2637      	movs	r6, #55	; 0x37
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002b52:	2240      	movs	r2, #64	; 0x40
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002b54:	e884 0048 	stmia.w	r4, {r3, r6}
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002b58:	60e3      	str	r3, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002b5e:	4848      	ldr	r0, [pc, #288]	; (8002c80 <SD_PowerON+0x1f4>)
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002b60:	6123      	str	r3, [r4, #16]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002b62:	60a2      	str	r2, [r4, #8]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002b64:	f7fd ff9c 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8002b68:	4630      	mov	r0, r6
 8002b6a:	f7ff fda3 	bl	80026b4 <CmdResp1Error>
 8002b6e:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus == SD_OK)
 8002b72:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002b76:	f003 07ff 	and.w	r7, r3, #255	; 0xff
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1bc      	bne.n	8002af8 <SD_PowerON+0x6c>
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 8002b7e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002b82:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002c80 <SD_PowerON+0x1f4>
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 8002b86:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	f04f 0a37 	mov.w	sl, #55	; 0x37
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002b90:	f04f 0940 	mov.w	r9, #64	; 0x40
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002b94:	f44f 6680 	mov.w	r6, #1024	; 0x400
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002b98:	4640      	mov	r0, r8
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002b9a:	e884 0408 	stmia.w	r4, {r3, sl}
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002b9e:	60e3      	str	r3, [r4, #12]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002ba0:	f8c4 9008 	str.w	r9, [r4, #8]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002ba4:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002ba6:	f7fd ff7b 	bl	8000aa0 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8002baa:	4650      	mov	r0, sl
 8002bac:	f7ff fd82 	bl	80026b4 <CmdResp1Error>
 8002bb0:	f88d 0007 	strb.w	r0, [sp, #7]
      if (errorstatus != SD_OK)
 8002bb4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002bb8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d19b      	bne.n	8002af8 <SD_PowerON+0x6c>
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_OP_COND;
 8002bc0:	2329      	movs	r3, #41	; 0x29
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002bc2:	4640      	mov	r0, r8
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002bc4:	60e2      	str	r2, [r4, #12]
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 8002bc6:	6025      	str	r5, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_OP_COND;
 8002bc8:	6063      	str	r3, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002bca:	f8c4 9008 	str.w	r9, [r4, #8]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002bce:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002bd0:	f7fd ff66 	bl	8000aa0 <SDIO_SendCommand>
  status = SDIO->STA;
 8002bd4:	4a2b      	ldr	r2, [pc, #172]	; (8002c84 <SD_PowerON+0x1f8>)
    status = SDIO->STA;
 8002bd6:	6b56      	ldr	r6, [r2, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8002bd8:	f016 0f45 	tst.w	r6, #69	; 0x45
 8002bdc:	d0fb      	beq.n	8002bd6 <SD_PowerON+0x14a>
  if (status & SDIO_FLAG_CTIMEOUT)
 8002bde:	f016 0604 	ands.w	r6, r6, #4
 8002be2:	d03d      	beq.n	8002c60 <SD_PowerON+0x1d4>
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002be4:	2004      	movs	r0, #4
 8002be6:	f7fd ffb1 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 8002bea:	2303      	movs	r3, #3
      errorstatus = CmdResp3Error();
 8002bec:	f88d 3007 	strb.w	r3, [sp, #7]
      if (errorstatus != SD_OK)
 8002bf0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002bf4:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f47f af7d 	bne.w	8002af8 <SD_PowerON+0x6c>
      response = SDIO_GetResponse(SDIO_RESP1);
 8002bfe:	f7fd ff6b 	bl	8000ad8 <SDIO_GetResponse>
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8002c02:	2800      	cmp	r0, #0
      count++;
 8002c04:	f107 0701 	add.w	r7, r7, #1
 8002c08:	f64f 73ff 	movw	r3, #65535	; 0xffff
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8002c0c:	db2e      	blt.n	8002c6c <SD_PowerON+0x1e0>
 8002c0e:	429f      	cmp	r7, r3
 8002c10:	d1bb      	bne.n	8002b8a <SD_PowerON+0xfe>
      errorstatus = SD_INVALID_VOLTRANGE;
 8002c12:	231b      	movs	r3, #27
 8002c14:	f88d 3007 	strb.w	r3, [sp, #7]
 8002c18:	e76e      	b.n	8002af8 <SD_PowerON+0x6c>
    timeout--;
 8002c1a:	3a01      	subs	r2, #1
    status = SDIO->STA;
 8002c1c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8002c1e:	e782      	b.n	8002b26 <SD_PowerON+0x9a>
  if ((timeout == 0) || (status & SDIO_FLAG_CTIMEOUT))
 8002c20:	2a00      	cmp	r2, #0
 8002c22:	d085      	beq.n	8002b30 <SD_PowerON+0xa4>
 8002c24:	f013 0504 	ands.w	r5, r3, #4
 8002c28:	d182      	bne.n	8002b30 <SD_PowerON+0xa4>
  if (status & SDIO_FLAG_CMDREND)
 8002c2a:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8002c2e:	d083      	beq.n	8002b38 <SD_PowerON+0xac>
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
 8002c30:	2040      	movs	r0, #64	; 0x40
 8002c32:	f7fd ff8b 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 8002c36:	462b      	mov	r3, r5
 8002c38:	e77e      	b.n	8002b38 <SD_PowerON+0xac>
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002c3a:	2340      	movs	r3, #64	; 0x40
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002c3c:	2500      	movs	r5, #0
 8002c3e:	2637      	movs	r6, #55	; 0x37
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002c40:	60a3      	str	r3, [r4, #8]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002c46:	480e      	ldr	r0, [pc, #56]	; (8002c80 <SD_PowerON+0x1f4>)
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002c48:	6123      	str	r3, [r4, #16]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8002c4a:	e884 0060 	stmia.w	r4, {r5, r6}
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002c4e:	60e5      	str	r5, [r4, #12]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002c50:	f7fd ff26 	bl	8000aa0 <SDIO_SendCommand>
    errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8002c54:	4630      	mov	r0, r6
 8002c56:	f7ff fd2d 	bl	80026b4 <CmdResp1Error>
 8002c5a:	f88d 0007 	strb.w	r0, [sp, #7]
 8002c5e:	e776      	b.n	8002b4e <SD_PowerON+0xc2>
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002c60:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002c64:	f7fd ff72 	bl	8000b4c <SDIO_ClearFlag>
  return(errorstatus);
 8002c68:	4633      	mov	r3, r6
 8002c6a:	e7bf      	b.n	8002bec <SD_PowerON+0x160>
    if (count >= SD_MAX_VOLT_TRIAL)
 8002c6c:	429f      	cmp	r7, r3
 8002c6e:	d0d0      	beq.n	8002c12 <SD_PowerON+0x186>
    if (response &= SD_HIGH_CAPACITY)
 8002c70:	0043      	lsls	r3, r0, #1
      CardType = SDIO_HIGH_CAPACITY_SD_CARD;
 8002c72:	bf42      	ittt	mi
 8002c74:	2202      	movmi	r2, #2
 8002c76:	4b04      	ldrmi	r3, [pc, #16]	; (8002c88 <SD_PowerON+0x1fc>)
 8002c78:	601a      	strmi	r2, [r3, #0]
 8002c7a:	e73d      	b.n	8002af8 <SD_PowerON+0x6c>
 8002c7c:	200007f8 	.word	0x200007f8
 8002c80:	20000788 	.word	0x20000788
 8002c84:	40012c00 	.word	0x40012c00
 8002c88:	20000450 	.word	0x20000450

08002c8c <SD_InitializeCards>:
{
 8002c8c:	b538      	push	{r3, r4, r5, lr}
  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
 8002c8e:	f7fd feff 	bl	8000a90 <SDIO_GetPowerState>
 8002c92:	2800      	cmp	r0, #0
 8002c94:	f000 8090 	beq.w	8002db8 <SD_InitializeCards+0x12c>
  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8002c98:	4d4a      	ldr	r5, [pc, #296]	; (8002dc4 <SD_InitializeCards+0x138>)
 8002c9a:	682b      	ldr	r3, [r5, #0]
 8002c9c:	2b04      	cmp	r3, #4
 8002c9e:	d021      	beq.n	8002ce4 <SD_InitializeCards+0x58>
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8002ca0:	2300      	movs	r3, #0
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_ALL_SEND_CID;
 8002ca2:	2202      	movs	r2, #2
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8002ca4:	4848      	ldr	r0, [pc, #288]	; (8002dc8 <SD_InitializeCards+0x13c>)
 8002ca6:	6003      	str	r3, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_ALL_SEND_CID;
 8002ca8:	6042      	str	r2, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002caa:	60c3      	str	r3, [r0, #12]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8002cac:	22c0      	movs	r2, #192	; 0xc0
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8002cb2:	6082      	str	r2, [r0, #8]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002cb4:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002cb6:	f7fd fef3 	bl	8000aa0 <SDIO_SendCommand>
    errorstatus = CmdResp2Error();
 8002cba:	f7ff fcdd 	bl	8002678 <CmdResp2Error>
    if (SD_OK != errorstatus)
 8002cbe:	4604      	mov	r4, r0
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	d155      	bne.n	8002d70 <SD_InitializeCards+0xe4>
    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 8002cc4:	f7fd ff08 	bl	8000ad8 <SDIO_GetResponse>
 8002cc8:	4c40      	ldr	r4, [pc, #256]	; (8002dcc <SD_InitializeCards+0x140>)
 8002cca:	6020      	str	r0, [r4, #0]
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 8002ccc:	2004      	movs	r0, #4
 8002cce:	f7fd ff03 	bl	8000ad8 <SDIO_GetResponse>
 8002cd2:	6060      	str	r0, [r4, #4]
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 8002cd4:	2008      	movs	r0, #8
 8002cd6:	f7fd feff 	bl	8000ad8 <SDIO_GetResponse>
 8002cda:	60a0      	str	r0, [r4, #8]
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 8002cdc:	200c      	movs	r0, #12
 8002cde:	f7fd fefb 	bl	8000ad8 <SDIO_GetResponse>
 8002ce2:	60e0      	str	r0, [r4, #12]
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
 8002ce4:	682b      	ldr	r3, [r5, #0]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d92a      	bls.n	8002d40 <SD_InitializeCards+0xb4>
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d028      	beq.n	8002d40 <SD_InitializeCards+0xb4>
  uint16_t rca = 0x01;
 8002cee:	2301      	movs	r3, #1
  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8002cf0:	682a      	ldr	r2, [r5, #0]
 8002cf2:	2a04      	cmp	r2, #4
 8002cf4:	d064      	beq.n	8002dc0 <SD_InitializeCards+0x134>
    RCA = rca;
 8002cf6:	4a36      	ldr	r2, [pc, #216]	; (8002dd0 <SD_InitializeCards+0x144>)
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
 8002cf8:	4833      	ldr	r0, [pc, #204]	; (8002dc8 <SD_InitializeCards+0x13c>)
    RCA = rca;
 8002cfa:	6013      	str	r3, [r2, #0]
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
 8002cfc:	041b      	lsls	r3, r3, #16
 8002cfe:	6003      	str	r3, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_CSD;
 8002d00:	2309      	movs	r3, #9
 8002d02:	6043      	str	r3, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8002d04:	23c0      	movs	r3, #192	; 0xc0
 8002d06:	6083      	str	r3, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60c3      	str	r3, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d10:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002d12:	f7fd fec5 	bl	8000aa0 <SDIO_SendCommand>
    errorstatus = CmdResp2Error();
 8002d16:	f7ff fcaf 	bl	8002678 <CmdResp2Error>
    if (SD_OK != errorstatus)
 8002d1a:	4604      	mov	r4, r0
 8002d1c:	bb40      	cbnz	r0, 8002d70 <SD_InitializeCards+0xe4>
    CSD_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 8002d1e:	f7fd fedb 	bl	8000ad8 <SDIO_GetResponse>
 8002d22:	4d2c      	ldr	r5, [pc, #176]	; (8002dd4 <SD_InitializeCards+0x148>)
 8002d24:	6028      	str	r0, [r5, #0]
    CSD_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 8002d26:	2004      	movs	r0, #4
 8002d28:	f7fd fed6 	bl	8000ad8 <SDIO_GetResponse>
 8002d2c:	6068      	str	r0, [r5, #4]
    CSD_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 8002d2e:	2008      	movs	r0, #8
 8002d30:	f7fd fed2 	bl	8000ad8 <SDIO_GetResponse>
 8002d34:	60a8      	str	r0, [r5, #8]
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 8002d36:	200c      	movs	r0, #12
 8002d38:	f7fd fece 	bl	8000ad8 <SDIO_GetResponse>
 8002d3c:	60e8      	str	r0, [r5, #12]
 8002d3e:	e017      	b.n	8002d70 <SD_InitializeCards+0xe4>
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8002d40:	2300      	movs	r3, #0
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_REL_ADDR;
 8002d42:	2203      	movs	r2, #3
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8002d44:	4820      	ldr	r0, [pc, #128]	; (8002dc8 <SD_InitializeCards+0x13c>)
 8002d46:	6003      	str	r3, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_REL_ADDR;
 8002d48:	6042      	str	r2, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002d4a:	60c3      	str	r3, [r0, #12]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002d4c:	2240      	movs	r2, #64	; 0x40
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002d52:	6082      	str	r2, [r0, #8]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002d54:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002d56:	f7fd fea3 	bl	8000aa0 <SDIO_SendCommand>
  status = SDIO->STA;
 8002d5a:	4b1f      	ldr	r3, [pc, #124]	; (8002dd8 <SD_InitializeCards+0x14c>)
    status = SDIO->STA;
 8002d5c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8002d5e:	f014 0f45 	tst.w	r4, #69	; 0x45
 8002d62:	d0fb      	beq.n	8002d5c <SD_InitializeCards+0xd0>
  if (status & SDIO_FLAG_CTIMEOUT)
 8002d64:	0760      	lsls	r0, r4, #29
 8002d66:	d505      	bpl.n	8002d74 <SD_InitializeCards+0xe8>
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002d68:	2004      	movs	r0, #4
 8002d6a:	f7fd feef 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 8002d6e:	2403      	movs	r4, #3
}
 8002d70:	4620      	mov	r0, r4
 8002d72:	bd38      	pop	{r3, r4, r5, pc}
  else if (status & SDIO_FLAG_CCRCFAIL)
 8002d74:	f014 0401 	ands.w	r4, r4, #1
 8002d78:	d004      	beq.n	8002d84 <SD_InitializeCards+0xf8>
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8002d7a:	2001      	movs	r0, #1
 8002d7c:	f7fd fee6 	bl	8000b4c <SDIO_ClearFlag>
    return(errorstatus);
 8002d80:	2401      	movs	r4, #1
 8002d82:	e7f5      	b.n	8002d70 <SD_InitializeCards+0xe4>
  if (SDIO_GetCommandResponse() != cmd)
 8002d84:	f7fd fea2 	bl	8000acc <SDIO_GetCommandResponse>
 8002d88:	2803      	cmp	r0, #3
 8002d8a:	d001      	beq.n	8002d90 <SD_InitializeCards+0x104>
    return(errorstatus);
 8002d8c:	2410      	movs	r4, #16
 8002d8e:	e7ef      	b.n	8002d70 <SD_InitializeCards+0xe4>
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002d90:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002d94:	f7fd feda 	bl	8000b4c <SDIO_ClearFlag>
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8002d98:	4620      	mov	r0, r4
 8002d9a:	f7fd fe9d 	bl	8000ad8 <SDIO_GetResponse>
  if (SD_ALLZERO == (response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)))
 8002d9e:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 8002da2:	d101      	bne.n	8002da8 <SD_InitializeCards+0x11c>
    *prca = (uint16_t) (response_r1 >> 16);
 8002da4:	0c03      	lsrs	r3, r0, #16
 8002da6:	e7a3      	b.n	8002cf0 <SD_InitializeCards+0x64>
  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
 8002da8:	0481      	lsls	r1, r0, #18
 8002daa:	d407      	bmi.n	8002dbc <SD_InitializeCards+0x130>
  if (response_r1 & SD_R6_ILLEGAL_CMD)
 8002dac:	0442      	lsls	r2, r0, #17
 8002dae:	d4ed      	bmi.n	8002d8c <SD_InitializeCards+0x100>
  if (response_r1 & SD_R6_COM_CRC_FAILED)
 8002db0:	0403      	lsls	r3, r0, #16
 8002db2:	d59c      	bpl.n	8002cee <SD_InitializeCards+0x62>
    return(SD_COM_CRC_FAILED);
 8002db4:	240f      	movs	r4, #15
 8002db6:	e7db      	b.n	8002d70 <SD_InitializeCards+0xe4>
    return(errorstatus);
 8002db8:	2425      	movs	r4, #37	; 0x25
 8002dba:	e7d9      	b.n	8002d70 <SD_InitializeCards+0xe4>
    return(SD_GENERAL_UNKNOWN_ERROR);
 8002dbc:	2413      	movs	r4, #19
 8002dbe:	e7d7      	b.n	8002d70 <SD_InitializeCards+0xe4>
  return(errorstatus);
 8002dc0:	2400      	movs	r4, #0
 8002dc2:	e7d5      	b.n	8002d70 <SD_InitializeCards+0xe4>
 8002dc4:	20000450 	.word	0x20000450
 8002dc8:	20000788 	.word	0x20000788
 8002dcc:	20000430 	.word	0x20000430
 8002dd0:	20000458 	.word	0x20000458
 8002dd4:	20000440 	.word	0x20000440
 8002dd8:	40012c00 	.word	0x40012c00

08002ddc <SD_GetCardInfo>:
{
 8002ddc:	4603      	mov	r3, r0
  cardinfo->CardType = (uint8_t)CardType;
 8002dde:	4aa4      	ldr	r2, [pc, #656]	; (8003070 <SD_GetCardInfo+0x294>)
{
 8002de0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  cardinfo->CardType = (uint8_t)CardType;
 8002de4:	6815      	ldr	r5, [r2, #0]
  cardinfo->RCA = (uint16_t)RCA;
 8002de6:	4aa3      	ldr	r2, [pc, #652]	; (8003074 <SD_GetCardInfo+0x298>)
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 8002de8:	4ca3      	ldr	r4, [pc, #652]	; (8003078 <SD_GetCardInfo+0x29c>)
  cardinfo->RCA = (uint16_t)RCA;
 8002dea:	6812      	ldr	r2, [r2, #0]
  cardinfo->CardType = (uint8_t)CardType;
 8002dec:	f880 5056 	strb.w	r5, [r0, #86]	; 0x56
  cardinfo->RCA = (uint16_t)RCA;
 8002df0:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 8002df4:	6822      	ldr	r2, [r4, #0]
  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
 8002df6:	2d01      	cmp	r5, #1
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 8002df8:	ea4f 6012 	mov.w	r0, r2, lsr #24
 8002dfc:	b2c1      	uxtb	r1, r0
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
 8002dfe:	ea4f 1691 	mov.w	r6, r1, lsr #6
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
 8002e02:	f3c0 0083 	ubfx	r0, r0, #2, #4
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
 8002e06:	f001 0103 	and.w	r1, r1, #3
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
 8002e0a:	701e      	strb	r6, [r3, #0]
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
 8002e0c:	7058      	strb	r0, [r3, #1]
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
 8002e0e:	7099      	strb	r1, [r3, #2]
  tmp = (uint8_t)((CSD_Tab[0] & 0x00FF0000) >> 16);
 8002e10:	f3c2 4107 	ubfx	r1, r2, #16, #8
  cardinfo->SD_csd.TAAC = tmp;
 8002e14:	70d9      	strb	r1, [r3, #3]
  tmp = (uint8_t)((CSD_Tab[0] & 0x0000FF00) >> 8);
 8002e16:	f3c2 2107 	ubfx	r1, r2, #8, #8
  cardinfo->SD_csd.NSAC = tmp;
 8002e1a:	7119      	strb	r1, [r3, #4]
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
 8002e1c:	6861      	ldr	r1, [r4, #4]
  tmp = (uint8_t)(CSD_Tab[0] & 0x000000FF);
 8002e1e:	b2d2      	uxtb	r2, r2
  cardinfo->SD_csd.MaxBusClkFrec = tmp;
 8002e20:	715a      	strb	r2, [r3, #5]
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
 8002e22:	ea4f 6211 	mov.w	r2, r1, lsr #24
  cardinfo->SD_csd.CardComdClasses = tmp << 4;
 8002e26:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8002e2a:	80da      	strh	r2, [r3, #6]
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 8002e2c:	88da      	ldrh	r2, [r3, #6]
  tmp = (uint8_t)((CSD_Tab[1] & 0x00FF0000) >> 16);
 8002e2e:	f3c1 4007 	ubfx	r0, r1, #16, #8
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 8002e32:	b292      	uxth	r2, r2
 8002e34:	ea42 1210 	orr.w	r2, r2, r0, lsr #4
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
 8002e38:	f000 000f 	and.w	r0, r0, #15
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 8002e3c:	80da      	strh	r2, [r3, #6]
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
 8002e3e:	7218      	strb	r0, [r3, #8]
  tmp = (uint8_t)((CSD_Tab[1] & 0x0000FF00) >> 8);
 8002e40:	ea4f 2011 	mov.w	r0, r1, lsr #8
 8002e44:	b2c2      	uxtb	r2, r0
  cardinfo->SD_csd.PartBlockRead = (tmp & 0x80) >> 7;
 8002e46:	ea4f 16d2 	mov.w	r6, r2, lsr #7
 8002e4a:	725e      	strb	r6, [r3, #9]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
 8002e4c:	f3c0 1680 	ubfx	r6, r0, #6, #1
 8002e50:	729e      	strb	r6, [r3, #10]
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
 8002e52:	f3c0 1640 	ubfx	r6, r0, #5, #1
 8002e56:	72de      	strb	r6, [r3, #11]
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
 8002e58:	f3c0 1600 	ubfx	r6, r0, #4, #1
 8002e5c:	731e      	strb	r6, [r3, #12]
  cardinfo->SD_csd.Reserved2 = 0; /*!< Reserved */
 8002e5e:	f04f 0600 	mov.w	r6, #0
 8002e62:	735e      	strb	r6, [r3, #13]
  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
 8002e64:	f200 80e1 	bhi.w	800302a <SD_GetCardInfo+0x24e>
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 8002e68:	0280      	lsls	r0, r0, #10
 8002e6a:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
 8002e6e:	6118      	str	r0, [r3, #16]
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 8002e70:	691a      	ldr	r2, [r3, #16]
 8002e72:	0089      	lsls	r1, r1, #2
 8002e74:	f401 717f 	and.w	r1, r1, #1020	; 0x3fc
 8002e78:	4311      	orrs	r1, r2
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 8002e7a:	68a2      	ldr	r2, [r4, #8]
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 8002e7c:	6119      	str	r1, [r3, #16]
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8002e7e:	691d      	ldr	r5, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 8002e80:	0e10      	lsrs	r0, r2, #24
 8002e82:	b2c1      	uxtb	r1, r0
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8002e84:	ea45 1591 	orr.w	r5, r5, r1, lsr #6
    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8002e88:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 8002e8c:	f001 0107 	and.w	r1, r1, #7
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8002e90:	611d      	str	r5, [r3, #16]
    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8002e92:	7518      	strb	r0, [r3, #20]
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 8002e94:	7559      	strb	r1, [r3, #21]
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 8002e96:	0c11      	lsrs	r1, r2, #16
    cardinfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8002e98:	f3c1 1042 	ubfx	r0, r1, #5, #3
 8002e9c:	7598      	strb	r0, [r3, #22]
    cardinfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8002e9e:	f3c1 0082 	ubfx	r0, r1, #2, #3
 8002ea2:	75d8      	strb	r0, [r3, #23]
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 8002ea4:	2001      	movs	r0, #1
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
 8002ea6:	0049      	lsls	r1, r1, #1
 8002ea8:	f001 0106 	and.w	r1, r1, #6
 8002eac:	7619      	strb	r1, [r3, #24]
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8002eae:	7e19      	ldrb	r1, [r3, #24]
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8002eb0:	f3c2 2207 	ubfx	r2, r2, #8, #8
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8002eb4:	ea41 11d2 	orr.w	r1, r1, r2, lsr #7
 8002eb8:	7619      	strb	r1, [r3, #24]
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 8002eba:	691d      	ldr	r5, [r3, #16]
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 8002ebc:	7e1e      	ldrb	r6, [r3, #24]
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 8002ebe:	7a19      	ldrb	r1, [r3, #8]
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 8002ec0:	3602      	adds	r6, #2
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 8002ec2:	fa00 f101 	lsl.w	r1, r0, r1
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 8002ec6:	40b0      	lsls	r0, r6
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 8002ec8:	fba0 8901 	umull	r8, r9, r0, r1
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 8002ecc:	17c7      	asrs	r7, r0, #31
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 8002ece:	fb01 9907 	mla	r9, r1, r7, r9
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 8002ed2:	6519      	str	r1, [r3, #80]	; 0x50
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 8002ed4:	1c69      	adds	r1, r5, #1
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 8002ed6:	fba8 6701 	umull	r6, r7, r8, r1
 8002eda:	fb01 7709 	mla	r7, r1, r9, r7
 8002ede:	e9c3 6712 	strd	r6, r7, [r3, #72]	; 0x48
  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8002ee2:	f3c2 1180 	ubfx	r1, r2, #6, #1
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
 8002ee6:	0052      	lsls	r2, r2, #1
 8002ee8:	f002 027e 	and.w	r2, r2, #126	; 0x7e
  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8002eec:	7659      	strb	r1, [r3, #25]
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
 8002eee:	769a      	strb	r2, [r3, #26]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
 8002ef0:	7e99      	ldrb	r1, [r3, #26]
  tmp = (uint8_t)(CSD_Tab[2] & 0x000000FF);
 8002ef2:	7a22      	ldrb	r2, [r4, #8]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
 8002ef4:	ea41 11d2 	orr.w	r1, r1, r2, lsr #7
 8002ef8:	7699      	strb	r1, [r3, #26]
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
 8002efa:	68e1      	ldr	r1, [r4, #12]
  cardinfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8002efc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f00:	76da      	strb	r2, [r3, #27]
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
 8002f02:	0e0a      	lsrs	r2, r1, #24
  cardinfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 8002f04:	09d0      	lsrs	r0, r2, #7
 8002f06:	7718      	strb	r0, [r3, #28]
  cardinfo->SD_csd.ManDeflECC = (tmp & 0x60) >> 5;
 8002f08:	f3c2 1041 	ubfx	r0, r2, #5, #2
 8002f0c:	7758      	strb	r0, [r3, #29]
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
 8002f0e:	f3c2 0082 	ubfx	r0, r2, #2, #3
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
 8002f12:	0092      	lsls	r2, r2, #2
 8002f14:	f002 020c 	and.w	r2, r2, #12
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
 8002f18:	7798      	strb	r0, [r3, #30]
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
 8002f1a:	77da      	strb	r2, [r3, #31]
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 8002f1c:	7fdc      	ldrb	r4, [r3, #31]
  tmp = (uint8_t)((CSD_Tab[3] & 0x00FF0000) >> 16);
 8002f1e:	0c08      	lsrs	r0, r1, #16
 8002f20:	b2c2      	uxtb	r2, r0
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 8002f22:	ea44 1492 	orr.w	r4, r4, r2, lsr #6
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8002f26:	f3c0 1040 	ubfx	r0, r0, #5, #1
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 8002f2a:	77dc      	strb	r4, [r3, #31]
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8002f2c:	f883 0020 	strb.w	r0, [r3, #32]
  cardinfo->SD_csd.Reserved3 = 0;
 8002f30:	2000      	movs	r0, #0
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8002f32:	f002 0201 	and.w	r2, r2, #1
  cardinfo->SD_csd.Reserved3 = 0;
 8002f36:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8002f3a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  tmp = (uint8_t)((CSD_Tab[3] & 0x0000FF00) >> 8);
 8002f3e:	0a0a      	lsrs	r2, r1, #8
 8002f40:	b2d4      	uxtb	r4, r2
  cardinfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 8002f42:	09e5      	lsrs	r5, r4, #7
 8002f44:	f883 5023 	strb.w	r5, [r3, #35]	; 0x23
  cardinfo->SD_csd.CopyFlag = (tmp & 0x40) >> 6;
 8002f48:	f3c2 1580 	ubfx	r5, r2, #6, #1
 8002f4c:	f883 5024 	strb.w	r5, [r3, #36]	; 0x24
  cardinfo->SD_csd.PermWrProtect = (tmp & 0x20) >> 5;
 8002f50:	f3c2 1540 	ubfx	r5, r2, #5, #1
 8002f54:	f883 5025 	strb.w	r5, [r3, #37]	; 0x25
  cardinfo->SD_csd.ECC = (tmp & 0x03);
 8002f58:	f004 0403 	and.w	r4, r4, #3
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
 8002f5c:	f3c2 1500 	ubfx	r5, r2, #4, #1
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
 8002f60:	f3c2 0281 	ubfx	r2, r2, #2, #2
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
 8002f64:	f883 5026 	strb.w	r5, [r3, #38]	; 0x26
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
 8002f68:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  cardinfo->SD_csd.ECC = (tmp & 0x03);
 8002f6c:	f883 4028 	strb.w	r4, [r3, #40]	; 0x28
  cardinfo->SD_csd.Reserved4 = 1;
 8002f70:	2401      	movs	r4, #1
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 8002f72:	4d42      	ldr	r5, [pc, #264]	; (800307c <SD_GetCardInfo+0x2a0>)
  cardinfo->SD_csd.CSD_CRC = (tmp & 0xFE) >> 1;
 8002f74:	f3c1 0246 	ubfx	r2, r1, #1, #7
 8002f78:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 8002f7c:	682a      	ldr	r2, [r5, #0]
  cardinfo->SD_csd.Reserved4 = 1;
 8002f7e:	f883 402a 	strb.w	r4, [r3, #42]	; 0x2a
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 8002f82:	0e11      	lsrs	r1, r2, #24
  cardinfo->SD_cid.ManufacturerID = tmp;
 8002f84:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;
 8002f88:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8002f8c:	0209      	lsls	r1, r1, #8
 8002f8e:	85d9      	strh	r1, [r3, #46]	; 0x2e
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 8002f90:	8dd9      	ldrh	r1, [r3, #46]	; 0x2e
 8002f92:	f3c2 2607 	ubfx	r6, r2, #8, #8
 8002f96:	b289      	uxth	r1, r1
 8002f98:	4331      	orrs	r1, r6
  cardinfo->SD_cid.ProdName1 = tmp << 24;
 8002f9a:	0612      	lsls	r2, r2, #24
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 8002f9c:	85d9      	strh	r1, [r3, #46]	; 0x2e
  cardinfo->SD_cid.ProdName1 = tmp << 24;
 8002f9e:	631a      	str	r2, [r3, #48]	; 0x30
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
 8002fa0:	686a      	ldr	r2, [r5, #4]
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 8002fa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
 8002fa4:	0e16      	lsrs	r6, r2, #24
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 8002fa6:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8002faa:	6319      	str	r1, [r3, #48]	; 0x30
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
 8002fac:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8002fae:	0a11      	lsrs	r1, r2, #8
 8002fb0:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
 8002fb4:	4331      	orrs	r1, r6
 8002fb6:	6319      	str	r1, [r3, #48]	; 0x30
  cardinfo->SD_cid.ProdName1 |= tmp;
 8002fb8:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8002fba:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002fbe:	4331      	orrs	r1, r6
  tmp = (uint8_t)(CID_Tab[1] & 0x000000FF);
 8002fc0:	b2d2      	uxtb	r2, r2
  cardinfo->SD_cid.ProdName1 |= tmp;
 8002fc2:	6319      	str	r1, [r3, #48]	; 0x30
  cardinfo->SD_cid.ProdName2 = tmp;
 8002fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  tmp = (uint8_t)((CID_Tab[2] & 0xFF000000) >> 24);
 8002fc8:	68aa      	ldr	r2, [r5, #8]
 8002fca:	0e11      	lsrs	r1, r2, #24
  cardinfo->SD_cid.ProdRev = tmp;
 8002fcc:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
 8002fd0:	0c11      	lsrs	r1, r2, #16
  cardinfo->SD_cid.ProdSN = tmp << 24;
 8002fd2:	0609      	lsls	r1, r1, #24
 8002fd4:	6399      	str	r1, [r3, #56]	; 0x38
  cardinfo->SD_cid.ProdSN |= tmp << 16;
 8002fd6:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8002fd8:	0211      	lsls	r1, r2, #8
 8002fda:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
 8002fde:	4331      	orrs	r1, r6
 8002fe0:	6399      	str	r1, [r3, #56]	; 0x38
  cardinfo->SD_cid.ProdSN |= tmp << 8;
 8002fe2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002fe4:	0212      	lsls	r2, r2, #8
 8002fe6:	b292      	uxth	r2, r2
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	639a      	str	r2, [r3, #56]	; 0x38
  cardinfo->SD_cid.ProdSN |= tmp;
 8002fec:	6b99      	ldr	r1, [r3, #56]	; 0x38
  tmp = (uint8_t)((CID_Tab[3] & 0xFF000000) >> 24);
 8002fee:	68ea      	ldr	r2, [r5, #12]
  cardinfo->SD_cid.ProdSN |= tmp;
 8002ff0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8002ff4:	6399      	str	r1, [r3, #56]	; 0x38
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8002ff6:	f893 503c 	ldrb.w	r5, [r3, #60]	; 0x3c
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
 8002ffa:	0c11      	lsrs	r1, r2, #16
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8002ffc:	f3c1 1603 	ubfx	r6, r1, #4, #4
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8003000:	0209      	lsls	r1, r1, #8
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8003002:	4335      	orrs	r5, r6
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8003004:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8003008:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 800300c:	87d9      	strh	r1, [r3, #62]	; 0x3e
  cardinfo->SD_cid.ManufactDate |= tmp;
 800300e:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
 8003010:	f3c2 2507 	ubfx	r5, r2, #8, #8
 8003014:	b289      	uxth	r1, r1
 8003016:	4329      	orrs	r1, r5
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
 8003018:	f3c2 0246 	ubfx	r2, r2, #1, #7
  cardinfo->SD_cid.ManufactDate |= tmp;
 800301c:	87d9      	strh	r1, [r3, #62]	; 0x3e
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
 800301e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  cardinfo->SD_cid.Reserved2 = 1;
 8003022:	f883 4041 	strb.w	r4, [r3, #65]	; 0x41
}
 8003026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  else if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 800302a:	2d02      	cmp	r5, #2
 800302c:	f47f af59 	bne.w	8002ee2 <SD_GetCardInfo+0x106>
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 8003030:	0409      	lsls	r1, r1, #16
 8003032:	f401 117c 	and.w	r1, r1, #4128768	; 0x3f0000
 8003036:	6119      	str	r1, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 8003038:	68a2      	ldr	r2, [r4, #8]
    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 800303a:	6919      	ldr	r1, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 800303c:	0e10      	lsrs	r0, r2, #24
    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 800303e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8003042:	6119      	str	r1, [r3, #16]
    cardinfo->SD_csd.DeviceSize |= (tmp);
 8003044:	6918      	ldr	r0, [r3, #16]
 8003046:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800304a:	4301      	orrs	r1, r0
 800304c:	6119      	str	r1, [r3, #16]
    cardinfo->CardCapacity = ((uint64_t)cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 800304e:	2100      	movs	r1, #0
 8003050:	6918      	ldr	r0, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8003052:	f3c2 2207 	ubfx	r2, r2, #8, #8
    cardinfo->CardCapacity = ((uint64_t)cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 8003056:	3001      	adds	r0, #1
 8003058:	f141 0100 	adc.w	r1, r1, #0
 800305c:	04c9      	lsls	r1, r1, #19
 800305e:	ea41 3150 	orr.w	r1, r1, r0, lsr #13
 8003062:	64d9      	str	r1, [r3, #76]	; 0x4c
    cardinfo->CardBlockSize = 512;    
 8003064:	f44f 7100 	mov.w	r1, #512	; 0x200
    cardinfo->CardCapacity = ((uint64_t)cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 8003068:	04c0      	lsls	r0, r0, #19
 800306a:	6498      	str	r0, [r3, #72]	; 0x48
    cardinfo->CardBlockSize = 512;    
 800306c:	6519      	str	r1, [r3, #80]	; 0x50
 800306e:	e738      	b.n	8002ee2 <SD_GetCardInfo+0x106>
 8003070:	20000450 	.word	0x20000450
 8003074:	20000458 	.word	0x20000458
 8003078:	20000440 	.word	0x20000440
 800307c:	20000430 	.word	0x20000430

08003080 <SD_EnableWideBusOperation>:
{
 8003080:	b538      	push	{r3, r4, r5, lr}
  if (SDIO_MULTIMEDIA_CARD == CardType)
 8003082:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <SD_EnableWideBusOperation+0x60>)
{
 8003084:	4605      	mov	r5, r0
  if (SDIO_MULTIMEDIA_CARD == CardType)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2b03      	cmp	r3, #3
 800308a:	d026      	beq.n	80030da <SD_EnableWideBusOperation+0x5a>
  else if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 800308c:	2b02      	cmp	r3, #2
 800308e:	d822      	bhi.n	80030d6 <SD_EnableWideBusOperation+0x56>
    if (SDIO_BusWide_8b == WideMode)
 8003090:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8003094:	d021      	beq.n	80030da <SD_EnableWideBusOperation+0x5a>
    else if (SDIO_BusWide_4b == WideMode)
 8003096:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800309a:	d10f      	bne.n	80030bc <SD_EnableWideBusOperation+0x3c>
      errorstatus = SDEnWideBus(ENABLE);
 800309c:	2001      	movs	r0, #1
 800309e:	f7ff fc23 	bl	80028e8 <SDEnWideBus>
      if (SD_OK == errorstatus)
 80030a2:	4604      	mov	r4, r0
 80030a4:	b940      	cbnz	r0, 80030b8 <SD_EnableWideBusOperation+0x38>
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 80030a6:	480f      	ldr	r0, [pc, #60]	; (80030e4 <SD_EnableWideBusOperation+0x64>)
 80030a8:	7504      	strb	r4, [r0, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80030aa:	6004      	str	r4, [r0, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80030ac:	6044      	str	r4, [r0, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80030ae:	6084      	str	r4, [r0, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
 80030b0:	60c5      	str	r5, [r0, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 80030b2:	6104      	str	r4, [r0, #16]
        SDIO_Init(&SDIO_InitStructure);
 80030b4:	f7fd fcc8 	bl	8000a48 <SDIO_Init>
}
 80030b8:	4620      	mov	r0, r4
 80030ba:	bd38      	pop	{r3, r4, r5, pc}
      errorstatus = SDEnWideBus(DISABLE);
 80030bc:	2000      	movs	r0, #0
 80030be:	f7ff fc13 	bl	80028e8 <SDEnWideBus>
      if (SD_OK == errorstatus)
 80030c2:	4604      	mov	r4, r0
 80030c4:	2800      	cmp	r0, #0
 80030c6:	d1f7      	bne.n	80030b8 <SD_EnableWideBusOperation+0x38>
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 80030c8:	4806      	ldr	r0, [pc, #24]	; (80030e4 <SD_EnableWideBusOperation+0x64>)
 80030ca:	7504      	strb	r4, [r0, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80030cc:	6004      	str	r4, [r0, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80030ce:	6044      	str	r4, [r0, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80030d0:	6084      	str	r4, [r0, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 80030d2:	60c4      	str	r4, [r0, #12]
 80030d4:	e7ed      	b.n	80030b2 <SD_EnableWideBusOperation+0x32>
  SD_Error errorstatus = SD_OK;
 80030d6:	2400      	movs	r4, #0
 80030d8:	e7ee      	b.n	80030b8 <SD_EnableWideBusOperation+0x38>
    return(errorstatus);
 80030da:	2427      	movs	r4, #39	; 0x27
 80030dc:	e7ec      	b.n	80030b8 <SD_EnableWideBusOperation+0x38>
 80030de:	bf00      	nop
 80030e0:	20000450 	.word	0x20000450
 80030e4:	200007f8 	.word	0x200007f8

080030e8 <SD_SelectDeselect>:
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80030e8:	2240      	movs	r2, #64	; 0x40
  SDIO_CmdInitStructure.SDIO_Argument =  (uint32_t)addr;
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <SD_SelectDeselect+0x28>)
{
 80030ec:	b510      	push	{r4, lr}
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80030ee:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80030f0:	2200      	movs	r2, #0
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEL_DESEL_CARD;
 80030f2:	2407      	movs	r4, #7
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80030f4:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80030f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  SDIO_CmdInitStructure.SDIO_Argument =  (uint32_t)addr;
 80030fa:	6018      	str	r0, [r3, #0]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80030fc:	4618      	mov	r0, r3
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEL_DESEL_CARD;
 80030fe:	605c      	str	r4, [r3, #4]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003100:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003102:	f7fd fccd 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 8003106:	4620      	mov	r0, r4
}
 8003108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 800310c:	f7ff bad2 	b.w	80026b4 <CmdResp1Error>
 8003110:	20000788 	.word	0x20000788

08003114 <SD_Init>:
  __IO SD_Error errorstatus = SD_OK;
 8003114:	2300      	movs	r3, #0
{
 8003116:	b513      	push	{r0, r1, r4, lr}
  __IO SD_Error errorstatus = SD_OK;
 8003118:	f88d 3007 	strb.w	r3, [sp, #7]
  SDIO_DeInit();
 800311c:	f7fd fc86 	bl	8000a2c <SDIO_DeInit>
  errorstatus = SD_PowerON();
 8003120:	f7ff fcb4 	bl	8002a8c <SD_PowerON>
 8003124:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus != SD_OK)
 8003128:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800312c:	b123      	cbz	r3, 8003138 <SD_Init+0x24>
  return(errorstatus);
 800312e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003132:	b2c0      	uxtb	r0, r0
}
 8003134:	b002      	add	sp, #8
 8003136:	bd10      	pop	{r4, pc}
  errorstatus = SD_InitializeCards();
 8003138:	f7ff fda8 	bl	8002c8c <SD_InitializeCards>
 800313c:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus != SD_OK)
 8003140:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003144:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8003148:	2a00      	cmp	r2, #0
 800314a:	d1f0      	bne.n	800312e <SD_Init+0x1a>
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV;
 800314c:	4812      	ldr	r0, [pc, #72]	; (8003198 <SD_Init+0x84>)
  errorstatus = SD_GetCardInfo(&SDCardInfo);
 800314e:	4c13      	ldr	r4, [pc, #76]	; (800319c <SD_Init+0x88>)
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV;
 8003150:	7503      	strb	r3, [r0, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003152:	6003      	str	r3, [r0, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003154:	6043      	str	r3, [r0, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003156:	6083      	str	r3, [r0, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8003158:	60c3      	str	r3, [r0, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 800315a:	6103      	str	r3, [r0, #16]
  SDIO_Init(&SDIO_InitStructure);
 800315c:	f7fd fc74 	bl	8000a48 <SDIO_Init>
  errorstatus = SD_GetCardInfo(&SDCardInfo);
 8003160:	4620      	mov	r0, r4
 8003162:	f7ff fe3b 	bl	8002ddc <SD_GetCardInfo>
 8003166:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus == SD_OK)
 800316a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800316e:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003172:	b933      	cbnz	r3, 8003182 <SD_Init+0x6e>
    errorstatus = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
 8003174:	f8b4 0054 	ldrh.w	r0, [r4, #84]	; 0x54
 8003178:	0400      	lsls	r0, r0, #16
 800317a:	f7ff ffb5 	bl	80030e8 <SD_SelectDeselect>
 800317e:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus == SD_OK)
 8003182:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1d1      	bne.n	800312e <SD_Init+0x1a>
    errorstatus = SD_EnableWideBusOperation(SDIO_BusWide_4b);
 800318a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800318e:	f7ff ff77 	bl	8003080 <SD_EnableWideBusOperation>
 8003192:	f88d 0007 	strb.w	r0, [sp, #7]
 8003196:	e7ca      	b.n	800312e <SD_Init+0x1a>
 8003198:	200007f8 	.word	0x200007f8
 800319c:	200007a0 	.word	0x200007a0

080031a0 <MMC_disk_initialize>:
{
 80031a0:	b508      	push	{r3, lr}
  res=SD_Init();
 80031a2:	f7ff ffb7 	bl	8003114 <SD_Init>
  if(res == SD_OK) {
 80031a6:	3000      	adds	r0, #0
 80031a8:	bf18      	it	ne
 80031aa:	2001      	movne	r0, #1
}
 80031ac:	4240      	negs	r0, r0
 80031ae:	bd08      	pop	{r3, pc}

080031b0 <SD_StopTransfer>:
{
 80031b0:	b510      	push	{r4, lr}
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 80031b2:	2300      	movs	r3, #0
 80031b4:	240c      	movs	r4, #12
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 80031b6:	4808      	ldr	r0, [pc, #32]	; (80031d8 <SD_StopTransfer+0x28>)
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80031b8:	2240      	movs	r2, #64	; 0x40
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 80031ba:	e880 0018 	stmia.w	r0, {r3, r4}
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80031be:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80031c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80031c4:	6082      	str	r2, [r0, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80031c6:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80031c8:	f7fd fc6a 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 80031cc:	4620      	mov	r0, r4
}
 80031ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 80031d2:	f7ff ba6f 	b.w	80026b4 <CmdResp1Error>
 80031d6:	bf00      	nop
 80031d8:	20000788 	.word	0x20000788

080031dc <SD_WaitReadOperation>:
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 80031dc:	4a1a      	ldr	r2, [pc, #104]	; (8003248 <SD_WaitReadOperation+0x6c>)
  timeout = SD_DATATIMEOUT;
 80031de:	f04f 33ff 	mov.w	r3, #4294967295
 80031e2:	4611      	mov	r1, r2
{
 80031e4:	b570      	push	{r4, r5, r6, lr}
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 80031e6:	4819      	ldr	r0, [pc, #100]	; (800324c <SD_WaitReadOperation+0x70>)
 80031e8:	4c19      	ldr	r4, [pc, #100]	; (8003250 <SD_WaitReadOperation+0x74>)
 80031ea:	6815      	ldr	r5, [r2, #0]
 80031ec:	b925      	cbnz	r5, 80031f8 <SD_WaitReadOperation+0x1c>
 80031ee:	6805      	ldr	r5, [r0, #0]
 80031f0:	b915      	cbnz	r5, 80031f8 <SD_WaitReadOperation+0x1c>
 80031f2:	7825      	ldrb	r5, [r4, #0]
 80031f4:	b905      	cbnz	r5, 80031f8 <SD_WaitReadOperation+0x1c>
 80031f6:	b9fb      	cbnz	r3, 8003238 <SD_WaitReadOperation+0x5c>
  DMAEndOfTransfer = 0x00;
 80031f8:	2300      	movs	r3, #0
  timeout = SD_DATATIMEOUT;
 80031fa:	f04f 35ff 	mov.w	r5, #4294967295
  DMAEndOfTransfer = 0x00;
 80031fe:	600b      	str	r3, [r1, #0]
  while(((SDIO->STA & SDIO_FLAG_RXACT)) && (timeout > 0))
 8003200:	4b14      	ldr	r3, [pc, #80]	; (8003254 <SD_WaitReadOperation+0x78>)
 8003202:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003204:	0492      	lsls	r2, r2, #18
 8003206:	d500      	bpl.n	800320a <SD_WaitReadOperation+0x2e>
 8003208:	b9c5      	cbnz	r5, 800323c <SD_WaitReadOperation+0x60>
  if (StopCondition == 1)
 800320a:	4e13      	ldr	r6, [pc, #76]	; (8003258 <SD_WaitReadOperation+0x7c>)
 800320c:	6833      	ldr	r3, [r6, #0]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d116      	bne.n	8003240 <SD_WaitReadOperation+0x64>
    errorstatus = SD_StopTransfer();
 8003212:	f7ff ffcd 	bl	80031b0 <SD_StopTransfer>
    StopCondition = 0;
 8003216:	2300      	movs	r3, #0
    errorstatus = SD_StopTransfer();
 8003218:	4604      	mov	r4, r0
    StopCondition = 0;
 800321a:	6033      	str	r3, [r6, #0]
  if ((timeout == 0) && (errorstatus == SD_OK))
 800321c:	b90d      	cbnz	r5, 8003222 <SD_WaitReadOperation+0x46>
 800321e:	b900      	cbnz	r0, 8003222 <SD_WaitReadOperation+0x46>
    errorstatus = SD_DATA_TIMEOUT;
 8003220:	2404      	movs	r4, #4
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003222:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003226:	f7fd fc91 	bl	8000b4c <SDIO_ClearFlag>
  if (TransferError != SD_OK)
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <SD_WaitReadOperation+0x74>)
 800322c:	781a      	ldrb	r2, [r3, #0]
 800322e:	b10a      	cbz	r2, 8003234 <SD_WaitReadOperation+0x58>
    return(TransferError);
 8003230:	781c      	ldrb	r4, [r3, #0]
 8003232:	b2e4      	uxtb	r4, r4
}
 8003234:	4620      	mov	r0, r4
 8003236:	bd70      	pop	{r4, r5, r6, pc}
    timeout--;
 8003238:	3b01      	subs	r3, #1
 800323a:	e7d6      	b.n	80031ea <SD_WaitReadOperation+0xe>
    timeout--;  
 800323c:	3d01      	subs	r5, #1
 800323e:	e7e0      	b.n	8003202 <SD_WaitReadOperation+0x26>
  if ((timeout == 0) && (errorstatus == SD_OK))
 8003240:	2d00      	cmp	r5, #0
 8003242:	d0ed      	beq.n	8003220 <SD_WaitReadOperation+0x44>
  SD_Error errorstatus = SD_OK;
 8003244:	2400      	movs	r4, #0
 8003246:	e7ec      	b.n	8003222 <SD_WaitReadOperation+0x46>
 8003248:	20000454 	.word	0x20000454
 800324c:	20000460 	.word	0x20000460
 8003250:	20000464 	.word	0x20000464
 8003254:	40012c00 	.word	0x40012c00
 8003258:	2000045c 	.word	0x2000045c

0800325c <SD_WaitWriteOperation>:
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 800325c:	4a1a      	ldr	r2, [pc, #104]	; (80032c8 <SD_WaitWriteOperation+0x6c>)
  timeout = SD_DATATIMEOUT;
 800325e:	f04f 33ff 	mov.w	r3, #4294967295
 8003262:	4611      	mov	r1, r2
{
 8003264:	b570      	push	{r4, r5, r6, lr}
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8003266:	4819      	ldr	r0, [pc, #100]	; (80032cc <SD_WaitWriteOperation+0x70>)
 8003268:	4c19      	ldr	r4, [pc, #100]	; (80032d0 <SD_WaitWriteOperation+0x74>)
 800326a:	6815      	ldr	r5, [r2, #0]
 800326c:	b925      	cbnz	r5, 8003278 <SD_WaitWriteOperation+0x1c>
 800326e:	6805      	ldr	r5, [r0, #0]
 8003270:	b915      	cbnz	r5, 8003278 <SD_WaitWriteOperation+0x1c>
 8003272:	7825      	ldrb	r5, [r4, #0]
 8003274:	b905      	cbnz	r5, 8003278 <SD_WaitWriteOperation+0x1c>
 8003276:	b9fb      	cbnz	r3, 80032b8 <SD_WaitWriteOperation+0x5c>
  DMAEndOfTransfer = 0x00;
 8003278:	2300      	movs	r3, #0
  timeout = SD_DATATIMEOUT;
 800327a:	f04f 35ff 	mov.w	r5, #4294967295
  DMAEndOfTransfer = 0x00;
 800327e:	600b      	str	r3, [r1, #0]
  while(((SDIO->STA & SDIO_FLAG_TXACT)) && (timeout > 0))
 8003280:	4b14      	ldr	r3, [pc, #80]	; (80032d4 <SD_WaitWriteOperation+0x78>)
 8003282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003284:	04d2      	lsls	r2, r2, #19
 8003286:	d500      	bpl.n	800328a <SD_WaitWriteOperation+0x2e>
 8003288:	b9c5      	cbnz	r5, 80032bc <SD_WaitWriteOperation+0x60>
  if (StopCondition == 1)
 800328a:	4e13      	ldr	r6, [pc, #76]	; (80032d8 <SD_WaitWriteOperation+0x7c>)
 800328c:	6833      	ldr	r3, [r6, #0]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d116      	bne.n	80032c0 <SD_WaitWriteOperation+0x64>
    errorstatus = SD_StopTransfer();
 8003292:	f7ff ff8d 	bl	80031b0 <SD_StopTransfer>
    StopCondition = 0;
 8003296:	2300      	movs	r3, #0
    errorstatus = SD_StopTransfer();
 8003298:	4604      	mov	r4, r0
    StopCondition = 0;
 800329a:	6033      	str	r3, [r6, #0]
  if ((timeout == 0) && (errorstatus == SD_OK))
 800329c:	b90d      	cbnz	r5, 80032a2 <SD_WaitWriteOperation+0x46>
 800329e:	b900      	cbnz	r0, 80032a2 <SD_WaitWriteOperation+0x46>
    errorstatus = SD_DATA_TIMEOUT;
 80032a0:	2404      	movs	r4, #4
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80032a2:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80032a6:	f7fd fc51 	bl	8000b4c <SDIO_ClearFlag>
  if (TransferError != SD_OK)
 80032aa:	4b09      	ldr	r3, [pc, #36]	; (80032d0 <SD_WaitWriteOperation+0x74>)
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	b10a      	cbz	r2, 80032b4 <SD_WaitWriteOperation+0x58>
    return(TransferError);
 80032b0:	781c      	ldrb	r4, [r3, #0]
 80032b2:	b2e4      	uxtb	r4, r4
}
 80032b4:	4620      	mov	r0, r4
 80032b6:	bd70      	pop	{r4, r5, r6, pc}
    timeout--;
 80032b8:	3b01      	subs	r3, #1
 80032ba:	e7d6      	b.n	800326a <SD_WaitWriteOperation+0xe>
    timeout--;  
 80032bc:	3d01      	subs	r5, #1
 80032be:	e7e0      	b.n	8003282 <SD_WaitWriteOperation+0x26>
  if ((timeout == 0) && (errorstatus == SD_OK))
 80032c0:	2d00      	cmp	r5, #0
 80032c2:	d0ed      	beq.n	80032a0 <SD_WaitWriteOperation+0x44>
  SD_Error errorstatus = SD_OK;
 80032c4:	2400      	movs	r4, #0
 80032c6:	e7ec      	b.n	80032a2 <SD_WaitWriteOperation+0x46>
 80032c8:	20000454 	.word	0x20000454
 80032cc:	20000460 	.word	0x20000460
 80032d0:	20000464 	.word	0x20000464
 80032d4:	40012c00 	.word	0x40012c00
 80032d8:	2000045c 	.word	0x2000045c

080032dc <SD_ProcessIRQSrc>:
{ 
 80032dc:	b510      	push	{r4, lr}
  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
 80032de:	f44f 7080 	mov.w	r0, #256	; 0x100
 80032e2:	f7fd fc39 	bl	8000b58 <SDIO_GetITStatus>
 80032e6:	4c21      	ldr	r4, [pc, #132]	; (800336c <SD_ProcessIRQSrc+0x90>)
 80032e8:	b178      	cbz	r0, 800330a <SD_ProcessIRQSrc+0x2e>
    TransferError = SD_OK;
 80032ea:	2300      	movs	r3, #0
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
 80032ec:	f44f 7080 	mov.w	r0, #256	; 0x100
    TransferError = SD_OK;
 80032f0:	7023      	strb	r3, [r4, #0]
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
 80032f2:	f7fd fc3d 	bl	8000b70 <SDIO_ClearITPendingBit>
    TransferEnd = 1;
 80032f6:	2201      	movs	r2, #1
 80032f8:	4b1d      	ldr	r3, [pc, #116]	; (8003370 <SD_ProcessIRQSrc+0x94>)
 80032fa:	601a      	str	r2, [r3, #0]
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 80032fc:	2100      	movs	r1, #0
 80032fe:	f24c 303a 	movw	r0, #49978	; 0xc33a
 8003302:	f7fd fc17 	bl	8000b34 <SDIO_ITConfig>
  return(TransferError);
 8003306:	7820      	ldrb	r0, [r4, #0]
}
 8003308:	bd10      	pop	{r4, pc}
  else if (SDIO_GetITStatus(SDIO_IT_DCRCFAIL) != RESET)
 800330a:	2002      	movs	r0, #2
 800330c:	f7fd fc24 	bl	8000b58 <SDIO_GetITStatus>
 8003310:	b128      	cbz	r0, 800331e <SD_ProcessIRQSrc+0x42>
    SDIO_ClearITPendingBit(SDIO_IT_DCRCFAIL);
 8003312:	2002      	movs	r0, #2
 8003314:	f7fd fc2c 	bl	8000b70 <SDIO_ClearITPendingBit>
      TransferError = SD_DATA_CRC_FAIL;
 8003318:	2302      	movs	r3, #2
    TransferError = SD_START_BIT_ERR;
 800331a:	7023      	strb	r3, [r4, #0]
 800331c:	e7ee      	b.n	80032fc <SD_ProcessIRQSrc+0x20>
  else if (SDIO_GetITStatus(SDIO_IT_DTIMEOUT) != RESET)
 800331e:	2008      	movs	r0, #8
 8003320:	f7fd fc1a 	bl	8000b58 <SDIO_GetITStatus>
 8003324:	b120      	cbz	r0, 8003330 <SD_ProcessIRQSrc+0x54>
    SDIO_ClearITPendingBit(SDIO_IT_DTIMEOUT);
 8003326:	2008      	movs	r0, #8
 8003328:	f7fd fc22 	bl	8000b70 <SDIO_ClearITPendingBit>
    TransferError = SD_DATA_TIMEOUT;
 800332c:	2304      	movs	r3, #4
 800332e:	e7f4      	b.n	800331a <SD_ProcessIRQSrc+0x3e>
  else if (SDIO_GetITStatus(SDIO_IT_RXOVERR) != RESET)
 8003330:	2020      	movs	r0, #32
 8003332:	f7fd fc11 	bl	8000b58 <SDIO_GetITStatus>
 8003336:	b120      	cbz	r0, 8003342 <SD_ProcessIRQSrc+0x66>
    SDIO_ClearITPendingBit(SDIO_IT_RXOVERR);
 8003338:	2020      	movs	r0, #32
 800333a:	f7fd fc19 	bl	8000b70 <SDIO_ClearITPendingBit>
    TransferError = SD_RX_OVERRUN;
 800333e:	2306      	movs	r3, #6
 8003340:	e7eb      	b.n	800331a <SD_ProcessIRQSrc+0x3e>
  else if (SDIO_GetITStatus(SDIO_IT_TXUNDERR) != RESET)
 8003342:	2010      	movs	r0, #16
 8003344:	f7fd fc08 	bl	8000b58 <SDIO_GetITStatus>
 8003348:	b120      	cbz	r0, 8003354 <SD_ProcessIRQSrc+0x78>
    SDIO_ClearITPendingBit(SDIO_IT_TXUNDERR);
 800334a:	2010      	movs	r0, #16
 800334c:	f7fd fc10 	bl	8000b70 <SDIO_ClearITPendingBit>
    TransferError = SD_TX_UNDERRUN;
 8003350:	2305      	movs	r3, #5
 8003352:	e7e2      	b.n	800331a <SD_ProcessIRQSrc+0x3e>
  else if (SDIO_GetITStatus(SDIO_IT_STBITERR) != RESET)
 8003354:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003358:	f7fd fbfe 	bl	8000b58 <SDIO_GetITStatus>
 800335c:	2800      	cmp	r0, #0
 800335e:	d0cd      	beq.n	80032fc <SD_ProcessIRQSrc+0x20>
    SDIO_ClearITPendingBit(SDIO_IT_STBITERR);
 8003360:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003364:	f7fd fc04 	bl	8000b70 <SDIO_ClearITPendingBit>
    TransferError = SD_START_BIT_ERR;
 8003368:	2307      	movs	r3, #7
 800336a:	e7d6      	b.n	800331a <SD_ProcessIRQSrc+0x3e>
 800336c:	20000464 	.word	0x20000464
 8003370:	20000460 	.word	0x20000460

08003374 <SD_ProcessDMAIRQ>:
  if(DMA2->LISR & SD_SDIO_DMA_FLAG_TCIF)
 8003374:	4b06      	ldr	r3, [pc, #24]	; (8003390 <SD_ProcessDMAIRQ+0x1c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f013 5fc0 	tst.w	r3, #402653184	; 0x18000000
 800337c:	d007      	beq.n	800338e <SD_ProcessDMAIRQ+0x1a>
    DMAEndOfTransfer = 0x01;
 800337e:	2201      	movs	r2, #1
 8003380:	4b04      	ldr	r3, [pc, #16]	; (8003394 <SD_ProcessDMAIRQ+0x20>)
    DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_TCIF|SD_SDIO_DMA_FLAG_FEIF);
 8003382:	f04f 51c2 	mov.w	r1, #406847488	; 0x18400000
 8003386:	4804      	ldr	r0, [pc, #16]	; (8003398 <SD_ProcessDMAIRQ+0x24>)
    DMAEndOfTransfer = 0x01;
 8003388:	601a      	str	r2, [r3, #0]
    DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_TCIF|SD_SDIO_DMA_FLAG_FEIF);
 800338a:	f7fd b935 	b.w	80005f8 <DMA_ClearFlag>
 800338e:	4770      	bx	lr
 8003390:	40026400 	.word	0x40026400
 8003394:	20000454 	.word	0x20000454
 8003398:	40026458 	.word	0x40026458

0800339c <SD_LowLevel_Init>:
  GPIO_Init(GPIOC, &GPIO_InitStructure);
}

//--------------------------------------------------------------
void SD_LowLevel_Init(void)
{
 800339c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* GPIOC and GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);

  GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_SDIO);
 800339e:	4c2e      	ldr	r4, [pc, #184]	; (8003458 <SD_LowLevel_Init+0xbc>)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);
 80033a0:	2101      	movs	r1, #1
 80033a2:	200d      	movs	r0, #13
 80033a4:	f7fd faea 	bl	800097c <RCC_AHB1PeriphClockCmd>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_SDIO);
 80033a8:	4620      	mov	r0, r4
 80033aa:	220c      	movs	r2, #12
 80033ac:	2108      	movs	r1, #8
 80033ae:	f7fd f97d 	bl	80006ac <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_SDIO);
 80033b2:	4620      	mov	r0, r4
 80033b4:	220c      	movs	r2, #12
 80033b6:	2109      	movs	r1, #9
 80033b8:	f7fd f978 	bl	80006ac <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_SDIO);
 80033bc:	4620      	mov	r0, r4
 80033be:	220c      	movs	r2, #12
 80033c0:	210a      	movs	r1, #10
 80033c2:	f7fd f973 	bl	80006ac <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_SDIO);
 80033c6:	4620      	mov	r0, r4
 80033c8:	220c      	movs	r2, #12
 80033ca:	210b      	movs	r1, #11
 80033cc:	f7fd f96e 	bl	80006ac <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SDIO);
 80033d0:	220c      	movs	r2, #12
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_SDIO);
 80033d2:	4f22      	ldr	r7, [pc, #136]	; (800345c <SD_LowLevel_Init+0xc0>)
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SDIO);
 80033d4:	4611      	mov	r1, r2
 80033d6:	4620      	mov	r0, r4
 80033d8:	f7fd f968 	bl	80006ac <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_SDIO);
 80033dc:	220c      	movs	r2, #12
 80033de:	4638      	mov	r0, r7
 80033e0:	2102      	movs	r1, #2
 80033e2:	f7fd f963 	bl	80006ac <GPIO_PinAFConfig>

  /* Configure PC.08, PC.09, PC.10, PC.11 pins: D0, D1, D2, D3 pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
 80033e6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80033ea:	2501      	movs	r5, #1
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80033ec:	2600      	movs	r6, #0
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
 80033ee:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033f0:	2302      	movs	r3, #2
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 80033f2:	4669      	mov	r1, sp
 80033f4:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033f6:	f88d 3005 	strb.w	r3, [sp, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80033fa:	f88d 3004 	strb.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80033fe:	f88d 6006 	strb.w	r6, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003402:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003406:	f7fd f8f9 	bl	80005fc <GPIO_Init>

  /* Configure PD.02 CMD line */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 800340a:	2304      	movs	r3, #4
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 800340c:	4669      	mov	r1, sp
 800340e:	4638      	mov	r0, r7
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8003410:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003412:	f7fd f8f3 	bl	80005fc <GPIO_Init>

  /* Configure PC.12 pin: CLK pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8003416:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 800341a:	4669      	mov	r1, sp
 800341c:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 800341e:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003420:	f88d 6007 	strb.w	r6, [sp, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003424:	f7fd f8ea 	bl	80005fc <GPIO_Init>
  
  /*!< Configure SD_SPI_DETECT_PIN pin: SD Card detect pin */
  GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
 8003428:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
 800342c:	4669      	mov	r1, sp
 800342e:	480c      	ldr	r0, [pc, #48]	; (8003460 <SD_LowLevel_Init+0xc4>)
  GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
 8003430:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003432:	f88d 6004 	strb.w	r6, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003436:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
 800343a:	f7fd f8df 	bl	80005fc <GPIO_Init>

  /* Enable the SDIO APB2 Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, ENABLE);
 800343e:	4629      	mov	r1, r5
 8003440:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003444:	f7fd fab2 	bl	80009ac <RCC_APB2PeriphClockCmd>

  /* Enable the DMA2 Clock */
  RCC_AHB1PeriphClockCmd(SD_SDIO_DMA_CLK, ENABLE);
 8003448:	4629      	mov	r1, r5
 800344a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800344e:	f7fd fa95 	bl	800097c <RCC_AHB1PeriphClockCmd>
}
 8003452:	b003      	add	sp, #12
 8003454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003456:	bf00      	nop
 8003458:	40020800 	.word	0x40020800
 800345c:	40020c00 	.word	0x40020c00
 8003460:	40020000 	.word	0x40020000

08003464 <UB_SDCard_Init>:
{
 8003464:	b513      	push	{r0, r1, r4, lr}
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8003466:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 800346a:	f7fc feb3 	bl	80001d4 <NVIC_PriorityGroupConfig>
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800346e:	2331      	movs	r3, #49	; 0x31
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003470:	2401      	movs	r4, #1
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 8003472:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003476:	2300      	movs	r3, #0
  NVIC_Init(&NVIC_InitStructure);
 8003478:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800347a:	f88d 3005 	strb.w	r3, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800347e:	f88d 3006 	strb.w	r3, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003482:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8003486:	f7fc feaf 	bl	80001e8 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannel = SD_SDIO_DMA_IRQn;
 800348a:	233b      	movs	r3, #59	; 0x3b
  NVIC_Init(&NVIC_InitStructure);
 800348c:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannel = SD_SDIO_DMA_IRQn;
 800348e:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8003492:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_Init(&NVIC_InitStructure);
 8003496:	f7fc fea7 	bl	80001e8 <NVIC_Init>
  SD_LowLevel_Init();
 800349a:	f7ff ff7f 	bl	800339c <SD_LowLevel_Init>
}
 800349e:	b002      	add	sp, #8
 80034a0:	bd10      	pop	{r4, pc}
	...

080034a4 <SD_LowLevel_DMA_TxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)
{
 80034a4:	b570      	push	{r4, r5, r6, lr}
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 80034a6:	4c22      	ldr	r4, [pc, #136]	; (8003530 <SD_LowLevel_DMA_TxConfig+0x8c>)
{
 80034a8:	b090      	sub	sp, #64	; 0x40
 80034aa:	4606      	mov	r6, r0
 80034ac:	460d      	mov	r5, r1
  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 80034ae:	4620      	mov	r0, r4
 80034b0:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 80034b4:	f7fd f8a0 	bl	80005f8 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 80034b8:	2100      	movs	r1, #0
 80034ba:	4620      	mov	r0, r4
 80034bc:	f7fd f852 	bl	8000564 <DMA_Cmd>

  /* DMA2 Stream3  or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 80034c0:	4620      	mov	r0, r4
 80034c2:	f7fc ff9d 	bl	8000400 <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 80034c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80034ca:	9301      	str	r3, [sp, #4]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 80034cc:	4b19      	ldr	r3, [pc, #100]	; (8003534 <SD_LowLevel_DMA_TxConfig+0x90>)
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferSRC;
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80034ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 80034d2:	9302      	str	r3, [sp, #8]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 80034d4:	2340      	movs	r3, #64	; 0x40
 80034d6:	9304      	str	r3, [sp, #16]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80034d8:	2300      	movs	r3, #0
 80034da:	9306      	str	r3, [sp, #24]
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 80034dc:	930a      	str	r3, [sp, #40]	; 0x28
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 80034de:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80034e2:	930b      	str	r3, [sp, #44]	; 0x2c
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 80034e4:	2304      	movs	r3, #4
 80034e6:	930c      	str	r3, [sp, #48]	; 0x30
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 80034e8:	2303      	movs	r3, #3
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80034ea:	9207      	str	r2, [sp, #28]
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 80034ec:	930d      	str	r3, [sp, #52]	; 0x34
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 80034ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 80034f2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 80034f6:	9208      	str	r2, [sp, #32]
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 80034f8:	930e      	str	r3, [sp, #56]	; 0x38
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 80034fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 80034fe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8003502:	a901      	add	r1, sp, #4
 8003504:	4620      	mov	r0, r4
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8003506:	930f      	str	r3, [sp, #60]	; 0x3c
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8003508:	9209      	str	r2, [sp, #36]	; 0x24
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferSRC;
 800350a:	9603      	str	r6, [sp, #12]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 800350c:	9505      	str	r5, [sp, #20]
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 800350e:	f7fc ffff 	bl	8000510 <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8003512:	2201      	movs	r2, #1
 8003514:	4620      	mov	r0, r4
 8003516:	2110      	movs	r1, #16
 8003518:	f7fd f836 	bl	8000588 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 800351c:	4620      	mov	r0, r4
 800351e:	2120      	movs	r1, #32
 8003520:	f7fd f829 	bl	8000576 <DMA_FlowControllerConfig>

  /* DMA2 Stream3  or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8003524:	2101      	movs	r1, #1
 8003526:	4620      	mov	r0, r4
 8003528:	f7fd f81c 	bl	8000564 <DMA_Cmd>
    
}
 800352c:	b010      	add	sp, #64	; 0x40
 800352e:	bd70      	pop	{r4, r5, r6, pc}
 8003530:	40026458 	.word	0x40026458
 8003534:	40012c80 	.word	0x40012c80

08003538 <SD_WriteMultiBlocks>:
{
 8003538:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800353c:	4617      	mov	r7, r2
  TransferError = SD_OK;
 800353e:	2200      	movs	r2, #0
  StopCondition = 1;
 8003540:	2401      	movs	r4, #1
{
 8003542:	4680      	mov	r8, r0
 8003544:	461d      	mov	r5, r3
  TransferError = SD_OK;
 8003546:	4b41      	ldr	r3, [pc, #260]	; (800364c <SD_WriteMultiBlocks+0x114>)
{
 8003548:	f8bd 6028 	ldrh.w	r6, [sp, #40]	; 0x28
  TransferError = SD_OK;
 800354c:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 800354e:	4b40      	ldr	r3, [pc, #256]	; (8003650 <SD_WriteMultiBlocks+0x118>)
{
 8003550:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  TransferEnd = 0;
 8003554:	601a      	str	r2, [r3, #0]
  StopCondition = 1;
 8003556:	4b3f      	ldr	r3, [pc, #252]	; (8003654 <SD_WriteMultiBlocks+0x11c>)
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003558:	4621      	mov	r1, r4
  StopCondition = 1;
 800355a:	601c      	str	r4, [r3, #0]
  SDIO->DCTRL = 0x0;
 800355c:	4b3e      	ldr	r3, [pc, #248]	; (8003658 <SD_WriteMultiBlocks+0x120>)
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 800355e:	f240 302a 	movw	r0, #810	; 0x32a
  SDIO->DCTRL = 0x0;
 8003562:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003564:	f7fd fae6 	bl	8000b34 <SDIO_ITConfig>
  SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, (NumberOfBlocks * BlockSize));
 8003568:	fb0a f106 	mul.w	r1, sl, r6
 800356c:	4640      	mov	r0, r8
 800356e:	f7ff ff99 	bl	80034a4 <SD_LowLevel_DMA_TxConfig>
  SDIO_DMACmd(ENABLE);
 8003572:	4620      	mov	r0, r4
 8003574:	f7fd fad8 	bl	8000b28 <SDIO_DMACmd>
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003578:	4b38      	ldr	r3, [pc, #224]	; (800365c <SD_WriteMultiBlocks+0x124>)
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800357a:	f04f 0940 	mov.w	r9, #64	; 0x40
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 800357e:	681b      	ldr	r3, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003580:	f44f 6880 	mov.w	r8, #1024	; 0x400
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003584:	2b02      	cmp	r3, #2
    WriteAddr /= 512;
 8003586:	bf02      	ittt	eq
 8003588:	0a7f      	lsreq	r7, r7, #9
 800358a:	ea47 57c5 	orreq.w	r7, r7, r5, lsl #23
    BlockSize = 512;
 800358e:	f44f 7600 	moveq.w	r6, #512	; 0x200
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003592:	2510      	movs	r5, #16
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003594:	2300      	movs	r3, #0
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8003596:	4c32      	ldr	r4, [pc, #200]	; (8003660 <SD_WriteMultiBlocks+0x128>)
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003598:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 800359a:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800359c:	60e3      	str	r3, [r4, #12]
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 800359e:	6026      	str	r6, [r4, #0]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80035a0:	f8c4 9008 	str.w	r9, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80035a4:	f8c4 8010 	str.w	r8, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80035a8:	f7fd fa7a 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 80035ac:	4628      	mov	r0, r5
 80035ae:	f7ff f881 	bl	80026b4 <CmdResp1Error>
  if (SD_OK != errorstatus)
 80035b2:	4605      	mov	r5, r0
 80035b4:	2800      	cmp	r0, #0
 80035b6:	d146      	bne.n	8003646 <SD_WriteMultiBlocks+0x10e>
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80035b8:	f04f 0b37 	mov.w	fp, #55	; 0x37
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 80035bc:	4b29      	ldr	r3, [pc, #164]	; (8003664 <SD_WriteMultiBlocks+0x12c>)
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80035be:	60e0      	str	r0, [r4, #12]
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 80035c0:	681b      	ldr	r3, [r3, #0]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80035c2:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	6023      	str	r3, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80035c8:	f8c4 b004 	str.w	fp, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80035cc:	f8c4 9008 	str.w	r9, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80035d0:	f8c4 8010 	str.w	r8, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80035d4:	f7fd fa64 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80035d8:	4658      	mov	r0, fp
 80035da:	f7ff f86b 	bl	80026b4 <CmdResp1Error>
  if (errorstatus != SD_OK)
 80035de:	4605      	mov	r5, r0
 80035e0:	bb88      	cbnz	r0, 8003646 <SD_WriteMultiBlocks+0x10e>
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCK_COUNT;
 80035e2:	f04f 0b17 	mov.w	fp, #23
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80035e6:	60e0      	str	r0, [r4, #12]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80035e8:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)NumberOfBlocks;
 80035ea:	f8c4 a000 	str.w	sl, [r4]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCK_COUNT;
 80035ee:	f8c4 b004 	str.w	fp, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80035f2:	f8c4 9008 	str.w	r9, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80035f6:	f8c4 8010 	str.w	r8, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80035fa:	f7fd fa51 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCK_COUNT);
 80035fe:	4658      	mov	r0, fp
 8003600:	f7ff f858 	bl	80026b4 <CmdResp1Error>
  if (errorstatus != SD_OK)
 8003604:	4605      	mov	r5, r0
 8003606:	b9f0      	cbnz	r0, 8003646 <SD_WriteMultiBlocks+0x10e>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)WriteAddr;
 8003608:	6027      	str	r7, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 800360a:	2719      	movs	r7, #25
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800360c:	60e0      	str	r0, [r4, #12]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800360e:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8003610:	6067      	str	r7, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003612:	f8c4 9008 	str.w	r9, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003616:	f8c4 8010 	str.w	r8, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800361a:	f7fd fa41 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_WRITE_MULT_BLOCK);
 800361e:	4638      	mov	r0, r7
 8003620:	f7ff f848 	bl	80026b4 <CmdResp1Error>
  if (SD_OK != errorstatus)
 8003624:	4605      	mov	r5, r0
 8003626:	b970      	cbnz	r0, 8003646 <SD_WriteMultiBlocks+0x10e>
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295
 800362c:	480e      	ldr	r0, [pc, #56]	; (8003668 <SD_WriteMultiBlocks+0x130>)
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 800362e:	fb06 f60a 	mul.w	r6, r6, sl
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003632:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 8003634:	2390      	movs	r3, #144	; 0x90
 8003636:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8003638:	2301      	movs	r3, #1
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 800363a:	6046      	str	r6, [r0, #4]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 800363c:	60c5      	str	r5, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 800363e:	6105      	str	r5, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8003640:	6143      	str	r3, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8003642:	f7fd fa55 	bl	8000af0 <SDIO_DataConfig>
}
 8003646:	4628      	mov	r0, r5
 8003648:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800364c:	20000464 	.word	0x20000464
 8003650:	20000460 	.word	0x20000460
 8003654:	2000045c 	.word	0x2000045c
 8003658:	40012c00 	.word	0x40012c00
 800365c:	20000450 	.word	0x20000450
 8003660:	20000788 	.word	0x20000788
 8003664:	20000458 	.word	0x20000458
 8003668:	20000810 	.word	0x20000810

0800366c <MMC_disk_write>:
  SD_WriteMultiBlocks((BYTE *)buff, sector << 9, 512, 1);
 800366c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003670:	2301      	movs	r3, #1
{
 8003672:	b513      	push	{r0, r1, r4, lr}
  SD_WriteMultiBlocks((BYTE *)buff, sector << 9, 512, 1);
 8003674:	e88d 000c 	stmia.w	sp, {r2, r3}
 8003678:	024a      	lsls	r2, r1, #9
 800367a:	2300      	movs	r3, #0
 800367c:	f7ff ff5c 	bl	8003538 <SD_WriteMultiBlocks>
  status = SD_WaitWriteOperation();
 8003680:	f7ff fdec 	bl	800325c <SD_WaitWriteOperation>
 8003684:	4604      	mov	r4, r0
  while(SD_GetStatus() != SD_TRANSFER_OK);     
 8003686:	f7ff f9f5 	bl	8002a74 <SD_GetStatus>
 800368a:	2800      	cmp	r0, #0
 800368c:	d1fb      	bne.n	8003686 <MMC_disk_write+0x1a>
  if (status == SD_OK) {
 800368e:	1c20      	adds	r0, r4, #0
 8003690:	bf18      	it	ne
 8003692:	2001      	movne	r0, #1
}
 8003694:	4240      	negs	r0, r0
 8003696:	b002      	add	sp, #8
 8003698:	bd10      	pop	{r4, pc}
	...

0800369c <SD_LowLevel_DMA_RxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)
{
 800369c:	b570      	push	{r4, r5, r6, lr}
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 800369e:	4c22      	ldr	r4, [pc, #136]	; (8003728 <SD_LowLevel_DMA_RxConfig+0x8c>)
{
 80036a0:	b090      	sub	sp, #64	; 0x40
 80036a2:	4606      	mov	r6, r0
 80036a4:	460d      	mov	r5, r1
  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 80036a6:	4620      	mov	r0, r4
 80036a8:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 80036ac:	f7fc ffa4 	bl	80005f8 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 80036b0:	2100      	movs	r1, #0
 80036b2:	4620      	mov	r0, r4
 80036b4:	f7fc ff56 	bl	8000564 <DMA_Cmd>

  /* DMA2 Stream3 or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 80036b8:	4620      	mov	r0, r4
 80036ba:	f7fc fea1 	bl	8000400 <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 80036be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80036c2:	9301      	str	r3, [sp, #4]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 80036c4:	4b19      	ldr	r3, [pc, #100]	; (800372c <SD_LowLevel_DMA_RxConfig+0x90>)
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferDST;
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80036c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 80036ca:	9302      	str	r3, [sp, #8]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 80036cc:	2300      	movs	r3, #0
 80036ce:	9304      	str	r3, [sp, #16]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80036d0:	9306      	str	r3, [sp, #24]
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 80036d2:	930a      	str	r3, [sp, #40]	; 0x28
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 80036d4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80036d8:	930b      	str	r3, [sp, #44]	; 0x2c
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 80036da:	2304      	movs	r3, #4
 80036dc:	930c      	str	r3, [sp, #48]	; 0x30
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 80036de:	2303      	movs	r3, #3
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80036e0:	9207      	str	r2, [sp, #28]
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 80036e2:	930d      	str	r3, [sp, #52]	; 0x34
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 80036e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 80036e8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 80036ec:	9208      	str	r2, [sp, #32]
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 80036ee:	930e      	str	r3, [sp, #56]	; 0x38
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 80036f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 80036f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 80036f8:	a901      	add	r1, sp, #4
 80036fa:	4620      	mov	r0, r4
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 80036fc:	930f      	str	r3, [sp, #60]	; 0x3c
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 80036fe:	9209      	str	r2, [sp, #36]	; 0x24
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferDST;
 8003700:	9603      	str	r6, [sp, #12]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 8003702:	9505      	str	r5, [sp, #20]
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8003704:	f7fc ff04 	bl	8000510 <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8003708:	2201      	movs	r2, #1
 800370a:	4620      	mov	r0, r4
 800370c:	2110      	movs	r1, #16
 800370e:	f7fc ff3b 	bl	8000588 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 8003712:	4620      	mov	r0, r4
 8003714:	2120      	movs	r1, #32
 8003716:	f7fc ff2e 	bl	8000576 <DMA_FlowControllerConfig>

  /* DMA2 Stream3 or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 800371a:	2101      	movs	r1, #1
 800371c:	4620      	mov	r0, r4
 800371e:	f7fc ff21 	bl	8000564 <DMA_Cmd>
}
 8003722:	b010      	add	sp, #64	; 0x40
 8003724:	bd70      	pop	{r4, r5, r6, pc}
 8003726:	bf00      	nop
 8003728:	40026458 	.word	0x40026458
 800372c:	40012c80 	.word	0x40012c80

08003730 <SD_ReadMultiBlocks>:
{
 8003730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003734:	4616      	mov	r6, r2
  TransferError = SD_OK;
 8003736:	2200      	movs	r2, #0
  StopCondition = 1;
 8003738:	2401      	movs	r4, #1
{
 800373a:	4681      	mov	r9, r0
 800373c:	461f      	mov	r7, r3
  TransferError = SD_OK;
 800373e:	4b2e      	ldr	r3, [pc, #184]	; (80037f8 <SD_ReadMultiBlocks+0xc8>)
{
 8003740:	f8bd 5020 	ldrh.w	r5, [sp, #32]
  TransferError = SD_OK;
 8003744:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 8003746:	4b2d      	ldr	r3, [pc, #180]	; (80037fc <SD_ReadMultiBlocks+0xcc>)
{
 8003748:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  TransferEnd = 0;
 800374c:	601a      	str	r2, [r3, #0]
  StopCondition = 1;
 800374e:	4b2c      	ldr	r3, [pc, #176]	; (8003800 <SD_ReadMultiBlocks+0xd0>)
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003750:	4621      	mov	r1, r4
  StopCondition = 1;
 8003752:	601c      	str	r4, [r3, #0]
  SDIO->DCTRL = 0x0;
 8003754:	4b2b      	ldr	r3, [pc, #172]	; (8003804 <SD_ReadMultiBlocks+0xd4>)
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003756:	f240 302a 	movw	r0, #810	; 0x32a
  SDIO->DCTRL = 0x0;
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 800375c:	f7fd f9ea 	bl	8000b34 <SDIO_ITConfig>
  SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, (NumberOfBlocks * BlockSize));
 8003760:	fb08 f105 	mul.w	r1, r8, r5
 8003764:	4648      	mov	r0, r9
 8003766:	f7ff ff99 	bl	800369c <SD_LowLevel_DMA_RxConfig>
  SDIO_DMACmd(ENABLE);
 800376a:	4620      	mov	r0, r4
 800376c:	f7fd f9dc 	bl	8000b28 <SDIO_DMACmd>
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003770:	4b25      	ldr	r3, [pc, #148]	; (8003808 <SD_ReadMultiBlocks+0xd8>)
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003772:	f04f 0a10 	mov.w	sl, #16
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003776:	681b      	ldr	r3, [r3, #0]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003778:	f04f 0940 	mov.w	r9, #64	; 0x40
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 800377c:	2b02      	cmp	r3, #2
    ReadAddr /= 512;
 800377e:	bf02      	ittt	eq
 8003780:	0a76      	lsreq	r6, r6, #9
 8003782:	ea46 56c7 	orreq.w	r6, r6, r7, lsl #23
    BlockSize = 512;
 8003786:	f44f 7500 	moveq.w	r5, #512	; 0x200
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800378a:	2300      	movs	r3, #0
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800378c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8003790:	4c1e      	ldr	r4, [pc, #120]	; (800380c <SD_ReadMultiBlocks+0xdc>)
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003792:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003794:	f8c4 a004 	str.w	sl, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003798:	60e3      	str	r3, [r4, #12]
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 800379a:	6025      	str	r5, [r4, #0]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800379c:	f8c4 9008 	str.w	r9, [r4, #8]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80037a0:	6127      	str	r7, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80037a2:	f7fd f97d 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 80037a6:	4650      	mov	r0, sl
 80037a8:	f7fe ff84 	bl	80026b4 <CmdResp1Error>
  if (SD_OK != errorstatus)
 80037ac:	4682      	mov	sl, r0
 80037ae:	bb00      	cbnz	r0, 80037f2 <SD_ReadMultiBlocks+0xc2>
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 80037b0:	f04f 33ff 	mov.w	r3, #4294967295
 80037b4:	4816      	ldr	r0, [pc, #88]	; (8003810 <SD_ReadMultiBlocks+0xe0>)
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 80037b6:	fb05 f508 	mul.w	r5, r5, r8
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 80037ba:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 80037bc:	2390      	movs	r3, #144	; 0x90
 80037be:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 80037c0:	2302      	movs	r3, #2
 80037c2:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 80037c4:	2301      	movs	r3, #1
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 80037c6:	6045      	str	r5, [r0, #4]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_MULT_BLOCK;
 80037c8:	2512      	movs	r5, #18
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 80037ca:	f8c0 a010 	str.w	sl, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 80037ce:	6143      	str	r3, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 80037d0:	f7fd f98e 	bl	8000af0 <SDIO_DataConfig>
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80037d4:	4620      	mov	r0, r4
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)ReadAddr;
 80037d6:	6026      	str	r6, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_MULT_BLOCK;
 80037d8:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80037da:	f8c4 9008 	str.w	r9, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80037de:	f8c4 a00c 	str.w	sl, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80037e2:	6127      	str	r7, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80037e4:	f7fd f95c 	bl	8000aa0 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);
 80037e8:	4628      	mov	r0, r5
}
 80037ea:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);
 80037ee:	f7fe bf61 	b.w	80026b4 <CmdResp1Error>
}
 80037f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037f6:	bf00      	nop
 80037f8:	20000464 	.word	0x20000464
 80037fc:	20000460 	.word	0x20000460
 8003800:	2000045c 	.word	0x2000045c
 8003804:	40012c00 	.word	0x40012c00
 8003808:	20000450 	.word	0x20000450
 800380c:	20000788 	.word	0x20000788
 8003810:	20000810 	.word	0x20000810

08003814 <MMC_disk_read>:
  SD_ReadMultiBlocks(buff, sector << 9, 512, 1);
 8003814:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003818:	2301      	movs	r3, #1
{
 800381a:	b513      	push	{r0, r1, r4, lr}
  SD_ReadMultiBlocks(buff, sector << 9, 512, 1);
 800381c:	e88d 000c 	stmia.w	sp, {r2, r3}
 8003820:	024a      	lsls	r2, r1, #9
 8003822:	2300      	movs	r3, #0
 8003824:	f7ff ff84 	bl	8003730 <SD_ReadMultiBlocks>
  status =  SD_WaitReadOperation();
 8003828:	f7ff fcd8 	bl	80031dc <SD_WaitReadOperation>
 800382c:	4604      	mov	r4, r0
  while(SD_GetStatus() != SD_TRANSFER_OK);
 800382e:	f7ff f921 	bl	8002a74 <SD_GetStatus>
 8003832:	2800      	cmp	r0, #0
 8003834:	d1fb      	bne.n	800382e <MMC_disk_read+0x1a>
  if (status == SD_OK) {
 8003836:	1c20      	adds	r0, r4, #0
 8003838:	bf18      	it	ne
 800383a:	2001      	movne	r0, #1
}
 800383c:	4240      	negs	r0, r0
 800383e:	b002      	add	sp, #8
 8003840:	bd10      	pop	{r4, pc}

08003842 <SDIO_IRQHandler>:
// Interrupt-Funktionen
//--------------------------------------------------------------
void SDIO_IRQHandler(void)
{
  /* Process All SDIO Interrupt Sources */
  SD_ProcessIRQSrc();
 8003842:	f7ff bd4b 	b.w	80032dc <SD_ProcessIRQSrc>

08003846 <DMA2_Stream3_IRQHandler>:


void SD_SDIO_DMA_IRQHANDLER(void)
{
  /* Process DMA2 Stream3 or DMA2 Stream6 Interrupt Sources */
  SD_ProcessDMAIRQ();
 8003846:	f7ff bd95 	b.w	8003374 <SD_ProcessDMAIRQ>

0800384a <UB_USBDisk_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die USB-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_USBDisk_Init(void)
{
 800384a:	4770      	bx	lr

0800384c <USB_disk_initialize>:
 800384c:	f04f 30ff 	mov.w	r0, #4294967295
 8003850:	4770      	bx	lr

08003852 <USB_disk_status>:
int USB_disk_status(void)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8003852:	f04f 30ff 	mov.w	r0, #4294967295
 8003856:	4770      	bx	lr

08003858 <USB_disk_read>:
 8003858:	f04f 30ff 	mov.w	r0, #4294967295
 800385c:	4770      	bx	lr

0800385e <USB_disk_write>:
int USB_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
  int ret_wert=-1;

  return(ret_wert);
}
 800385e:	f04f 30ff 	mov.w	r0, #4294967295
 8003862:	4770      	bx	lr

08003864 <USB_disk_ioctl>:
int USB_disk_ioctl(BYTE cmd, void *buff)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8003864:	f04f 30ff 	mov.w	r0, #4294967295
 8003868:	4770      	bx	lr
	...

0800386c <i2c_init_tmp>:
void P_I2C_timeout(I2C_TypeDef* I2Cx);

static uint8_t ret_wert[4] = {0};

void i2c_init_tmp(I2C_TypeDef* I2Cx)
{
 800386c:	b5f0      	push	{r4, r5, r6, r7, lr}
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800386e:	2101      	movs	r1, #1
{
 8003870:	b087      	sub	sp, #28
 8003872:	4604      	mov	r4, r0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_I2C1);
 8003874:	4f24      	ldr	r7, [pc, #144]	; (8003908 <i2c_init_tmp+0x9c>)
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8003876:	2002      	movs	r0, #2
 8003878:	f7fd f880 	bl	800097c <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 800387c:	2101      	movs	r1, #1
 800387e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003882:	f7fd f887 	bl	8000994 <RCC_APB1PeriphClockCmd>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_I2C1);
 8003886:	4638      	mov	r0, r7
 8003888:	2204      	movs	r2, #4
 800388a:	2106      	movs	r1, #6
 800388c:	f7fc ff0e 	bl	80006ac <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_I2C1);
 8003890:	2204      	movs	r2, #4
 8003892:	4638      	mov	r0, r7
 8003894:	2107      	movs	r1, #7
 8003896:	f7fc ff09 	bl	80006ac <GPIO_PinAFConfig>

	GPIO_InitTypeDef  GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800389a:	2302      	movs	r3, #2
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 800389c:	2501      	movs	r5, #1
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800389e:	2600      	movs	r6, #0
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80038a0:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80038a4:	23c0      	movs	r3, #192	; 0xc0
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a6:	4669      	mov	r1, sp
 80038a8:	4638      	mov	r0, r7
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80038aa:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 80038ac:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80038b0:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80038b4:	f88d 6005 	strb.w	r6, [sp, #5]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b8:	f7fc fea0 	bl	80005fc <GPIO_Init>


	I2C_DeInit(I2Cx);
 80038bc:	4620      	mov	r0, r4
 80038be:	f7fc ff07 	bl	80006d0 <I2C_DeInit>
	I2C_InitTypeDef I2CInitStruct;
	I2CInitStruct.I2C_Ack = I2C_Ack_Enable;
 80038c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038c6:	f8ad 3012 	strh.w	r3, [sp, #18]
	I2CInitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80038ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038ce:	f8ad 3014 	strh.w	r3, [sp, #20]
	I2CInitStruct.I2C_ClockSpeed = 20000;
 80038d2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80038d6:	9302      	str	r3, [sp, #8]
	I2CInitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
 80038d8:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 80038dc:	f8ad 300e 	strh.w	r3, [sp, #14]
	I2CInitStruct.I2C_Mode = I2C_Mode_I2C;
	I2CInitStruct.I2C_OwnAddress1 = 0x88;
 80038e0:	2388      	movs	r3, #136	; 0x88
	I2C_Init(I2Cx, &I2CInitStruct);
 80038e2:	a902      	add	r1, sp, #8
 80038e4:	4620      	mov	r0, r4
	I2CInitStruct.I2C_OwnAddress1 = 0x88;
 80038e6:	f8ad 3010 	strh.w	r3, [sp, #16]
	I2CInitStruct.I2C_Mode = I2C_Mode_I2C;
 80038ea:	f8ad 600c 	strh.w	r6, [sp, #12]
	I2C_Init(I2Cx, &I2CInitStruct);
 80038ee:	f7fc ff1f 	bl	8000730 <I2C_Init>

	I2C_Cmd(I2Cx, ENABLE);
 80038f2:	4629      	mov	r1, r5
 80038f4:	4620      	mov	r0, r4
 80038f6:	f7fc ff83 	bl	8000800 <I2C_Cmd>

	I2C_AcknowledgeConfig(I2Cx, ENABLE);
 80038fa:	4629      	mov	r1, r5
 80038fc:	4620      	mov	r0, r4
 80038fe:	f7fc ffac 	bl	800085a <I2C_AcknowledgeConfig>
}
 8003902:	b007      	add	sp, #28
 8003904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003906:	bf00      	nop
 8003908:	40020400 	.word	0x40020400

0800390c <P_I2C_timeout>:
// interne Funktion
// wird bei einem Timeout aufgerufen
// Stop, Reset und reinit der I2C-Schnittstelle
//--------------------------------------------------------------
void P_I2C_timeout(I2C_TypeDef* I2Cx)
{
 800390c:	b510      	push	{r4, lr}
 800390e:	4604      	mov	r4, r0
    // Stop und Reset
    I2C_GenerateSTOP(I2Cx, ENABLE);
 8003910:	2101      	movs	r1, #1
 8003912:	f7fc ff8d 	bl	8000830 <I2C_GenerateSTOP>
    //for (uint16_t i = 0; i < 0x2000; i++);

    // I2C deinit
    //I2C_DeInit(I2Cx);
    // I2C init
    i2c_init_tmp(I2Cx);
 8003916:	4620      	mov	r0, r4
}
 8003918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    i2c_init_tmp(I2Cx);
 800391c:	f7ff bfa6 	b.w	800386c <i2c_init_tmp>

08003920 <UB_I2C_Read>:
{
 8003920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003922:	460e      	mov	r6, r1
    I2C_GenerateSTART(I2Cx, ENABLE);
 8003924:	2101      	movs	r1, #1
{
 8003926:	4604      	mov	r4, r0
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003928:	f240 5501 	movw	r5, #1281	; 0x501
    I2C_GenerateSTART(I2Cx, ENABLE);
 800392c:	f7fc ff74 	bl	8000818 <I2C_GenerateSTART>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003930:	4f25      	ldr	r7, [pc, #148]	; (80039c8 <UB_I2C_Read+0xa8>)
 8003932:	4639      	mov	r1, r7
 8003934:	4620      	mov	r0, r4
 8003936:	f7fc ffa1 	bl	800087c <I2C_GetFlagStatus>
 800393a:	b3a0      	cbz	r0, 80039a6 <UB_I2C_Read+0x86>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 800393c:	4631      	mov	r1, r6
 800393e:	2201      	movs	r2, #1
 8003940:	4620      	mov	r0, r4
 8003942:	f7fc ff81 	bl	8000848 <I2C_Send7bitAddress>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8003946:	f240 5501 	movw	r5, #1281	; 0x501
 800394a:	4e20      	ldr	r6, [pc, #128]	; (80039cc <UB_I2C_Read+0xac>)
 800394c:	4631      	mov	r1, r6
 800394e:	4620      	mov	r0, r4
 8003950:	f7fc ff94 	bl	800087c <I2C_GetFlagStatus>
 8003954:	b370      	cbz	r0, 80039b4 <UB_I2C_Read+0x94>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003956:	f240 5501 	movw	r5, #1281	; 0x501
    I2Cx->SR2;
 800395a:	8b23      	ldrh	r3, [r4, #24]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 800395c:	4e1c      	ldr	r6, [pc, #112]	; (80039d0 <UB_I2C_Read+0xb0>)
 800395e:	4631      	mov	r1, r6
 8003960:	4620      	mov	r0, r4
 8003962:	f7fc ff8b 	bl	800087c <I2C_GetFlagStatus>
 8003966:	b340      	cbz	r0, 80039ba <UB_I2C_Read+0x9a>
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003968:	4620      	mov	r0, r4
 800396a:	f7fc ff84 	bl	8000876 <I2C_ReceiveData>
 800396e:	4d19      	ldr	r5, [pc, #100]	; (80039d4 <UB_I2C_Read+0xb4>)
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8003970:	2100      	movs	r1, #0
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003972:	7028      	strb	r0, [r5, #0]
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8003974:	4620      	mov	r0, r4
 8003976:	f7fc ff70 	bl	800085a <I2C_AcknowledgeConfig>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 800397a:	f240 5601 	movw	r6, #1281	; 0x501
 800397e:	4f14      	ldr	r7, [pc, #80]	; (80039d0 <UB_I2C_Read+0xb0>)
 8003980:	4639      	mov	r1, r7
 8003982:	4620      	mov	r0, r4
 8003984:	f7fc ff7a 	bl	800087c <I2C_GetFlagStatus>
 8003988:	b1d0      	cbz	r0, 80039c0 <UB_I2C_Read+0xa0>
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800398a:	2101      	movs	r1, #1
 800398c:	4620      	mov	r0, r4
 800398e:	f7fc ff4f 	bl	8000830 <I2C_GenerateSTOP>
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8003992:	4620      	mov	r0, r4
 8003994:	f7fc ff6f 	bl	8000876 <I2C_ReceiveData>
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003998:	2101      	movs	r1, #1
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 800399a:	7068      	strb	r0, [r5, #1]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 800399c:	4620      	mov	r0, r4
 800399e:	f7fc ff5c 	bl	800085a <I2C_AcknowledgeConfig>
    return(ret_wert);
 80039a2:	480c      	ldr	r0, [pc, #48]	; (80039d4 <UB_I2C_Read+0xb4>)
}
 80039a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(timeout!=0)
 80039a6:	3d01      	subs	r5, #1
 80039a8:	d1c3      	bne.n	8003932 <UB_I2C_Read+0x12>
            P_I2C_timeout(I2Cx);
 80039aa:	4620      	mov	r0, r4
 80039ac:	f7ff ffae 	bl	800390c <P_I2C_timeout>
            return(0);
 80039b0:	2000      	movs	r0, #0
 80039b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(timeout!=0)
 80039b4:	3d01      	subs	r5, #1
 80039b6:	d1c9      	bne.n	800394c <UB_I2C_Read+0x2c>
 80039b8:	e7f7      	b.n	80039aa <UB_I2C_Read+0x8a>
        if(timeout!=0)
 80039ba:	3d01      	subs	r5, #1
 80039bc:	d1cf      	bne.n	800395e <UB_I2C_Read+0x3e>
 80039be:	e7f4      	b.n	80039aa <UB_I2C_Read+0x8a>
        if(timeout!=0)
 80039c0:	3e01      	subs	r6, #1
 80039c2:	d1dd      	bne.n	8003980 <UB_I2C_Read+0x60>
 80039c4:	e7f1      	b.n	80039aa <UB_I2C_Read+0x8a>
 80039c6:	bf00      	nop
 80039c8:	10000001 	.word	0x10000001
 80039cc:	10000002 	.word	0x10000002
 80039d0:	10000040 	.word	0x10000040
 80039d4:	20000465 	.word	0x20000465

080039d8 <UB_I2C_ReadWord>:
{
 80039d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039dc:	460e      	mov	r6, r1
    I2C_GenerateSTART(I2Cx, ENABLE);
 80039de:	2101      	movs	r1, #1
{
 80039e0:	4604      	mov	r4, r0
 80039e2:	4617      	mov	r7, r2
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 80039e4:	f240 5501 	movw	r5, #1281	; 0x501
    I2C_GenerateSTART(I2Cx, ENABLE);
 80039e8:	f7fc ff16 	bl	8000818 <I2C_GenerateSTART>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 80039ec:	f8df 8118 	ldr.w	r8, [pc, #280]	; 8003b08 <UB_I2C_ReadWord+0x130>
 80039f0:	4641      	mov	r1, r8
 80039f2:	4620      	mov	r0, r4
 80039f4:	f7fc ff42 	bl	800087c <I2C_GetFlagStatus>
 80039f8:	2800      	cmp	r0, #0
 80039fa:	d068      	beq.n	8003ace <UB_I2C_ReadWord+0xf6>
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 80039fc:	2100      	movs	r1, #0
 80039fe:	4620      	mov	r0, r4
 8003a00:	f7fc ff2b 	bl	800085a <I2C_AcknowledgeConfig>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);
 8003a04:	2200      	movs	r2, #0
 8003a06:	4631      	mov	r1, r6
 8003a08:	4620      	mov	r0, r4
 8003a0a:	f7fc ff1d 	bl	8000848 <I2C_Send7bitAddress>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8003a0e:	f240 5501 	movw	r5, #1281	; 0x501
 8003a12:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8003b0c <UB_I2C_ReadWord+0x134>
 8003a16:	4641      	mov	r1, r8
 8003a18:	4620      	mov	r0, r4
 8003a1a:	f7fc ff2f 	bl	800087c <I2C_GetFlagStatus>
 8003a1e:	2800      	cmp	r0, #0
 8003a20:	d05d      	beq.n	8003ade <UB_I2C_ReadWord+0x106>
    I2C_SendData(I2Cx, adr);
 8003a22:	4639      	mov	r1, r7
 8003a24:	4620      	mov	r0, r4
    I2Cx->SR2;
 8003a26:	8b23      	ldrh	r3, [r4, #24]
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 8003a28:	f240 5501 	movw	r5, #1281	; 0x501
    I2C_SendData(I2Cx, adr);
 8003a2c:	f7fc ff21 	bl	8000872 <I2C_SendData>
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 8003a30:	4f34      	ldr	r7, [pc, #208]	; (8003b04 <UB_I2C_ReadWord+0x12c>)
 8003a32:	4639      	mov	r1, r7
 8003a34:	4620      	mov	r0, r4
 8003a36:	f7fc ff21 	bl	800087c <I2C_GetFlagStatus>
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	d052      	beq.n	8003ae4 <UB_I2C_ReadWord+0x10c>
    I2C_GenerateSTART(I2Cx, ENABLE);
 8003a3e:	2101      	movs	r1, #1
 8003a40:	4620      	mov	r0, r4
 8003a42:	f7fc fee9 	bl	8000818 <I2C_GenerateSTART>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003a46:	f240 5501 	movw	r5, #1281	; 0x501
 8003a4a:	4f2f      	ldr	r7, [pc, #188]	; (8003b08 <UB_I2C_ReadWord+0x130>)
 8003a4c:	4639      	mov	r1, r7
 8003a4e:	4620      	mov	r0, r4
 8003a50:	f7fc ff14 	bl	800087c <I2C_GetFlagStatus>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	d048      	beq.n	8003aea <UB_I2C_ReadWord+0x112>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 8003a58:	4631      	mov	r1, r6
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	4620      	mov	r0, r4
 8003a5e:	f7fc fef3 	bl	8000848 <I2C_Send7bitAddress>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8003a62:	f240 5501 	movw	r5, #1281	; 0x501
 8003a66:	4e29      	ldr	r6, [pc, #164]	; (8003b0c <UB_I2C_ReadWord+0x134>)
 8003a68:	4631      	mov	r1, r6
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f7fc ff06 	bl	800087c <I2C_GetFlagStatus>
 8003a70:	2800      	cmp	r0, #0
 8003a72:	d03d      	beq.n	8003af0 <UB_I2C_ReadWord+0x118>
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003a74:	2101      	movs	r1, #1
 8003a76:	4620      	mov	r0, r4
    I2Cx->SR2;
 8003a78:	8b23      	ldrh	r3, [r4, #24]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003a7a:	f240 5501 	movw	r5, #1281	; 0x501
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003a7e:	f7fc feec 	bl	800085a <I2C_AcknowledgeConfig>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003a82:	4e23      	ldr	r6, [pc, #140]	; (8003b10 <UB_I2C_ReadWord+0x138>)
 8003a84:	4631      	mov	r1, r6
 8003a86:	4620      	mov	r0, r4
 8003a88:	f7fc fef8 	bl	800087c <I2C_GetFlagStatus>
 8003a8c:	b398      	cbz	r0, 8003af6 <UB_I2C_ReadWord+0x11e>
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003a8e:	4620      	mov	r0, r4
 8003a90:	f7fc fef1 	bl	8000876 <I2C_ReceiveData>
 8003a94:	4d1f      	ldr	r5, [pc, #124]	; (8003b14 <UB_I2C_ReadWord+0x13c>)
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8003a96:	2100      	movs	r1, #0
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003a98:	7028      	strb	r0, [r5, #0]
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f7fc fedd 	bl	800085a <I2C_AcknowledgeConfig>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003aa0:	f240 5601 	movw	r6, #1281	; 0x501
 8003aa4:	4f1a      	ldr	r7, [pc, #104]	; (8003b10 <UB_I2C_ReadWord+0x138>)
 8003aa6:	4639      	mov	r1, r7
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f7fc fee7 	bl	800087c <I2C_GetFlagStatus>
 8003aae:	b328      	cbz	r0, 8003afc <UB_I2C_ReadWord+0x124>
    I2C_GenerateSTOP(I2Cx, ENABLE);
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	f7fc febc 	bl	8000830 <I2C_GenerateSTOP>
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8003ab8:	4620      	mov	r0, r4
 8003aba:	f7fc fedc 	bl	8000876 <I2C_ReceiveData>
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003abe:	2101      	movs	r1, #1
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8003ac0:	7068      	strb	r0, [r5, #1]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003ac2:	4620      	mov	r0, r4
 8003ac4:	f7fc fec9 	bl	800085a <I2C_AcknowledgeConfig>
    return(ret_wert);
 8003ac8:	4812      	ldr	r0, [pc, #72]	; (8003b14 <UB_I2C_ReadWord+0x13c>)
}
 8003aca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(timeout!=0)
 8003ace:	3d01      	subs	r5, #1
 8003ad0:	d18e      	bne.n	80039f0 <UB_I2C_ReadWord+0x18>
            P_I2C_timeout(I2Cx);
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f7ff ff1a 	bl	800390c <P_I2C_timeout>
            return(0);
 8003ad8:	2000      	movs	r0, #0
 8003ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(timeout!=0)
 8003ade:	3d01      	subs	r5, #1
 8003ae0:	d199      	bne.n	8003a16 <UB_I2C_ReadWord+0x3e>
 8003ae2:	e7f6      	b.n	8003ad2 <UB_I2C_ReadWord+0xfa>
        if(timeout!=0)
 8003ae4:	3d01      	subs	r5, #1
 8003ae6:	d1a4      	bne.n	8003a32 <UB_I2C_ReadWord+0x5a>
 8003ae8:	e7f3      	b.n	8003ad2 <UB_I2C_ReadWord+0xfa>
        if(timeout!=0)
 8003aea:	3d01      	subs	r5, #1
 8003aec:	d1ae      	bne.n	8003a4c <UB_I2C_ReadWord+0x74>
 8003aee:	e7f0      	b.n	8003ad2 <UB_I2C_ReadWord+0xfa>
        if(timeout!=0)
 8003af0:	3d01      	subs	r5, #1
 8003af2:	d1b9      	bne.n	8003a68 <UB_I2C_ReadWord+0x90>
 8003af4:	e7ed      	b.n	8003ad2 <UB_I2C_ReadWord+0xfa>
        if(timeout!=0)
 8003af6:	3d01      	subs	r5, #1
 8003af8:	d1c4      	bne.n	8003a84 <UB_I2C_ReadWord+0xac>
 8003afa:	e7ea      	b.n	8003ad2 <UB_I2C_ReadWord+0xfa>
        if(timeout!=0)
 8003afc:	3e01      	subs	r6, #1
 8003afe:	d1d2      	bne.n	8003aa6 <UB_I2C_ReadWord+0xce>
 8003b00:	e7e7      	b.n	8003ad2 <UB_I2C_ReadWord+0xfa>
 8003b02:	bf00      	nop
 8003b04:	10000004 	.word	0x10000004
 8003b08:	10000001 	.word	0x10000001
 8003b0c:	10000002 	.word	0x10000002
 8003b10:	10000040 	.word	0x10000040
 8003b14:	20000465 	.word	0x20000465

08003b18 <UB_I2C_Read24b>:
{
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	460e      	mov	r6, r1
    I2C_GenerateSTART(I2Cx, ENABLE);
 8003b1c:	2101      	movs	r1, #1
{
 8003b1e:	4604      	mov	r4, r0
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003b20:	f240 5501 	movw	r5, #1281	; 0x501
    I2C_GenerateSTART(I2Cx, ENABLE);
 8003b24:	f7fc fe78 	bl	8000818 <I2C_GenerateSTART>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003b28:	4f2d      	ldr	r7, [pc, #180]	; (8003be0 <UB_I2C_Read24b+0xc8>)
 8003b2a:	4639      	mov	r1, r7
 8003b2c:	4620      	mov	r0, r4
 8003b2e:	f7fc fea5 	bl	800087c <I2C_GetFlagStatus>
 8003b32:	2800      	cmp	r0, #0
 8003b34:	d041      	beq.n	8003bba <UB_I2C_Read24b+0xa2>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 8003b36:	4631      	mov	r1, r6
 8003b38:	2201      	movs	r2, #1
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	f7fc fe84 	bl	8000848 <I2C_Send7bitAddress>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8003b40:	f240 5501 	movw	r5, #1281	; 0x501
 8003b44:	4e27      	ldr	r6, [pc, #156]	; (8003be4 <UB_I2C_Read24b+0xcc>)
 8003b46:	4631      	mov	r1, r6
 8003b48:	4620      	mov	r0, r4
 8003b4a:	f7fc fe97 	bl	800087c <I2C_GetFlagStatus>
 8003b4e:	2800      	cmp	r0, #0
 8003b50:	d03a      	beq.n	8003bc8 <UB_I2C_Read24b+0xb0>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003b52:	f240 5501 	movw	r5, #1281	; 0x501
    I2Cx->SR2;
 8003b56:	8b23      	ldrh	r3, [r4, #24]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003b58:	4e23      	ldr	r6, [pc, #140]	; (8003be8 <UB_I2C_Read24b+0xd0>)
 8003b5a:	4631      	mov	r1, r6
 8003b5c:	4620      	mov	r0, r4
 8003b5e:	f7fc fe8d 	bl	800087c <I2C_GetFlagStatus>
 8003b62:	b3a0      	cbz	r0, 8003bce <UB_I2C_Read24b+0xb6>
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003b64:	4620      	mov	r0, r4
 8003b66:	f7fc fe86 	bl	8000876 <I2C_ReceiveData>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003b6a:	f240 5601 	movw	r6, #1281	; 0x501
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003b6e:	4d1f      	ldr	r5, [pc, #124]	; (8003bec <UB_I2C_Read24b+0xd4>)
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003b70:	4f1d      	ldr	r7, [pc, #116]	; (8003be8 <UB_I2C_Read24b+0xd0>)
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 8003b72:	7028      	strb	r0, [r5, #0]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003b74:	4639      	mov	r1, r7
 8003b76:	4620      	mov	r0, r4
 8003b78:	f7fc fe80 	bl	800087c <I2C_GetFlagStatus>
 8003b7c:	b350      	cbz	r0, 8003bd4 <UB_I2C_Read24b+0xbc>
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8003b7e:	4620      	mov	r0, r4
 8003b80:	f7fc fe79 	bl	8000876 <I2C_ReceiveData>
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8003b84:	2100      	movs	r1, #0
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8003b86:	7068      	strb	r0, [r5, #1]
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8003b88:	4620      	mov	r0, r4
 8003b8a:	f7fc fe66 	bl	800085a <I2C_AcknowledgeConfig>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8003b8e:	f240 5601 	movw	r6, #1281	; 0x501
 8003b92:	4f15      	ldr	r7, [pc, #84]	; (8003be8 <UB_I2C_Read24b+0xd0>)
 8003b94:	4639      	mov	r1, r7
 8003b96:	4620      	mov	r0, r4
 8003b98:	f7fc fe70 	bl	800087c <I2C_GetFlagStatus>
 8003b9c:	b1e8      	cbz	r0, 8003bda <UB_I2C_Read24b+0xc2>
    I2C_GenerateSTOP(I2Cx, ENABLE);
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	4620      	mov	r0, r4
 8003ba2:	f7fc fe45 	bl	8000830 <I2C_GenerateSTOP>
    ret_wert[2] = I2C_ReceiveData(I2Cx);
 8003ba6:	4620      	mov	r0, r4
 8003ba8:	f7fc fe65 	bl	8000876 <I2C_ReceiveData>
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003bac:	2101      	movs	r1, #1
    ret_wert[2] = I2C_ReceiveData(I2Cx);
 8003bae:	70a8      	strb	r0, [r5, #2]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8003bb0:	4620      	mov	r0, r4
 8003bb2:	f7fc fe52 	bl	800085a <I2C_AcknowledgeConfig>
    return(ret_wert);
 8003bb6:	480d      	ldr	r0, [pc, #52]	; (8003bec <UB_I2C_Read24b+0xd4>)
}
 8003bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(timeout!=0)
 8003bba:	3d01      	subs	r5, #1
 8003bbc:	d1b5      	bne.n	8003b2a <UB_I2C_Read24b+0x12>
            P_I2C_timeout(I2Cx);
 8003bbe:	4620      	mov	r0, r4
 8003bc0:	f7ff fea4 	bl	800390c <P_I2C_timeout>
            return(0);
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(timeout!=0)
 8003bc8:	3d01      	subs	r5, #1
 8003bca:	d1bc      	bne.n	8003b46 <UB_I2C_Read24b+0x2e>
 8003bcc:	e7f7      	b.n	8003bbe <UB_I2C_Read24b+0xa6>
        if(timeout!=0)
 8003bce:	3d01      	subs	r5, #1
 8003bd0:	d1c3      	bne.n	8003b5a <UB_I2C_Read24b+0x42>
 8003bd2:	e7f4      	b.n	8003bbe <UB_I2C_Read24b+0xa6>
        if(timeout!=0)
 8003bd4:	3e01      	subs	r6, #1
 8003bd6:	d1cd      	bne.n	8003b74 <UB_I2C_Read24b+0x5c>
 8003bd8:	e7f1      	b.n	8003bbe <UB_I2C_Read24b+0xa6>
        if(timeout!=0)
 8003bda:	3e01      	subs	r6, #1
 8003bdc:	d1da      	bne.n	8003b94 <UB_I2C_Read24b+0x7c>
 8003bde:	e7ee      	b.n	8003bbe <UB_I2C_Read24b+0xa6>
 8003be0:	10000001 	.word	0x10000001
 8003be4:	10000002 	.word	0x10000002
 8003be8:	10000040 	.word	0x10000040
 8003bec:	20000465 	.word	0x20000465

08003bf0 <UB_I2C_WriteCommand>:
{
 8003bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf4:	460f      	mov	r7, r1
    I2C_GenerateSTART(I2Cx, ENABLE);
 8003bf6:	2101      	movs	r1, #1
{
 8003bf8:	4604      	mov	r4, r0
 8003bfa:	4616      	mov	r6, r2
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003bfc:	f240 5501 	movw	r5, #1281	; 0x501
    I2C_GenerateSTART(I2Cx, ENABLE);
 8003c00:	f7fc fe0a 	bl	8000818 <I2C_GenerateSTART>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8003c04:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8003c9c <UB_I2C_WriteCommand+0xac>
 8003c08:	4641      	mov	r1, r8
 8003c0a:	4620      	mov	r0, r4
 8003c0c:	f7fc fe36 	bl	800087c <I2C_GetFlagStatus>
 8003c10:	b360      	cbz	r0, 8003c6c <UB_I2C_WriteCommand+0x7c>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);
 8003c12:	4639      	mov	r1, r7
 8003c14:	2200      	movs	r2, #0
 8003c16:	4620      	mov	r0, r4
 8003c18:	f7fc fe16 	bl	8000848 <I2C_Send7bitAddress>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8003c1c:	f240 5501 	movw	r5, #1281	; 0x501
 8003c20:	4f1b      	ldr	r7, [pc, #108]	; (8003c90 <UB_I2C_WriteCommand+0xa0>)
 8003c22:	4639      	mov	r1, r7
 8003c24:	4620      	mov	r0, r4
 8003c26:	f7fc fe29 	bl	800087c <I2C_GetFlagStatus>
 8003c2a:	b338      	cbz	r0, 8003c7c <UB_I2C_WriteCommand+0x8c>
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE))
 8003c2c:	f240 5501 	movw	r5, #1281	; 0x501
    I2Cx->SR2;
 8003c30:	8b23      	ldrh	r3, [r4, #24]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE))
 8003c32:	4f18      	ldr	r7, [pc, #96]	; (8003c94 <UB_I2C_WriteCommand+0xa4>)
 8003c34:	4639      	mov	r1, r7
 8003c36:	4620      	mov	r0, r4
 8003c38:	f7fc fe20 	bl	800087c <I2C_GetFlagStatus>
 8003c3c:	b308      	cbz	r0, 8003c82 <UB_I2C_WriteCommand+0x92>
    I2C_SendData(I2Cx, cmd);
 8003c3e:	4631      	mov	r1, r6
 8003c40:	4620      	mov	r0, r4
 8003c42:	f7fc fe16 	bl	8000872 <I2C_SendData>
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE)) || (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 8003c46:	f240 5501 	movw	r5, #1281	; 0x501
 8003c4a:	4f12      	ldr	r7, [pc, #72]	; (8003c94 <UB_I2C_WriteCommand+0xa4>)
 8003c4c:	4e12      	ldr	r6, [pc, #72]	; (8003c98 <UB_I2C_WriteCommand+0xa8>)
 8003c4e:	4639      	mov	r1, r7
 8003c50:	4620      	mov	r0, r4
 8003c52:	f7fc fe13 	bl	800087c <I2C_GetFlagStatus>
 8003c56:	b1b8      	cbz	r0, 8003c88 <UB_I2C_WriteCommand+0x98>
 8003c58:	4631      	mov	r1, r6
 8003c5a:	4620      	mov	r0, r4
 8003c5c:	f7fc fe0e 	bl	800087c <I2C_GetFlagStatus>
 8003c60:	b190      	cbz	r0, 8003c88 <UB_I2C_WriteCommand+0x98>
    I2C_GenerateSTOP(I2Cx, ENABLE);
 8003c62:	2101      	movs	r1, #1
 8003c64:	4620      	mov	r0, r4
 8003c66:	f7fc fde3 	bl	8000830 <I2C_GenerateSTOP>
    return(ret_wert);
 8003c6a:	e004      	b.n	8003c76 <UB_I2C_WriteCommand+0x86>
        if(timeout!=0)
 8003c6c:	3d01      	subs	r5, #1
 8003c6e:	d1cb      	bne.n	8003c08 <UB_I2C_WriteCommand+0x18>
            P_I2C_timeout(I2Cx);
 8003c70:	4620      	mov	r0, r4
 8003c72:	f7ff fe4b 	bl	800390c <P_I2C_timeout>
}
 8003c76:	2000      	movs	r0, #0
 8003c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(timeout!=0)
 8003c7c:	3d01      	subs	r5, #1
 8003c7e:	d1d0      	bne.n	8003c22 <UB_I2C_WriteCommand+0x32>
 8003c80:	e7f6      	b.n	8003c70 <UB_I2C_WriteCommand+0x80>
        if(timeout!=0)
 8003c82:	3d01      	subs	r5, #1
 8003c84:	d1d6      	bne.n	8003c34 <UB_I2C_WriteCommand+0x44>
 8003c86:	e7f3      	b.n	8003c70 <UB_I2C_WriteCommand+0x80>
        if(timeout!=0)
 8003c88:	3d01      	subs	r5, #1
 8003c8a:	d1e0      	bne.n	8003c4e <UB_I2C_WriteCommand+0x5e>
 8003c8c:	e7f0      	b.n	8003c70 <UB_I2C_WriteCommand+0x80>
 8003c8e:	bf00      	nop
 8003c90:	10000002 	.word	0x10000002
 8003c94:	10000080 	.word	0x10000080
 8003c98:	10000004 	.word	0x10000004
 8003c9c:	10000001 	.word	0x10000001

08003ca0 <SD_add_string.part.0>:
void RTC_Alarm_IRQHandler(void)
{
	while(1);
}

int SD_add_string(char* str)
 8003ca0:	b530      	push	{r4, r5, lr}
 8003ca2:	4605      	mov	r5, r0
 8003ca4:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
	int error = 1;
    FIL myFile;   // Filehandler
    if(UB_Fatfs_CheckMedia(MMC_0) == FATFS_OK)
    {
        // Media mounten
        if(UB_Fatfs_Mount(MMC_0) == FATFS_OK)
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f000 fcf5 	bl	8004698 <UB_Fatfs_Mount>
 8003cae:	b138      	cbz	r0, 8003cc0 <SD_add_string.part.0+0x20>
	int error = 1;
 8003cb0:	2401      	movs	r4, #1

                UB_Fatfs_CloseFile(&myFile);
                error = 0;
            }
        }
        UB_Fatfs_UnMount(MMC_0);
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	f000 fd0a 	bl	80046cc <UB_Fatfs_UnMount>
    }

    return error;
}
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f50d 7d0b 	add.w	sp, sp, #556	; 0x22c
 8003cbe:	bd30      	pop	{r4, r5, pc}
            if(UB_Fatfs_OpenFile(&myFile, "0:/Logger.txt", F_WR_NEW)==FATFS_OK)
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	4907      	ldr	r1, [pc, #28]	; (8003ce0 <SD_add_string.part.0+0x40>)
 8003cc4:	a801      	add	r0, sp, #4
 8003cc6:	f000 fd09 	bl	80046dc <UB_Fatfs_OpenFile>
 8003cca:	4604      	mov	r4, r0
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d1ef      	bne.n	8003cb0 <SD_add_string.part.0+0x10>
                UB_Fatfs_WriteString(&myFile,str);
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	a801      	add	r0, sp, #4
 8003cd4:	f000 fd2b 	bl	800472e <UB_Fatfs_WriteString>
                UB_Fatfs_CloseFile(&myFile);
 8003cd8:	a801      	add	r0, sp, #4
 8003cda:	f000 fd20 	bl	800471e <UB_Fatfs_CloseFile>
 8003cde:	e7e8      	b.n	8003cb2 <SD_add_string.part.0+0x12>
 8003ce0:	080059ff 	.word	0x080059ff

08003ce4 <SysTick_Handler>:
    timeout++;
 8003ce4:	4a02      	ldr	r2, [pc, #8]	; (8003cf0 <SysTick_Handler+0xc>)
 8003ce6:	6813      	ldr	r3, [r2, #0]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	2000046c 	.word	0x2000046c

08003cf4 <Default_Handler>:
{
 8003cf4:	e7fe      	b.n	8003cf4 <Default_Handler>

08003cf6 <HardFault_Handler>:
{
 8003cf6:	e7fe      	b.n	8003cf6 <HardFault_Handler>

08003cf8 <RTC_Alarm_IRQHandler>:
{
 8003cf8:	e7fe      	b.n	8003cf8 <RTC_Alarm_IRQHandler>

08003cfa <SD_add_string>:
{
 8003cfa:	b510      	push	{r4, lr}
 8003cfc:	4604      	mov	r4, r0
    if(UB_Fatfs_CheckMedia(MMC_0) == FATFS_OK)
 8003cfe:	2000      	movs	r0, #0
 8003d00:	f000 fcbf 	bl	8004682 <UB_Fatfs_CheckMedia>
 8003d04:	b920      	cbnz	r0, 8003d10 <SD_add_string+0x16>
 8003d06:	4620      	mov	r0, r4
}
 8003d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d0c:	f7ff bfc8 	b.w	8003ca0 <SD_add_string.part.0>
 8003d10:	2001      	movs	r0, #1
 8003d12:	bd10      	pop	{r4, pc}

08003d14 <main>:
{
 8003d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t last_reset_by_watchdog = watchdog_init(2000);
 8003d18:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
{
 8003d1c:	b0da      	sub	sp, #360	; 0x168
	uint8_t last_reset_by_watchdog = watchdog_init(2000);
 8003d1e:	f000 fdc3 	bl	80048a8 <watchdog_init>
 8003d22:	4604      	mov	r4, r0
	usart_init();
 8003d24:	f000 fd4a 	bl	80047bc <usart_init>
	my_DAC_Init();
 8003d28:	f7fd f998 	bl	800105c <my_DAC_Init>
	my_ADC_Init();
 8003d2c:	f7fd f860 	bl	8000df0 <my_ADC_Init>
	af_init();
 8003d30:	f7fd f8c6 	bl	8000ec0 <af_init>
	Position_Init();
 8003d34:	f000 fab6 	bl	80042a4 <Position_Init>
    i2c_init_tmp(I2C1);
 8003d38:	48d9      	ldr	r0, [pc, #868]	; (80040a0 <main+0x38c>)
 8003d3a:	f7ff fd97 	bl	800386c <i2c_init_tmp>
	MCP_9800_init();
 8003d3e:	f7fd fa4f 	bl	80011e0 <MCP_9800_init>
    MS5607_init();
 8003d42:	f7fd fa6b 	bl	800121c <MS5607_init>
    UB_Fatfs_Init();
 8003d46:	f000 fc93 	bl	8004670 <UB_Fatfs_Init>
	RCC_GetClocksFreq(&RCC_Clocks);
 8003d4a:	a80c      	add	r0, sp, #48	; 0x30
 8003d4c:	f7fc fdd2 	bl	80008f4 <RCC_GetClocksFreq>
	SysTick_Config(RCC_Clocks.HCLK_Frequency);
 8003d50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8003d52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d56:	d20a      	bcs.n	8003d6e <main+0x5a>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003d58:	21f0      	movs	r1, #240	; 0xf0

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8003d5a:	4ad2      	ldr	r2, [pc, #840]	; (80040a4 <main+0x390>)
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	6053      	str	r3, [r2, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003d60:	4bd1      	ldr	r3, [pc, #836]	; (80040a8 <main+0x394>)
 8003d62:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8003d66:	2300      	movs	r3, #0
 8003d68:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d6a:	2307      	movs	r3, #7
 8003d6c:	6013      	str	r3, [r2, #0]
	usart_send_char(0);
 8003d6e:	2000      	movs	r0, #0
 8003d70:	f000 fd6a 	bl	8004848 <usart_send_char>
	if (last_reset_by_watchdog)
 8003d74:	b14c      	cbz	r4, 8003d8a <main+0x76>
        snprintf(buffer, 40, "\r\n!!WATCHDOG CAUSED RESET!!\r\n");
 8003d76:	49cd      	ldr	r1, [pc, #820]	; (80040ac <main+0x398>)
 8003d78:	a83a      	add	r0, sp, #232	; 0xe8
 8003d7a:	f000 fe1b 	bl	80049b4 <strcpy>
        usart_send_string(buffer);
 8003d7e:	a83a      	add	r0, sp, #232	; 0xe8
 8003d80:	f000 fd72 	bl	8004868 <usart_send_string>
        rf_send_string(buffer);
 8003d84:	a83a      	add	r0, sp, #232	; 0xe8
 8003d86:	f7fd f921 	bl	8000fcc <rf_send_string>
	position_message_init_struct(&currentPosition);
 8003d8a:	a816      	add	r0, sp, #88	; 0x58
 8003d8c:	f000 fa52 	bl	8004234 <position_message_init_struct>
	position_message_init_struct(&lastValidPosition);
 8003d90:	a828      	add	r0, sp, #160	; 0xa0
 8003d92:	f000 fa4f 	bl	8004234 <position_message_init_struct>
    const char initstring[] = "\r\n\r\n"
 8003d96:	4bc6      	ldr	r3, [pc, #792]	; (80040b0 <main+0x39c>)
 8003d98:	ac10      	add	r4, sp, #64	; 0x40
 8003d9a:	f103 0518 	add.w	r5, r3, #24
 8003d9e:	4622      	mov	r2, r4
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	6859      	ldr	r1, [r3, #4]
 8003da4:	3308      	adds	r3, #8
 8003da6:	c203      	stmia	r2!, {r0, r1}
 8003da8:	42ab      	cmp	r3, r5
 8003daa:	4614      	mov	r4, r2
 8003dac:	d1f7      	bne.n	8003d9e <main+0x8a>
    usart_send_string(initstring);
 8003dae:	a810      	add	r0, sp, #64	; 0x40
 8003db0:	f000 fd5a 	bl	8004868 <usart_send_string>
    rf_send_string(initstring);
 8003db4:	a810      	add	r0, sp, #64	; 0x40
 8003db6:	f7fd f909 	bl	8000fcc <rf_send_string>
    uint32_t last_time = 0;
 8003dba:	2700      	movs	r7, #0
        if (timeout > 70)
 8003dbc:	f8df 8304 	ldr.w	r8, [pc, #772]	; 80040c4 <main+0x3b0>
	    watchdog_trigger();
 8003dc0:	f000 fd8d 	bl	80048de <watchdog_trigger>
 8003dc4:	24ff      	movs	r4, #255	; 0xff
	    	if(Position_UART_Capture() == BUFFER_EMPTY)
 8003dc6:	f000 fbf7 	bl	80045b8 <Position_UART_Capture>
 8003dca:	2801      	cmp	r0, #1
 8003dcc:	d003      	beq.n	8003dd6 <main+0xc2>
 8003dce:	3c01      	subs	r4, #1
	    for (uint8_t i = 0; i < 255; i++)
 8003dd0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003dd4:	d1f7      	bne.n	8003dc6 <main+0xb2>
        Position_Get(&currentPosition);
 8003dd6:	a816      	add	r0, sp, #88	; 0x58
 8003dd8:	f000 fc1c 	bl	8004614 <Position_Get>
        if(currentPosition.valid[0] != '0')
 8003ddc:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 8003de0:	2b30      	cmp	r3, #48	; 0x30
 8003de2:	f000 821b 	beq.w	800421c <main+0x508>
        	PositionCopy(&lastValidPosition, &currentPosition);
 8003de6:	a916      	add	r1, sp, #88	; 0x58
 8003de8:	a828      	add	r0, sp, #160	; 0xa0
 8003dea:	f000 fc0f 	bl	800460c <PositionCopy>
        	lastValidPosition.valid[0] = '0';
 8003dee:	2330      	movs	r3, #48	; 0x30
        	position_tx_message = &currentPosition;
 8003df0:	ad16      	add	r5, sp, #88	; 0x58
        	lastValidPosition.valid[0] = '0';
 8003df2:	f88d 30d3 	strb.w	r3, [sp, #211]	; 0xd3
        uint32_t time = atoi(currentPosition.time);
 8003df6:	a816      	add	r0, sp, #88	; 0x58
 8003df8:	f000 fd73 	bl	80048e2 <atoi>
        if (timeout > 70)
 8003dfc:	f8d8 3000 	ldr.w	r3, [r8]
        uint32_t time = atoi(currentPosition.time);
 8003e00:	4606      	mov	r6, r0
        if (timeout > 70)
 8003e02:	2b46      	cmp	r3, #70	; 0x46
 8003e04:	d907      	bls.n	8003e16 <main+0x102>
			rf_send_string(buffer);
 8003e06:	a83a      	add	r0, sp, #232	; 0xe8
 8003e08:	f7fd f8e0 	bl	8000fcc <rf_send_string>
			Position_SendConfig();
 8003e0c:	f000 faa6 	bl	800435c <Position_SendConfig>
			timeout = 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	f8c8 3000 	str.w	r3, [r8]
        if (time != last_time)
 8003e16:	42b7      	cmp	r7, r6
 8003e18:	f000 81fe 	beq.w	8004218 <main+0x504>
            if (!(time % 10))
 8003e1c:	240a      	movs	r4, #10
 8003e1e:	fbb6 f7f4 	udiv	r7, r6, r4
 8003e22:	fb04 6717 	mls	r7, r4, r7, r6
 8003e26:	2f00      	cmp	r7, #0
 8003e28:	f040 81f6 	bne.w	8004218 <main+0x504>
                tmp_i16 = MCP9800_get_tmp(MCP9800_PCB_ADDRESS);
 8003e2c:	2090      	movs	r0, #144	; 0x90
 8003e2e:	f7fd f9d9 	bl	80011e4 <MCP9800_get_tmp>
                snprintf(temperature[0], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e32:	4aa0      	ldr	r2, [pc, #640]	; (80040b4 <main+0x3a0>)
 8003e34:	b243      	sxtb	r3, r0
 8003e36:	2104      	movs	r1, #4
                tmp_i16 = MCP9800_get_tmp(MCP9800_PCB_ADDRESS);
 8003e38:	f8ad 0004 	strh.w	r0, [sp, #4]
                snprintf(temperature[0], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e3c:	a808      	add	r0, sp, #32
 8003e3e:	f000 fd85 	bl	800494c <sniprintf>
                tmp_i16 = MCP9800_get_tmp(MCP9800_IN1_ADDRESS);
 8003e42:	2092      	movs	r0, #146	; 0x92
 8003e44:	f7fd f9ce 	bl	80011e4 <MCP9800_get_tmp>
                snprintf(temperature[1], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e48:	4a9a      	ldr	r2, [pc, #616]	; (80040b4 <main+0x3a0>)
 8003e4a:	b243      	sxtb	r3, r0
 8003e4c:	2104      	movs	r1, #4
                tmp_i16 = MCP9800_get_tmp(MCP9800_IN1_ADDRESS);
 8003e4e:	f8ad 0004 	strh.w	r0, [sp, #4]
                snprintf(temperature[1], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e52:	a809      	add	r0, sp, #36	; 0x24
 8003e54:	f000 fd7a 	bl	800494c <sniprintf>
                tmp_i16 = MCP9800_get_tmp(MCP9800_IN2_ADDRESS);
 8003e58:	2096      	movs	r0, #150	; 0x96
 8003e5a:	f7fd f9c3 	bl	80011e4 <MCP9800_get_tmp>
                snprintf(temperature[2], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e5e:	4a95      	ldr	r2, [pc, #596]	; (80040b4 <main+0x3a0>)
 8003e60:	b243      	sxtb	r3, r0
 8003e62:	2104      	movs	r1, #4
                tmp_i16 = MCP9800_get_tmp(MCP9800_IN2_ADDRESS);
 8003e64:	f8ad 0004 	strh.w	r0, [sp, #4]
                snprintf(temperature[2], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e68:	a80a      	add	r0, sp, #40	; 0x28
 8003e6a:	f000 fd6f 	bl	800494c <sniprintf>
                tmp_i16 = MCP9800_get_tmp(MCP9800_EXT_ADDRESS);
 8003e6e:	209e      	movs	r0, #158	; 0x9e
 8003e70:	f7fd f9b8 	bl	80011e4 <MCP9800_get_tmp>
                snprintf(temperature[3], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e74:	4a8f      	ldr	r2, [pc, #572]	; (80040b4 <main+0x3a0>)
 8003e76:	b243      	sxtb	r3, r0
                tmp_i16 = MCP9800_get_tmp(MCP9800_EXT_ADDRESS);
 8003e78:	f8ad 0004 	strh.w	r0, [sp, #4]
                snprintf(temperature[3], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8003e7c:	2104      	movs	r1, #4
 8003e7e:	a80b      	add	r0, sp, #44	; 0x2c
 8003e80:	f000 fd64 	bl	800494c <sniprintf>
                MS5607_get_pressure(&tmp_u16, &tmp_i16);
 8003e84:	a901      	add	r1, sp, #4
 8003e86:	f10d 0006 	add.w	r0, sp, #6
 8003e8a:	f7fd fa3d 	bl	8001308 <MS5607_get_pressure>
                snprintf(pressure, sizeof(pressure) / sizeof(char), "%"PRIu16"", tmp_u16);
 8003e8e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003e92:	4a89      	ldr	r2, [pc, #548]	; (80040b8 <main+0x3a4>)
 8003e94:	2105      	movs	r1, #5
 8003e96:	a802      	add	r0, sp, #8
 8003e98:	f000 fd58 	bl	800494c <sniprintf>
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(11, 255) * 4000 / 2918;
 8003e9c:	21ff      	movs	r1, #255	; 0xff
 8003e9e:	200b      	movs	r0, #11
 8003ea0:	f7fc fffc 	bl	8000e9c <UB_ADC1_AV_Read>
 8003ea4:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8003ea8:	4343      	muls	r3, r0
 8003eaa:	f640 3066 	movw	r0, #2918	; 0xb66
 8003eae:	fbb3 f3f0 	udiv	r3, r3, r0
                snprintf(batt_abs_charge, sizeof(batt_abs_charge) / sizeof(char), "%"PRIu16"", tmp_u16);
 8003eb2:	4a81      	ldr	r2, [pc, #516]	; (80040b8 <main+0x3a4>)
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(11, 255) * 4000 / 2918;
 8003eb4:	f8ad 3006 	strh.w	r3, [sp, #6]
                snprintf(batt_abs_charge, sizeof(batt_abs_charge) / sizeof(char), "%"PRIu16"", tmp_u16);
 8003eb8:	2107      	movs	r1, #7
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	a804      	add	r0, sp, #16
 8003ebe:	f000 fd45 	bl	800494c <sniprintf>
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(10, 255) * 8000 / 3153;
 8003ec2:	21ff      	movs	r1, #255	; 0xff
 8003ec4:	4620      	mov	r0, r4
 8003ec6:	f7fc ffe9 	bl	8000e9c <UB_ADC1_AV_Read>
 8003eca:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003ece:	4343      	muls	r3, r0
 8003ed0:	f640 4051 	movw	r0, #3153	; 0xc51
 8003ed4:	fbb3 f3f0 	udiv	r3, r3, r0
                buffer[0] = '\0';   // buffer "leeren"
 8003ed8:	ac5a      	add	r4, sp, #360	; 0x168
                snprintf(batt_avg_ttl, sizeof(batt_avg_ttl) / sizeof(char), "%"PRIu16"", tmp_u16);
 8003eda:	4a77      	ldr	r2, [pc, #476]	; (80040b8 <main+0x3a4>)
 8003edc:	2107      	movs	r1, #7
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(10, 255) * 8000 / 3153;
 8003ede:	f8ad 3006 	strh.w	r3, [sp, #6]
                snprintf(batt_avg_ttl, sizeof(batt_avg_ttl) / sizeof(char), "%"PRIu16"", tmp_u16);
 8003ee2:	a806      	add	r0, sp, #24
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	f000 fd31 	bl	800494c <sniprintf>
                buffer[0] = '\0';   // buffer "leeren"
 8003eea:	f804 7d80 	strb.w	r7, [r4, #-128]!
                strncat(buffer, "\r\n\r\nDK0HTW", sizeof(buffer)-strlen(buffer));
 8003eee:	4620      	mov	r0, r4
 8003ef0:	f7fc f968 	bl	80001c4 <strlen>
 8003ef4:	4971      	ldr	r1, [pc, #452]	; (80040bc <main+0x3a8>)
 8003ef6:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003efa:	4620      	mov	r0, r4
 8003efc:	f000 fd62 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003f00:	4620      	mov	r0, r4
 8003f02:	f7fc f95f 	bl	80001c4 <strlen>
 8003f06:	496e      	ldr	r1, [pc, #440]	; (80040c0 <main+0x3ac>)
 8003f08:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f0c:	4620      	mov	r0, r4
 8003f0e:	f000 fd59 	bl	80049c4 <strncat>
                strncat(buffer, currentPosition.time, sizeof(buffer)-strlen(buffer));
 8003f12:	4620      	mov	r0, r4
 8003f14:	f7fc f956 	bl	80001c4 <strlen>
 8003f18:	a916      	add	r1, sp, #88	; 0x58
 8003f1a:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f000 fd50 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003f24:	4620      	mov	r0, r4
 8003f26:	f7fc f94d 	bl	80001c4 <strlen>
 8003f2a:	4965      	ldr	r1, [pc, #404]	; (80040c0 <main+0x3ac>)
 8003f2c:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f30:	4620      	mov	r0, r4
 8003f32:	f000 fd47 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->latitude, sizeof(buffer)-strlen(buffer));
 8003f36:	4620      	mov	r0, r4
 8003f38:	f7fc f944 	bl	80001c4 <strlen>
 8003f3c:	f105 010b 	add.w	r1, r5, #11
 8003f40:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f44:	4620      	mov	r0, r4
 8003f46:	f000 fd3d 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f7fc f93a 	bl	80001c4 <strlen>
 8003f50:	495b      	ldr	r1, [pc, #364]	; (80040c0 <main+0x3ac>)
 8003f52:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f56:	4620      	mov	r0, r4
 8003f58:	f000 fd34 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->longitude, sizeof(buffer)-strlen(buffer));
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	f7fc f931 	bl	80001c4 <strlen>
 8003f62:	f105 0117 	add.w	r1, r5, #23
 8003f66:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f6a:	4620      	mov	r0, r4
 8003f6c:	f000 fd2a 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003f70:	4620      	mov	r0, r4
 8003f72:	f7fc f927 	bl	80001c4 <strlen>
 8003f76:	4952      	ldr	r1, [pc, #328]	; (80040c0 <main+0x3ac>)
 8003f78:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f7c:	4620      	mov	r0, r4
 8003f7e:	f000 fd21 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->altitude, sizeof(buffer)-strlen(buffer));
 8003f82:	4620      	mov	r0, r4
 8003f84:	f7fc f91e 	bl	80001c4 <strlen>
 8003f88:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8003f8c:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003f90:	4620      	mov	r0, r4
 8003f92:	f000 fd17 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003f96:	4620      	mov	r0, r4
 8003f98:	f7fc f914 	bl	80001c4 <strlen>
 8003f9c:	4948      	ldr	r1, [pc, #288]	; (80040c0 <main+0x3ac>)
 8003f9e:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	f000 fd0e 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->satelites, sizeof(buffer)-strlen(buffer));
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f7fc f90b 	bl	80001c4 <strlen>
 8003fae:	f105 0130 	add.w	r1, r5, #48	; 0x30
 8003fb2:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	f000 fd04 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003fbc:	4620      	mov	r0, r4
 8003fbe:	f7fc f901 	bl	80001c4 <strlen>
 8003fc2:	493f      	ldr	r1, [pc, #252]	; (80040c0 <main+0x3ac>)
 8003fc4:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f000 fcfb 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->valid, sizeof(buffer)-strlen(buffer));
 8003fce:	4620      	mov	r0, r4
 8003fd0:	f7fc f8f8 	bl	80001c4 <strlen>
 8003fd4:	f105 0133 	add.w	r1, r5, #51	; 0x33
 8003fd8:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f000 fcf1 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8003fe2:	4620      	mov	r0, r4
 8003fe4:	f7fc f8ee 	bl	80001c4 <strlen>
 8003fe8:	4935      	ldr	r1, [pc, #212]	; (80040c0 <main+0x3ac>)
 8003fea:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8003fee:	4620      	mov	r0, r4
 8003ff0:	f000 fce8 	bl	80049c4 <strncat>
                strncat(buffer, temperature[0], sizeof(buffer)-strlen(buffer));
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	f7fc f8e5 	bl	80001c4 <strlen>
 8003ffa:	a908      	add	r1, sp, #32
 8003ffc:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004000:	4620      	mov	r0, r4
 8004002:	f000 fcdf 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004006:	4620      	mov	r0, r4
 8004008:	f7fc f8dc 	bl	80001c4 <strlen>
 800400c:	492c      	ldr	r1, [pc, #176]	; (80040c0 <main+0x3ac>)
 800400e:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004012:	4620      	mov	r0, r4
 8004014:	f000 fcd6 	bl	80049c4 <strncat>
                strncat(buffer, temperature[1], sizeof(buffer)-strlen(buffer));
 8004018:	4620      	mov	r0, r4
 800401a:	f7fc f8d3 	bl	80001c4 <strlen>
 800401e:	a909      	add	r1, sp, #36	; 0x24
 8004020:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004024:	4620      	mov	r0, r4
 8004026:	f000 fccd 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 800402a:	4620      	mov	r0, r4
 800402c:	f7fc f8ca 	bl	80001c4 <strlen>
 8004030:	4923      	ldr	r1, [pc, #140]	; (80040c0 <main+0x3ac>)
 8004032:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004036:	4620      	mov	r0, r4
 8004038:	f000 fcc4 	bl	80049c4 <strncat>
                strncat(buffer, temperature[2], sizeof(buffer)-strlen(buffer));
 800403c:	4620      	mov	r0, r4
 800403e:	f7fc f8c1 	bl	80001c4 <strlen>
 8004042:	a90a      	add	r1, sp, #40	; 0x28
 8004044:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004048:	4620      	mov	r0, r4
 800404a:	f000 fcbb 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 800404e:	4620      	mov	r0, r4
 8004050:	f7fc f8b8 	bl	80001c4 <strlen>
 8004054:	491a      	ldr	r1, [pc, #104]	; (80040c0 <main+0x3ac>)
 8004056:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 800405a:	4620      	mov	r0, r4
 800405c:	f000 fcb2 	bl	80049c4 <strncat>
                strncat(buffer, temperature[3], sizeof(buffer)-strlen(buffer));
 8004060:	4620      	mov	r0, r4
 8004062:	f7fc f8af 	bl	80001c4 <strlen>
 8004066:	a90b      	add	r1, sp, #44	; 0x2c
 8004068:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 800406c:	4620      	mov	r0, r4
 800406e:	f000 fca9 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004072:	4620      	mov	r0, r4
 8004074:	f7fc f8a6 	bl	80001c4 <strlen>
 8004078:	4911      	ldr	r1, [pc, #68]	; (80040c0 <main+0x3ac>)
 800407a:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 800407e:	4620      	mov	r0, r4
 8004080:	f000 fca0 	bl	80049c4 <strncat>
                strncat(buffer, pressure, sizeof(buffer)-strlen(buffer));
 8004084:	4620      	mov	r0, r4
 8004086:	f7fc f89d 	bl	80001c4 <strlen>
 800408a:	a902      	add	r1, sp, #8
 800408c:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004090:	4620      	mov	r0, r4
 8004092:	f000 fc97 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004096:	4620      	mov	r0, r4
 8004098:	f7fc f894 	bl	80001c4 <strlen>
 800409c:	e014      	b.n	80040c8 <main+0x3b4>
 800409e:	bf00      	nop
 80040a0:	40005400 	.word	0x40005400
 80040a4:	e000e010 	.word	0xe000e010
 80040a8:	e000ed00 	.word	0xe000ed00
 80040ac:	08005a0d 	.word	0x08005a0d
 80040b0:	08005a50 	.word	0x08005a50
 80040b4:	08005a2b 	.word	0x08005a2b
 80040b8:	08005a2e 	.word	0x08005a2e
 80040bc:	08005a32 	.word	0x08005a32
 80040c0:	08005a3d 	.word	0x08005a3d
 80040c4:	2000046c 	.word	0x2000046c
 80040c8:	4955      	ldr	r1, [pc, #340]	; (8004220 <main+0x50c>)
 80040ca:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80040ce:	4620      	mov	r0, r4
 80040d0:	f000 fc78 	bl	80049c4 <strncat>
                strncat(buffer, batt_abs_charge, sizeof(buffer)-strlen(buffer));
 80040d4:	4620      	mov	r0, r4
 80040d6:	f7fc f875 	bl	80001c4 <strlen>
 80040da:	a904      	add	r1, sp, #16
 80040dc:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80040e0:	4620      	mov	r0, r4
 80040e2:	f000 fc6f 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 80040e6:	4620      	mov	r0, r4
 80040e8:	f7fc f86c 	bl	80001c4 <strlen>
 80040ec:	494c      	ldr	r1, [pc, #304]	; (8004220 <main+0x50c>)
 80040ee:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80040f2:	4620      	mov	r0, r4
 80040f4:	f000 fc66 	bl	80049c4 <strncat>
                strncat(buffer, batt_avg_ttl, sizeof(buffer)-strlen(buffer));
 80040f8:	4620      	mov	r0, r4
 80040fa:	f7fc f863 	bl	80001c4 <strlen>
 80040fe:	a906      	add	r1, sp, #24
 8004100:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004104:	4620      	mov	r0, r4
 8004106:	f000 fc5d 	bl	80049c4 <strncat>
                strncat(buffer, "*", sizeof(buffer)-strlen(buffer));
 800410a:	4620      	mov	r0, r4
 800410c:	f7fc f85a 	bl	80001c4 <strlen>
 8004110:	4944      	ldr	r1, [pc, #272]	; (8004224 <main+0x510>)
 8004112:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004116:	4620      	mov	r0, r4
 8004118:	f000 fc54 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->day, sizeof(buffer)-strlen(buffer));
 800411c:	4620      	mov	r0, r4
 800411e:	f7fc f851 	bl	80001c4 <strlen>
 8004122:	f105 0136 	add.w	r1, r5, #54	; 0x36
 8004126:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 800412a:	4620      	mov	r0, r4
 800412c:	f000 fc4a 	bl	80049c4 <strncat>
                strncat(buffer, ".", sizeof(buffer)-strlen(buffer));
 8004130:	4620      	mov	r0, r4
 8004132:	f7fc f847 	bl	80001c4 <strlen>
 8004136:	493c      	ldr	r1, [pc, #240]	; (8004228 <main+0x514>)
 8004138:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 800413c:	4620      	mov	r0, r4
 800413e:	f000 fc41 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->month, sizeof(buffer)-strlen(buffer));
 8004142:	4620      	mov	r0, r4
 8004144:	f7fc f83e 	bl	80001c4 <strlen>
 8004148:	f105 0139 	add.w	r1, r5, #57	; 0x39
 800414c:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004150:	4620      	mov	r0, r4
 8004152:	f000 fc37 	bl	80049c4 <strncat>
                strncat(buffer, ".", sizeof(buffer)-strlen(buffer));
 8004156:	4620      	mov	r0, r4
 8004158:	f7fc f834 	bl	80001c4 <strlen>
 800415c:	4932      	ldr	r1, [pc, #200]	; (8004228 <main+0x514>)
 800415e:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004162:	4620      	mov	r0, r4
 8004164:	f000 fc2e 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->year, sizeof(buffer)-strlen(buffer));
 8004168:	4620      	mov	r0, r4
 800416a:	f7fc f82b 	bl	80001c4 <strlen>
 800416e:	f105 013c 	add.w	r1, r5, #60	; 0x3c
 8004172:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004176:	4620      	mov	r0, r4
 8004178:	f000 fc24 	bl	80049c4 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 800417c:	4620      	mov	r0, r4
 800417e:	f7fc f821 	bl	80001c4 <strlen>
 8004182:	4927      	ldr	r1, [pc, #156]	; (8004220 <main+0x50c>)
 8004184:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004188:	4620      	mov	r0, r4
 800418a:	f000 fc1b 	bl	80049c4 <strncat>
                strncat(buffer, position_tx_message->accuracy, sizeof(buffer)-strlen(buffer));
 800418e:	4620      	mov	r0, r4
 8004190:	f7fc f818 	bl	80001c4 <strlen>
 8004194:	f105 0141 	add.w	r1, r5, #65	; 0x41
 8004198:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 800419c:	4620      	mov	r0, r4
 800419e:	f000 fc11 	bl	80049c4 <strncat>
                if (currentPosition.valid[0] == '0')
 80041a2:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 80041a6:	2b30      	cmp	r3, #48	; 0x30
 80041a8:	d111      	bne.n	80041ce <main+0x4ba>
                	strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 80041aa:	4620      	mov	r0, r4
 80041ac:	f7fc f80a 	bl	80001c4 <strlen>
 80041b0:	491b      	ldr	r1, [pc, #108]	; (8004220 <main+0x50c>)
 80041b2:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80041b6:	4620      	mov	r0, r4
 80041b8:	f000 fc04 	bl	80049c4 <strncat>
                	strncat(buffer, lastValidPosition.time, sizeof(buffer)-strlen(buffer));
 80041bc:	4620      	mov	r0, r4
 80041be:	f7fc f801 	bl	80001c4 <strlen>
 80041c2:	a928      	add	r1, sp, #160	; 0xa0
 80041c4:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80041c8:	4620      	mov	r0, r4
 80041ca:	f000 fbfb 	bl	80049c4 <strncat>
                if (SD_add_string(buffer) == 1)
 80041ce:	4620      	mov	r0, r4
 80041d0:	f7ff fd93 	bl	8003cfa <SD_add_string>
 80041d4:	2801      	cmp	r0, #1
 80041d6:	d108      	bne.n	80041ea <main+0x4d6>
                	strncat(buffer, ",SD_ERR", sizeof(buffer)-strlen(buffer));
 80041d8:	4620      	mov	r0, r4
 80041da:	f7fb fff3 	bl	80001c4 <strlen>
 80041de:	4913      	ldr	r1, [pc, #76]	; (800422c <main+0x518>)
 80041e0:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80041e4:	4620      	mov	r0, r4
 80041e6:	f000 fbed 	bl	80049c4 <strncat>
                strncat(buffer, "\r\n\r\n", sizeof(buffer)-strlen(buffer));
 80041ea:	4620      	mov	r0, r4
 80041ec:	f7fb ffea 	bl	80001c4 <strlen>
 80041f0:	490f      	ldr	r1, [pc, #60]	; (8004230 <main+0x51c>)
 80041f2:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80041f6:	4620      	mov	r0, r4
 80041f8:	f000 fbe4 	bl	80049c4 <strncat>
                usart_send_string(buffer);
 80041fc:	4620      	mov	r0, r4
 80041fe:	f000 fb33 	bl	8004868 <usart_send_string>
                if (!(time % 100))
 8004202:	2364      	movs	r3, #100	; 0x64
 8004204:	fbb6 f5f3 	udiv	r5, r6, r3
 8004208:	fb03 6515 	mls	r5, r3, r5, r6
 800420c:	b925      	cbnz	r5, 8004218 <main+0x504>
                    rf_send_string(buffer);
 800420e:	4620      	mov	r0, r4
 8004210:	f7fc fedc 	bl	8000fcc <rf_send_string>
                    timeout = 0;
 8004214:	f8c8 5000 	str.w	r5, [r8]
        uint32_t time = atoi(currentPosition.time);
 8004218:	4637      	mov	r7, r6
 800421a:	e5d1      	b.n	8003dc0 <main+0xac>
        	position_tx_message = &lastValidPosition;
 800421c:	ad28      	add	r5, sp, #160	; 0xa0
 800421e:	e5ea      	b.n	8003df6 <main+0xe2>
 8004220:	08005a3d 	.word	0x08005a3d
 8004224:	08005a3f 	.word	0x08005a3f
 8004228:	08005a41 	.word	0x08005a41
 800422c:	08005a43 	.word	0x08005a43
 8004230:	08005a4b 	.word	0x08005a4b

08004234 <position_message_init_struct>:
static position_message_t GN_temp;*/

void position_message_init_struct(position_message_t* msg)
{
	msg->accuracy[0] = '0';
	msg->accuracy[1] = '\0';
 8004234:	2300      	movs	r3, #0
	msg->accuracy[0] = '0';
 8004236:	2230      	movs	r2, #48	; 0x30
	msg->accuracy[1] = '\0';
 8004238:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
	msg->accuracy[0] = '0';
 800423c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
	msg->altitude[0] = '0';
 8004240:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
	msg->altitude[1] = '\0';
 8004244:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	msg->day[0] = '0';
 8004248:	f880 2036 	strb.w	r2, [r0, #54]	; 0x36
	msg->day[1] = '\0';
 800424c:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
	msg->latitude[0] = '0';
 8004250:	72c2      	strb	r2, [r0, #11]
	msg->latitude[1] = '\0';
 8004252:	7303      	strb	r3, [r0, #12]
	msg->latitude_dir[0] = '0';
 8004254:	7542      	strb	r2, [r0, #21]
	msg->latitude_dir[1] = '\0';
 8004256:	7583      	strb	r3, [r0, #22]
	msg->locked = 0;
 8004258:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
	msg->longitude[0] = '0';
 800425c:	75c2      	strb	r2, [r0, #23]
	msg->longitude[1] = '\0';
 800425e:	7603      	strb	r3, [r0, #24]
	msg->longitude_dir[0] = '0';
 8004260:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	msg->longitude_dir[1] = '\0';
 8004264:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
	msg->month[0] = '0';
 8004268:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
	msg->month[1] = '\0';
 800426c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
	msg->satelites[0] = '0';
 8004270:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
	msg->satelites[1] = '\0';
 8004274:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
	msg->speed[0] = '0';
 8004278:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c
	msg->speed[1] = '\0';
 800427c:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
	msg->time[0] = '0';
 8004280:	7002      	strb	r2, [r0, #0]
	msg->time[1] = '\0';
 8004282:	7043      	strb	r3, [r0, #1]
	msg->valid[0] = '0';
 8004284:	f880 2033 	strb.w	r2, [r0, #51]	; 0x33
	msg->valid[1] = '\0';
 8004288:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
	msg->year[0] = '0';
 800428c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
	msg->year[1] = '\0';
 8004290:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8004294:	4770      	bx	lr
	...

08004298 <position_message_init>:
}

void position_message_init(void)
{
	position_message_init_struct(&GP_temp);
 8004298:	4801      	ldr	r0, [pc, #4]	; (80042a0 <position_message_init+0x8>)
 800429a:	f7ff bfcb 	b.w	8004234 <position_message_init_struct>
 800429e:	bf00      	nop
 80042a0:	20000470 	.word	0x20000470

080042a4 <Position_Init>:
	position_message_init_struct(&GB_temp);
	position_message_init_struct(&GN_temp);*/
}

void Position_Init()
{
 80042a4:	b570      	push	{r4, r5, r6, lr}
    //RingBuffer Init
    InitRingBuffer(&GPS_USART_RxRingBuffer);
 80042a6:	482b      	ldr	r0, [pc, #172]	; (8004354 <Position_Init+0xb0>)
{
 80042a8:	b088      	sub	sp, #32
    InitRingBuffer(&GPS_USART_RxRingBuffer);
 80042aa:	f7fd f92b 	bl	8001504 <InitRingBuffer>

    // Serial Interface Init
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);

    GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6);
 80042ae:	4d2a      	ldr	r5, [pc, #168]	; (8004358 <Position_Init+0xb4>)
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
 80042b0:	2101      	movs	r1, #1
 80042b2:	2020      	movs	r0, #32
 80042b4:	f7fc fb7a 	bl	80009ac <RCC_APB2PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80042b8:	2101      	movs	r1, #1
 80042ba:	2004      	movs	r0, #4
 80042bc:	f7fc fb5e 	bl	800097c <RCC_AHB1PeriphClockCmd>
    GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6);
 80042c0:	4628      	mov	r0, r5
 80042c2:	2208      	movs	r2, #8
 80042c4:	2106      	movs	r1, #6
 80042c6:	f7fc f9f1 	bl	80006ac <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);
 80042ca:	4628      	mov	r0, r5
 80042cc:	2208      	movs	r2, #8
 80042ce:	2107      	movs	r1, #7
 80042d0:	f7fc f9ec 	bl	80006ac <GPIO_PinAFConfig>

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80042d4:	2400      	movs	r4, #0
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80042d6:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80042d8:	2302      	movs	r3, #2
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042da:	a902      	add	r1, sp, #8
 80042dc:	4628      	mov	r0, r5
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80042de:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80042e0:	f88d 300c 	strb.w	r3, [sp, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 80042e4:	f88d 300d 	strb.w	r3, [sp, #13]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80042e8:	f88d 400e 	strb.w	r4, [sp, #14]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80042ec:	f88d 400f 	strb.w	r4, [sp, #15]
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f0:	f7fc f984 	bl	80005fc <GPIO_Init>

    USART_InitTypeDef USART_InitStruct;
    USART_InitStruct.USART_BaudRate = 38400;
 80042f4:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80042f8:	9304      	str	r3, [sp, #16]
    USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80042fa:	230c      	movs	r3, #12
    USART_InitStruct.USART_Parity = USART_Parity_No;
    USART_InitStruct.USART_StopBits = USART_StopBits_1;
    USART_InitStruct.USART_WordLength = USART_WordLength_8b;
    USART_Init(USART6, &USART_InitStruct);
 80042fc:	f5a5 4574 	sub.w	r5, r5, #62464	; 0xf400
 8004300:	a904      	add	r1, sp, #16
 8004302:	4628      	mov	r0, r5

    NVIC_InitTypeDef NVIC_InitStruct;
    NVIC_InitStruct.NVIC_IRQChannel = USART6_IRQn;
    NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8004304:	2601      	movs	r6, #1
    USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8004306:	f8ad 301a 	strh.w	r3, [sp, #26]
    USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800430a:	f8ad 401c 	strh.w	r4, [sp, #28]
    USART_InitStruct.USART_Parity = USART_Parity_No;
 800430e:	f8ad 4018 	strh.w	r4, [sp, #24]
    USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8004312:	f8ad 4016 	strh.w	r4, [sp, #22]
    USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8004316:	f8ad 4014 	strh.w	r4, [sp, #20]
    USART_Init(USART6, &USART_InitStruct);
 800431a:	f7fc fcb5 	bl	8000c88 <USART_Init>
    NVIC_InitStruct.NVIC_IRQChannel = USART6_IRQn;
 800431e:	2347      	movs	r3, #71	; 0x47
    NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
    NVIC_Init(&NVIC_InitStruct);
 8004320:	a801      	add	r0, sp, #4
    NVIC_InitStruct.NVIC_IRQChannel = USART6_IRQn;
 8004322:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8004326:	f88d 6007 	strb.w	r6, [sp, #7]
    NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 800432a:	f88d 4005 	strb.w	r4, [sp, #5]
    NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 800432e:	f88d 4006 	strb.w	r4, [sp, #6]
    NVIC_Init(&NVIC_InitStruct);
 8004332:	f7fb ff59 	bl	80001e8 <NVIC_Init>

    USART_ITConfig(USART6,USART_IT_RXNE,ENABLE);
 8004336:	4632      	mov	r2, r6
 8004338:	4628      	mov	r0, r5
 800433a:	f240 5125 	movw	r1, #1317	; 0x525
 800433e:	f7fc fd11 	bl	8000d64 <USART_ITConfig>

    USART_Cmd(USART6, ENABLE);
 8004342:	4631      	mov	r1, r6
 8004344:	4628      	mov	r0, r5
 8004346:	f7fc fcf9 	bl	8000d3c <USART_Cmd>

    Position_SendConfig();

    position_message_init();
 800434a:	f7ff ffa5 	bl	8004298 <position_message_init>
}
 800434e:	b008      	add	sp, #32
 8004350:	bd70      	pop	{r4, r5, r6, pc}
 8004352:	bf00      	nop
 8004354:	20000828 	.word	0x20000828
 8004358:	40020800 	.word	0x40020800

0800435c <Position_SendConfig>:

void Position_SendConfig()
{/*
 800435c:	4770      	bx	lr
	...

08004360 <USART6_IRQHandler>:
	// Nachricht gltig
	PositionCopy(msg, &GP_temp);
}

void USART6_IRQHandler()
{
 8004360:	b508      	push	{r3, lr}
	if (USART_GetITStatus(USART6,USART_IT_RXNE) != RESET)
 8004362:	f240 5125 	movw	r1, #1317	; 0x525
 8004366:	4809      	ldr	r0, [pc, #36]	; (800438c <USART6_IRQHandler+0x2c>)
 8004368:	f7fc fd1a 	bl	8000da0 <USART_GetITStatus>
 800436c:	b168      	cbz	r0, 800438a <USART6_IRQHandler+0x2a>
    {
		USART_ClearITPendingBit(USART6, USART_IT_RXNE);
 800436e:	f240 5125 	movw	r1, #1317	; 0x525
 8004372:	4806      	ldr	r0, [pc, #24]	; (800438c <USART6_IRQHandler+0x2c>)
 8004374:	f7fc fd34 	bl	8000de0 <USART_ClearITPendingBit>

		RingBufferWrite(&GPS_USART_RxRingBuffer, (char)USART_ReceiveData(USART6));
 8004378:	4804      	ldr	r0, [pc, #16]	; (800438c <USART6_IRQHandler+0x2c>)
 800437a:	f7fc fcef 	bl	8000d5c <USART_ReceiveData>
	}
}
 800437e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		RingBufferWrite(&GPS_USART_RxRingBuffer, (char)USART_ReceiveData(USART6));
 8004382:	b2c1      	uxtb	r1, r0
 8004384:	4802      	ldr	r0, [pc, #8]	; (8004390 <USART6_IRQHandler+0x30>)
 8004386:	f7fd b8d3 	b.w	8001530 <RingBufferWrite>
 800438a:	bd08      	pop	{r3, pc}
 800438c:	40011400 	.word	0x40011400
 8004390:	20000828 	.word	0x20000828

08004394 <getNumToDelim>:

uint8_t getNumToDelim(const char* const str, char delimiter)
{
	const char* ptr = str;
	uint8_t num = 0;
	while ( (*ptr != delimiter) || (*ptr == '\0') )
 8004394:	4602      	mov	r2, r0
{
 8004396:	b510      	push	{r4, lr}
 8004398:	1a13      	subs	r3, r2, r0
	while ( (*ptr != delimiter) || (*ptr == '\0') )
 800439a:	f812 4b01 	ldrb.w	r4, [r2], #1
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	428c      	cmp	r4, r1
 80043a2:	d1f9      	bne.n	8004398 <getNumToDelim+0x4>
 80043a4:	2900      	cmp	r1, #0
 80043a6:	d0f7      	beq.n	8004398 <getNumToDelim+0x4>
		ptr++;
		num++;
	}

	return num;
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	bd10      	pop	{r4, pc}

080043ac <copyString>:

void copyString(char* const destination, const char* source, uint8_t charsToCopy, uint8_t max)
{
 80043ac:	4293      	cmp	r3, r2
 80043ae:	bf28      	it	cs
 80043b0:	4613      	movcs	r3, r2
 80043b2:	b530      	push	{r4, r5, lr}
	if (charsToCopy > max)
	{
		charsToCopy = max;
	}

	if (charsToCopy == 0)
 80043b4:	b143      	cbz	r3, 80043c8 <copyString+0x1c>
 80043b6:	1e5d      	subs	r5, r3, #1
 80043b8:	1e4a      	subs	r2, r1, #1
 80043ba:	1e44      	subs	r4, r0, #1
 80043bc:	4429      	add	r1, r5
		destination[0] = '0';
		destination[1] = '\0';
	}
	else
	{
		for (uint8_t i = 0; i < charsToCopy; i++)
 80043be:	428a      	cmp	r2, r1
 80043c0:	d106      	bne.n	80043d0 <copyString+0x24>
		{
			destination[i] = source[i];
		}
		destination[charsToCopy] = '\0';
 80043c2:	2200      	movs	r2, #0
 80043c4:	54c2      	strb	r2, [r0, r3]
 80043c6:	bd30      	pop	{r4, r5, pc}
		destination[0] = '0';
 80043c8:	2230      	movs	r2, #48	; 0x30
		destination[1] = '\0';
 80043ca:	7043      	strb	r3, [r0, #1]
		destination[0] = '0';
 80043cc:	7002      	strb	r2, [r0, #0]
 80043ce:	bd30      	pop	{r4, r5, pc}
			destination[i] = source[i];
 80043d0:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80043d4:	f804 5f01 	strb.w	r5, [r4, #1]!
 80043d8:	e7f1      	b.n	80043be <copyString+0x12>
	...

080043dc <string_Decode>:
{
 80043dc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	if (*str++ != 'G')
 80043e0:	7803      	ldrb	r3, [r0, #0]
 80043e2:	2b47      	cmp	r3, #71	; 0x47
 80043e4:	f040 80de 	bne.w	80045a4 <string_Decode+0x1c8>
	switch (*str++)
 80043e8:	7843      	ldrb	r3, [r0, #1]
 80043ea:	2b50      	cmp	r3, #80	; 0x50
 80043ec:	f040 80da 	bne.w	80045a4 <string_Decode+0x1c8>
 80043f0:	1c84      	adds	r4, r0, #2
    charsToCopy = getNumToDelim(ptr, delimiter);
 80043f2:	212c      	movs	r1, #44	; 0x2c
 80043f4:	4620      	mov	r0, r4
 80043f6:	f7ff ffcd 	bl	8004394 <getNumToDelim>
    copyString(temp, ptr, charsToCopy, 6);
 80043fa:	4621      	mov	r1, r4
 80043fc:	4602      	mov	r2, r0
    charsToCopy = getNumToDelim(ptr, delimiter);
 80043fe:	4605      	mov	r5, r0
    copyString(temp, ptr, charsToCopy, 6);
 8004400:	2306      	movs	r3, #6
 8004402:	4668      	mov	r0, sp
 8004404:	f7ff ffd2 	bl	80043ac <copyString>
    if (strncmp("GGA", temp, 3) == 0)
 8004408:	2203      	movs	r2, #3
 800440a:	4669      	mov	r1, sp
 800440c:	4867      	ldr	r0, [pc, #412]	; (80045ac <string_Decode+0x1d0>)
 800440e:	f000 faed 	bl	80049ec <strncmp>
    ptr += charsToCopy + 1;
 8004412:	3501      	adds	r5, #1
 8004414:	442c      	add	r4, r5
    if (strncmp("GGA", temp, 3) == 0)
 8004416:	4607      	mov	r7, r0
 8004418:	2800      	cmp	r0, #0
 800441a:	f040 8089 	bne.w	8004530 <string_Decode+0x154>
    	Gx_temp->locked = 1;
 800441e:	f04f 0801 	mov.w	r8, #1
 8004422:	4e63      	ldr	r6, [pc, #396]	; (80045b0 <string_Decode+0x1d4>)
    	charsToCopy = getNumToDelim(ptr, delimiter);
 8004424:	212c      	movs	r1, #44	; 0x2c
 8004426:	4620      	mov	r0, r4
    	Gx_temp->locked = 1;
 8004428:	f886 8035 	strb.w	r8, [r6, #53]	; 0x35
    	charsToCopy = getNumToDelim(ptr, delimiter);
 800442c:	f7ff ffb2 	bl	8004394 <getNumToDelim>
 8004430:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 8004432:	4445      	add	r5, r8
		copyString(Gx_temp->time, ptr, charsToCopy, 6);
 8004434:	4602      	mov	r2, r0
 8004436:	2306      	movs	r3, #6
 8004438:	4621      	mov	r1, r4
 800443a:	4630      	mov	r0, r6
		ptr += charsToCopy + 1;
 800443c:	442c      	add	r4, r5
		copyString(Gx_temp->time, ptr, charsToCopy, 6);
 800443e:	f7ff ffb5 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 8004442:	212c      	movs	r1, #44	; 0x2c
 8004444:	4620      	mov	r0, r4
 8004446:	f7ff ffa5 	bl	8004394 <getNumToDelim>
 800444a:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 800444c:	4445      	add	r5, r8
		copyString(Gx_temp->latitude, ptr, charsToCopy, 9);
 800444e:	4602      	mov	r2, r0
 8004450:	2309      	movs	r3, #9
 8004452:	4621      	mov	r1, r4
 8004454:	f106 000b 	add.w	r0, r6, #11
		ptr += charsToCopy + 1;
 8004458:	442c      	add	r4, r5
		copyString(Gx_temp->latitude, ptr, charsToCopy, 9);
 800445a:	f7ff ffa7 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 800445e:	212c      	movs	r1, #44	; 0x2c
 8004460:	4620      	mov	r0, r4
 8004462:	f7ff ff97 	bl	8004394 <getNumToDelim>
 8004466:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 8004468:	4445      	add	r5, r8
		copyString(Gx_temp->latitude_dir, ptr, charsToCopy, 1);
 800446a:	4602      	mov	r2, r0
 800446c:	4643      	mov	r3, r8
 800446e:	4621      	mov	r1, r4
 8004470:	f106 0015 	add.w	r0, r6, #21
		ptr += charsToCopy + 1;
 8004474:	442c      	add	r4, r5
		copyString(Gx_temp->latitude_dir, ptr, charsToCopy, 1);
 8004476:	f7ff ff99 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 800447a:	212c      	movs	r1, #44	; 0x2c
 800447c:	4620      	mov	r0, r4
 800447e:	f7ff ff89 	bl	8004394 <getNumToDelim>
 8004482:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 8004484:	4445      	add	r5, r8
		copyString(Gx_temp->longitude, ptr, charsToCopy, 10);
 8004486:	4602      	mov	r2, r0
 8004488:	230a      	movs	r3, #10
 800448a:	4621      	mov	r1, r4
 800448c:	f106 0017 	add.w	r0, r6, #23
		ptr += charsToCopy + 1;
 8004490:	442c      	add	r4, r5
		copyString(Gx_temp->longitude, ptr, charsToCopy, 10);
 8004492:	f7ff ff8b 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 8004496:	212c      	movs	r1, #44	; 0x2c
 8004498:	4620      	mov	r0, r4
 800449a:	f7ff ff7b 	bl	8004394 <getNumToDelim>
 800449e:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 80044a0:	4445      	add	r5, r8
		copyString(Gx_temp->longitude_dir, ptr, charsToCopy, 1);
 80044a2:	4602      	mov	r2, r0
 80044a4:	4643      	mov	r3, r8
 80044a6:	4621      	mov	r1, r4
 80044a8:	f106 0022 	add.w	r0, r6, #34	; 0x22
		ptr += charsToCopy + 1;
 80044ac:	442c      	add	r4, r5
		copyString(Gx_temp->longitude_dir, ptr, charsToCopy, 1);
 80044ae:	f7ff ff7d 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 80044b2:	212c      	movs	r1, #44	; 0x2c
 80044b4:	4620      	mov	r0, r4
 80044b6:	f7ff ff6d 	bl	8004394 <getNumToDelim>
 80044ba:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 80044bc:	4445      	add	r5, r8
		copyString(Gx_temp->valid, ptr, charsToCopy, 1);
 80044be:	4602      	mov	r2, r0
 80044c0:	4643      	mov	r3, r8
 80044c2:	4621      	mov	r1, r4
 80044c4:	f106 0033 	add.w	r0, r6, #51	; 0x33
		ptr += charsToCopy + 1;
 80044c8:	442c      	add	r4, r5
		copyString(Gx_temp->valid, ptr, charsToCopy, 1);
 80044ca:	f7ff ff6f 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 80044ce:	212c      	movs	r1, #44	; 0x2c
 80044d0:	4620      	mov	r0, r4
 80044d2:	f7ff ff5f 	bl	8004394 <getNumToDelim>
 80044d6:	4605      	mov	r5, r0
		ptr += charsToCopy + 1;
 80044d8:	4445      	add	r5, r8
 80044da:	4425      	add	r5, r4
		copyString(Gx_temp->satelites, ptr, charsToCopy, 2);
 80044dc:	4602      	mov	r2, r0
 80044de:	2302      	movs	r3, #2
 80044e0:	4621      	mov	r1, r4
 80044e2:	f106 0030 	add.w	r0, r6, #48	; 0x30
 80044e6:	f7ff ff61 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 80044ea:	212c      	movs	r1, #44	; 0x2c
 80044ec:	4628      	mov	r0, r5
 80044ee:	f7ff ff51 	bl	8004394 <getNumToDelim>
 80044f2:	4604      	mov	r4, r0
		ptr += charsToCopy + 1;
 80044f4:	4444      	add	r4, r8
		copyString(Gx_temp->accuracy, ptr, charsToCopy, 4);
 80044f6:	4602      	mov	r2, r0
 80044f8:	2304      	movs	r3, #4
		ptr += charsToCopy + 1;
 80044fa:	442c      	add	r4, r5
		copyString(Gx_temp->accuracy, ptr, charsToCopy, 4);
 80044fc:	4629      	mov	r1, r5
 80044fe:	f106 0041 	add.w	r0, r6, #65	; 0x41
 8004502:	f7ff ff53 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 8004506:	212c      	movs	r1, #44	; 0x2c
 8004508:	4620      	mov	r0, r4
 800450a:	f7ff ff43 	bl	8004394 <getNumToDelim>
		uint8_t temp_len = getNumToDelim(ptr, '.');
 800450e:	212e      	movs	r1, #46	; 0x2e
		charsToCopy = getNumToDelim(ptr, delimiter);
 8004510:	4605      	mov	r5, r0
		uint8_t temp_len = getNumToDelim(ptr, '.');
 8004512:	4620      	mov	r0, r4
 8004514:	f7ff ff3e 	bl	8004394 <getNumToDelim>
		copyString(Gx_temp->altitude, ptr, charsToCopy, 7);
 8004518:	42a8      	cmp	r0, r5
 800451a:	bf28      	it	cs
 800451c:	4628      	movcs	r0, r5
 800451e:	2307      	movs	r3, #7
 8004520:	b2c2      	uxtb	r2, r0
 8004522:	4621      	mov	r1, r4
 8004524:	f106 0024 	add.w	r0, r6, #36	; 0x24
 8004528:	f7ff ff40 	bl	80043ac <copyString>
        Gx_temp->locked = 0;
 800452c:	f886 7035 	strb.w	r7, [r6, #53]	; 0x35
    if (strncmp("ZDA", temp, 3) == 0)
 8004530:	2203      	movs	r2, #3
 8004532:	4669      	mov	r1, sp
 8004534:	481f      	ldr	r0, [pc, #124]	; (80045b4 <string_Decode+0x1d8>)
 8004536:	f000 fa59 	bl	80049ec <strncmp>
 800453a:	4607      	mov	r7, r0
 800453c:	bb90      	cbnz	r0, 80045a4 <string_Decode+0x1c8>
		Gx_temp->locked = 1;
 800453e:	2301      	movs	r3, #1
 8004540:	4d1b      	ldr	r5, [pc, #108]	; (80045b0 <string_Decode+0x1d4>)
		charsToCopy = getNumToDelim(ptr, delimiter);
 8004542:	212c      	movs	r1, #44	; 0x2c
 8004544:	4620      	mov	r0, r4
		Gx_temp->locked = 1;
 8004546:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
		charsToCopy = getNumToDelim(ptr, delimiter);
 800454a:	f7ff ff23 	bl	8004394 <getNumToDelim>
		ptr += charsToCopy + 1;
 800454e:	3001      	adds	r0, #1
 8004550:	4404      	add	r4, r0
		charsToCopy = getNumToDelim(ptr, delimiter);
 8004552:	212c      	movs	r1, #44	; 0x2c
 8004554:	4620      	mov	r0, r4
 8004556:	f7ff ff1d 	bl	8004394 <getNumToDelim>
 800455a:	4606      	mov	r6, r0
		ptr += charsToCopy + 1;
 800455c:	3601      	adds	r6, #1
		copyString(Gx_temp->day, ptr, charsToCopy, 2);
 800455e:	4602      	mov	r2, r0
 8004560:	2302      	movs	r3, #2
 8004562:	4621      	mov	r1, r4
 8004564:	f105 0036 	add.w	r0, r5, #54	; 0x36
		ptr += charsToCopy + 1;
 8004568:	4434      	add	r4, r6
		copyString(Gx_temp->day, ptr, charsToCopy, 2);
 800456a:	f7ff ff1f 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 800456e:	212c      	movs	r1, #44	; 0x2c
 8004570:	4620      	mov	r0, r4
 8004572:	f7ff ff0f 	bl	8004394 <getNumToDelim>
 8004576:	4606      	mov	r6, r0
		ptr += charsToCopy + 1;
 8004578:	3601      	adds	r6, #1
		copyString(Gx_temp->month, ptr, charsToCopy, 2);
 800457a:	4602      	mov	r2, r0
 800457c:	2302      	movs	r3, #2
 800457e:	4621      	mov	r1, r4
 8004580:	f105 0039 	add.w	r0, r5, #57	; 0x39
		ptr += charsToCopy + 1;
 8004584:	4434      	add	r4, r6
		copyString(Gx_temp->month, ptr, charsToCopy, 2);
 8004586:	f7ff ff11 	bl	80043ac <copyString>
		charsToCopy = getNumToDelim(ptr, delimiter);
 800458a:	212c      	movs	r1, #44	; 0x2c
 800458c:	4620      	mov	r0, r4
 800458e:	f7ff ff01 	bl	8004394 <getNumToDelim>
		copyString(Gx_temp->year, ptr, charsToCopy, 4);
 8004592:	2304      	movs	r3, #4
 8004594:	4602      	mov	r2, r0
 8004596:	4621      	mov	r1, r4
 8004598:	f105 003c 	add.w	r0, r5, #60	; 0x3c
 800459c:	f7ff ff06 	bl	80043ac <copyString>
		Gx_temp->locked = 0;
 80045a0:	f885 7035 	strb.w	r7, [r5, #53]	; 0x35
}
 80045a4:	b004      	add	sp, #16
 80045a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045aa:	bf00      	nop
 80045ac:	08005a68 	.word	0x08005a68
 80045b0:	20000470 	.word	0x20000470
 80045b4:	08005a6c 	.word	0x08005a6c

080045b8 <Position_UART_Capture>:
    char tmpchar = '\0';
 80045b8:	2300      	movs	r3, #0
{
 80045ba:	b513      	push	{r0, r1, r4, lr}
    char tmpchar = '\0';
 80045bc:	a902      	add	r1, sp, #8
 80045be:	f801 3d01 	strb.w	r3, [r1, #-1]!
    if (RingBufferRead(&GPS_USART_RxRingBuffer, &tmpchar) == NO_ERROR)
 80045c2:	480f      	ldr	r0, [pc, #60]	; (8004600 <Position_UART_Capture+0x48>)
 80045c4:	f7fc ffa4 	bl	8001510 <RingBufferRead>
 80045c8:	4604      	mov	r4, r0
 80045ca:	b9b8      	cbnz	r0, 80045fc <Position_UART_Capture+0x44>
        if (tmpchar == '$')
 80045cc:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80045d0:	4a0c      	ldr	r2, [pc, #48]	; (8004604 <Position_UART_Capture+0x4c>)
 80045d2:	2924      	cmp	r1, #36	; 0x24
 80045d4:	d103      	bne.n	80045de <Position_UART_Capture+0x26>
            rxStringWritePos = 0;
 80045d6:	7010      	strb	r0, [r2, #0]
}
 80045d8:	4620      	mov	r0, r4
 80045da:	b002      	add	sp, #8
 80045dc:	bd10      	pop	{r4, pc}
        else if (tmpchar == '*')
 80045de:	292a      	cmp	r1, #42	; 0x2a
 80045e0:	d104      	bne.n	80045ec <Position_UART_Capture+0x34>
            rxStringWritePos = 0;
 80045e2:	7010      	strb	r0, [r2, #0]
            string_Decode(rxString);
 80045e4:	4808      	ldr	r0, [pc, #32]	; (8004608 <Position_UART_Capture+0x50>)
 80045e6:	f7ff fef9 	bl	80043dc <string_Decode>
 80045ea:	e7f5      	b.n	80045d8 <Position_UART_Capture+0x20>
            rxString[rxStringWritePos++ & 127] = tmpchar;
 80045ec:	7813      	ldrb	r3, [r2, #0]
 80045ee:	1c58      	adds	r0, r3, #1
 80045f0:	7010      	strb	r0, [r2, #0]
 80045f2:	4a05      	ldr	r2, [pc, #20]	; (8004608 <Position_UART_Capture+0x50>)
 80045f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045f8:	54d1      	strb	r1, [r2, r3]
 80045fa:	e7ed      	b.n	80045d8 <Position_UART_Capture+0x20>
    	return BUFFER_EMPTY;
 80045fc:	2401      	movs	r4, #1
 80045fe:	e7eb      	b.n	80045d8 <Position_UART_Capture+0x20>
 8004600:	20000828 	.word	0x20000828
 8004604:	20000536 	.word	0x20000536
 8004608:	200004b6 	.word	0x200004b6

0800460c <PositionCopy>:

}

void PositionCopy(position_message_t* const dest, const position_message_t* const src)
{
	memcpy(dest, src, sizeof(position_message_t));
 800460c:	2246      	movs	r2, #70	; 0x46
 800460e:	f000 b991 	b.w	8004934 <memcpy>
	...

08004614 <Position_Get>:
	PositionCopy(msg, &GP_temp);
 8004614:	4901      	ldr	r1, [pc, #4]	; (800461c <Position_Get+0x8>)
 8004616:	f7ff bff9 	b.w	800460c <PositionCopy>
 800461a:	bf00      	nop
 800461c:	20000470 	.word	0x20000470

08004620 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004620:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004658 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004624:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004626:	e003      	b.n	8004630 <LoopCopyDataInit>

08004628 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004628:	4b0c      	ldr	r3, [pc, #48]	; (800465c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800462a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800462c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800462e:	3104      	adds	r1, #4

08004630 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004630:	480b      	ldr	r0, [pc, #44]	; (8004660 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004632:	4b0c      	ldr	r3, [pc, #48]	; (8004664 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004634:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004636:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004638:	d3f6      	bcc.n	8004628 <CopyDataInit>
  ldr  r2, =_sbss
 800463a:	4a0b      	ldr	r2, [pc, #44]	; (8004668 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800463c:	e002      	b.n	8004644 <LoopFillZerobss>

0800463e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800463e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004640:	f842 3b04 	str.w	r3, [r2], #4

08004644 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004644:	4b09      	ldr	r3, [pc, #36]	; (800466c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004646:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004648:	d3f9      	bcc.n	800463e <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800464a:	f000 f881 	bl	8004750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800464e:	f000 f94d 	bl	80048ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004652:	f7ff fb5f 	bl	8003d14 <main>
  bx  lr    
 8004656:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004658:	20014000 	.word	0x20014000
  ldr  r3, =_sidata
 800465c:	08005bb8 	.word	0x08005bb8
  ldr  r0, =_sdata
 8004660:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004664:	200003e4 	.word	0x200003e4
  ldr  r2, =_sbss
 8004668:	200003e8 	.word	0x200003e8
  ldr  r3, = _ebss
 800466c:	20000a3c 	.word	0x20000a3c

08004670 <UB_Fatfs_Init>:
//--------------------------------------------------------------
// Init-Funktion
// (init aller Systeme)
//--------------------------------------------------------------
void UB_Fatfs_Init(void)
{
 8004670:	b508      	push	{r3, lr}
  // init der Hardware fr die SDCard-Funktionen
  UB_SDCard_Init();
 8004672:	f7fe fef7 	bl	8003464 <UB_SDCard_Init>
  // init der Hardware fr die USB-Funktionen
  UB_USBDisk_Init();
 8004676:	f7ff f8e8 	bl	800384a <UB_USBDisk_Init>
  // init der Hardware fr die ATA-Funktionen
  UB_ATADrive_Init();
}
 800467a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  UB_ATADrive_Init();
 800467e:	f7fd bfeb 	b.w	8002658 <UB_ATADrive_Init>

08004682 <UB_Fatfs_CheckMedia>:
// Return Wert :
//     FATFS_OK    => Medium eingelegt
//  FATFS_NO_MEDIA => kein Medium eingelegt
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CheckMedia(MEDIA_t dev)
{
 8004682:	b508      	push	{r3, lr}
  FATFS_t ret_wert=FATFS_NO_MEDIA;
  uint8_t check=SD_NOT_PRESENT;

  // check ob Medium eingelegt
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 8004684:	b930      	cbnz	r0, 8004694 <UB_Fatfs_CheckMedia+0x12>
 8004686:	f7fe f9cb 	bl	8002a20 <UB_SDCard_CheckMedia>
  if(check==SD_PRESENT) {
    ret_wert=FATFS_OK;
 800468a:	f110 30ff 	adds.w	r0, r0, #4294967295
 800468e:	bf18      	it	ne
 8004690:	2001      	movne	r0, #1
 8004692:	bd08      	pop	{r3, pc}
  }
  else {
    ret_wert=FATFS_NO_MEDIA;
 8004694:	2001      	movs	r0, #1
  }

  return(ret_wert);
}
 8004696:	bd08      	pop	{r3, pc}

08004698 <UB_Fatfs_Mount>:
//     FATFS_OK       => kein Fehler
//  FATFS_MOUNT_ERR   => Fehler
//  FATFS_GETFREE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_Mount(MEDIA_t dev)
{
 8004698:	b507      	push	{r0, r1, r2, lr}
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
  FRESULT check=FR_INVALID_PARAMETER;
  DWORD fre_clust;
  FATFS	*fs;

  if(dev==MMC_0) check=f_mount(0, &FileSystemObject);
 800469a:	b118      	cbz	r0, 80046a4 <UB_Fatfs_Mount+0xc>
    else {
      ret_wert=FATFS_GETFREE_ERR;
    }
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 800469c:	2002      	movs	r0, #2
  }

  return(ret_wert);
}
 800469e:	b003      	add	sp, #12
 80046a0:	f85d fb04 	ldr.w	pc, [sp], #4
  if(dev==MMC_0) check=f_mount(0, &FileSystemObject);
 80046a4:	4907      	ldr	r1, [pc, #28]	; (80046c4 <UB_Fatfs_Mount+0x2c>)
 80046a6:	f7fd fced 	bl	8002084 <f_mount>
  if(check == FR_OK) {
 80046aa:	2800      	cmp	r0, #0
 80046ac:	d1f6      	bne.n	800469c <UB_Fatfs_Mount+0x4>
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 80046ae:	aa01      	add	r2, sp, #4
 80046b0:	4669      	mov	r1, sp
 80046b2:	4805      	ldr	r0, [pc, #20]	; (80046c8 <UB_Fatfs_Mount+0x30>)
 80046b4:	f7fd ff43 	bl	800253e <f_getfree>
    if(check == FR_OK) {
 80046b8:	2800      	cmp	r0, #0
      ret_wert=FATFS_GETFREE_ERR;
 80046ba:	bf0c      	ite	eq
 80046bc:	2000      	moveq	r0, #0
 80046be:	2003      	movne	r0, #3
 80046c0:	e7ed      	b.n	800469e <UB_Fatfs_Mount+0x6>
 80046c2:	bf00      	nop
 80046c4:	20000538 	.word	0x20000538
 80046c8:	08005a70 	.word	0x08005a70

080046cc <UB_Fatfs_UnMount>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_MOUNT_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_UnMount(MEDIA_t dev)
{
 80046cc:	b508      	push	{r3, lr}
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
  FRESULT check=FR_INVALID_PARAMETER;

  if(dev==MMC_0) check=f_mount(0, NULL);
 80046ce:	4601      	mov	r1, r0
 80046d0:	b910      	cbnz	r0, 80046d8 <UB_Fatfs_UnMount+0xc>
 80046d2:	f7fd fcd7 	bl	8002084 <f_mount>
  if(check == FR_OK) {
 80046d6:	b100      	cbz	r0, 80046da <UB_Fatfs_UnMount+0xe>
    ret_wert=FATFS_OK;
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 80046d8:	2002      	movs	r0, #2
  }

  return(ret_wert);
}
 80046da:	bd08      	pop	{r3, pc}

080046dc <UB_Fatfs_OpenFile>:
//     FATFS_OK    => kein Fehler
//  FATFS_OPEN_ERR => Fehler
//  FATFS_SEEK_ERR => Fehler bei WR und WR_NEW
//--------------------------------------------------------------
FATFS_t UB_Fatfs_OpenFile(FIL* fp, const char* name, FMODE_t mode)
{
 80046dc:	b510      	push	{r4, lr}
 80046de:	4604      	mov	r4, r0
  FATFS_t ret_wert=FATFS_OPEN_ERR;
  FRESULT check=FR_INVALID_PARAMETER;

  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 80046e0:	b922      	cbnz	r2, 80046ec <UB_Fatfs_OpenFile+0x10>
 80046e2:	2201      	movs	r2, #1
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 80046e4:	f7fd fcde 	bl	80020a4 <f_open>

  if(check==FR_OK) {
 80046e8:	b188      	cbz	r0, 800470e <UB_Fatfs_OpenFile+0x32>
 80046ea:	e005      	b.n	80046f8 <UB_Fatfs_OpenFile+0x1c>
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 80046ec:	2a01      	cmp	r2, #1
 80046ee:	d105      	bne.n	80046fc <UB_Fatfs_OpenFile+0x20>
 80046f0:	2202      	movs	r2, #2
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 80046f2:	f7fd fcd7 	bl	80020a4 <f_open>
  if(check==FR_OK) {
 80046f6:	b128      	cbz	r0, 8004704 <UB_Fatfs_OpenFile+0x28>
        ret_wert=FATFS_SEEK_ERR;
      }
    }
  }
  else {
    ret_wert=FATFS_OPEN_ERR;
 80046f8:	2005      	movs	r0, #5
 80046fa:	bd10      	pop	{r4, pc}
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 80046fc:	2a02      	cmp	r2, #2
 80046fe:	d10a      	bne.n	8004716 <UB_Fatfs_OpenFile+0x3a>
 8004700:	2212      	movs	r2, #18
 8004702:	e7f6      	b.n	80046f2 <UB_Fatfs_OpenFile+0x16>
      check = f_lseek(fp, f_size(fp));
 8004704:	68e1      	ldr	r1, [r4, #12]
 8004706:	4620      	mov	r0, r4
 8004708:	f7fd fe7b 	bl	8002402 <f_lseek>
      if(check!=FR_OK) {
 800470c:	b908      	cbnz	r0, 8004712 <UB_Fatfs_OpenFile+0x36>
    ret_wert=FATFS_OK;
 800470e:	2000      	movs	r0, #0
 8004710:	bd10      	pop	{r4, pc}
        ret_wert=FATFS_SEEK_ERR;
 8004712:	2008      	movs	r0, #8
  }   

  return(ret_wert);
 8004714:	bd10      	pop	{r4, pc}
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 8004716:	2a03      	cmp	r2, #3
 8004718:	d1ee      	bne.n	80046f8 <UB_Fatfs_OpenFile+0x1c>
 800471a:	220a      	movs	r2, #10
 800471c:	e7e2      	b.n	80046e4 <UB_Fatfs_OpenFile+0x8>

0800471e <UB_Fatfs_CloseFile>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_CLOSE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CloseFile(FIL* fp)
{
 800471e:	b508      	push	{r3, lr}
  FATFS_t ret_wert=FATFS_CLOSE_ERR;
  FRESULT check=FR_INVALID_PARAMETER;

  check=f_close(fp);
 8004720:	f7fd fe68 	bl	80023f4 <f_close>

  if(check==FR_OK) {
 8004724:	2800      	cmp	r0, #0
  else {
    ret_wert=FATFS_CLOSE_ERR;
  }   

  return(ret_wert);
}
 8004726:	bf14      	ite	ne
 8004728:	2006      	movne	r0, #6
 800472a:	2000      	moveq	r0, #0
 800472c:	bd08      	pop	{r3, pc}

0800472e <UB_Fatfs_WriteString>:
// Return Wert :
//     FATFS_OK    => kein Fehler
//  FATFS_PUTS_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_WriteString(FIL* fp, const char* text)
{
 800472e:	b510      	push	{r4, lr}
 8004730:	4604      	mov	r4, r0
 8004732:	4608      	mov	r0, r1
  FATFS_t ret_wert=FATFS_PUTS_ERR;
  int check=0;

  check=f_puts(text, fp);
 8004734:	4621      	mov	r1, r4
 8004736:	f7fd ff80 	bl	800263a <f_puts>

  if(check>=0) {
 800473a:	2800      	cmp	r0, #0
 800473c:	db05      	blt.n	800474a <UB_Fatfs_WriteString+0x1c>
    ret_wert=FATFS_OK;
    // Zeilenendekennung hinzufgen
    f_putc('\n', fp);
 800473e:	4621      	mov	r1, r4
 8004740:	200a      	movs	r0, #10
 8004742:	f7fd ff62 	bl	800260a <f_putc>
    ret_wert=FATFS_OK;
 8004746:	2000      	movs	r0, #0
 8004748:	bd10      	pop	{r4, pc}
  }
  else {
    ret_wert=FATFS_PUTS_ERR;
 800474a:	2007      	movs	r0, #7
  }   

  return(ret_wert);
}
 800474c:	bd10      	pop	{r4, pc}
	...

08004750 <SystemInit>:
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004750:	2100      	movs	r1, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004752:	4b15      	ldr	r3, [pc, #84]	; (80047a8 <SystemInit+0x58>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	f042 0201 	orr.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800475c:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004764:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004768:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800476a:	4a10      	ldr	r2, [pc, #64]	; (80047ac <SystemInit+0x5c>)
 800476c:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004774:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004776:	60d9      	str	r1, [r3, #12]
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR =  FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_0WS;
 8004778:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800477c:	4a0c      	ldr	r2, [pc, #48]	; (80047b0 <SystemInit+0x60>)
 800477e:	6011      	str	r1, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8004780:	689a      	ldr	r2, [r3, #8]
 8004782:	609a      	str	r2, [r3, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8004784:	689a      	ldr	r2, [r3, #8]
 8004786:	609a      	str	r2, [r3, #8]

  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	609a      	str	r2, [r3, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800478c:	4a09      	ldr	r2, [pc, #36]	; (80047b4 <SystemInit+0x64>)
 800478e:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004796:	601a      	str	r2, [r3, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	0192      	lsls	r2, r2, #6
 800479c:	d5fc      	bpl.n	8004798 <SystemInit+0x48>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800479e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80047a2:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <SystemInit+0x68>)
 80047a4:	609a      	str	r2, [r3, #8]
 80047a6:	4770      	bx	lr
 80047a8:	40023800 	.word	0x40023800
 80047ac:	24003010 	.word	0x24003010
 80047b0:	40023c00 	.word	0x40023c00
 80047b4:	0c033008 	.word	0x0c033008
 80047b8:	e000ed00 	.word	0xe000ed00

080047bc <usart_init>:

RingBuffer_t USART_RX_Buffer;

void usart_init(void)
{
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80047bc:	2101      	movs	r1, #1
{
 80047be:	b530      	push	{r4, r5, lr}
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80047c0:	4608      	mov	r0, r1
{
 80047c2:	b087      	sub	sp, #28
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
	
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 80047c4:	4d1f      	ldr	r5, [pc, #124]	; (8004844 <usart_init+0x88>)
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80047c6:	f7fc f8d9 	bl	800097c <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80047ca:	2101      	movs	r1, #1
 80047cc:	2010      	movs	r0, #16
 80047ce:	f7fc f8ed 	bl	80009ac <RCC_APB2PeriphClockCmd>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 80047d2:	4628      	mov	r0, r5
 80047d4:	2207      	movs	r2, #7
 80047d6:	2109      	movs	r1, #9
 80047d8:	f7fb ff68 	bl	80006ac <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 80047dc:	4628      	mov	r0, r5
 80047de:	2207      	movs	r2, #7
 80047e0:	210a      	movs	r1, #10
 80047e2:	f7fb ff63 	bl	80006ac <GPIO_PinAFConfig>
	
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80047e6:	2400      	movs	r4, #0
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 80047e8:	f44f 62c0 	mov.w	r2, #1536	; 0x600
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80047ec:	2302      	movs	r3, #2
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ee:	4669      	mov	r1, sp
 80047f0:	4628      	mov	r0, r5
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 80047f2:	9200      	str	r2, [sp, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80047f4:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80047f8:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80047fc:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004800:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004804:	f7fb fefa 	bl	80005fc <GPIO_Init>
	
	
	USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.USART_BaudRate = 115200;
 8004808:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800480c:	9302      	str	r3, [sp, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
	USART_InitStruct.USART_Parity = USART_Parity_No;
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStruct.USART_Mode = USART_Mode_Tx; // | USART_Mode_Rx;
 800480e:	2308      	movs	r3, #8
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8004810:	f8ad 400c 	strh.w	r4, [sp, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8004814:	f8ad 400e 	strh.w	r4, [sp, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8004818:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800481c:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_Init(USART1, &USART_InitStruct);
 8004820:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8004824:	f504 3488 	add.w	r4, r4, #69632	; 0x11000
 8004828:	eb0d 0103 	add.w	r1, sp, r3
 800482c:	4620      	mov	r0, r4
	USART_InitStruct.USART_Mode = USART_Mode_Tx; // | USART_Mode_Rx;
 800482e:	f8ad 3012 	strh.w	r3, [sp, #18]
	USART_Init(USART1, &USART_InitStruct);
 8004832:	f7fc fa29 	bl	8000c88 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);
 8004836:	2101      	movs	r1, #1
 8004838:	4620      	mov	r0, r4
 800483a:	f7fc fa7f 	bl	8000d3c <USART_Cmd>
	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);

	InitRingBuffer(&USART_RX_Buffer);*/
	
}
 800483e:	b007      	add	sp, #28
 8004840:	bd30      	pop	{r4, r5, pc}
 8004842:	bf00      	nop
 8004844:	40020000 	.word	0x40020000

08004848 <usart_send_char>:

void usart_send_char(const char c)
{
 8004848:	b510      	push	{r4, lr}
	USART_SendData(USART1, c);
 800484a:	4601      	mov	r1, r0
 800484c:	4805      	ldr	r0, [pc, #20]	; (8004864 <usart_send_char+0x1c>)
 800484e:	f7fc fa81 	bl	8000d54 <USART_SendData>
	
	while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
 8004852:	4c04      	ldr	r4, [pc, #16]	; (8004864 <usart_send_char+0x1c>)
 8004854:	2140      	movs	r1, #64	; 0x40
 8004856:	4620      	mov	r0, r4
 8004858:	f7fc fa9c 	bl	8000d94 <USART_GetFlagStatus>
 800485c:	2800      	cmp	r0, #0
 800485e:	d0f9      	beq.n	8004854 <usart_send_char+0xc>
}
 8004860:	bd10      	pop	{r4, pc}
 8004862:	bf00      	nop
 8004864:	40011000 	.word	0x40011000

08004868 <usart_send_string>:

void usart_send_string(const char* const s)
{
 8004868:	b510      	push	{r4, lr}
 800486a:	1e44      	subs	r4, r0, #1
	const char* ptr = s;
	while(*ptr)
 800486c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004870:	b900      	cbnz	r0, 8004874 <usart_send_string+0xc>
	{
		usart_send_char(*ptr++);
	}
}
 8004872:	bd10      	pop	{r4, pc}
		usart_send_char(*ptr++);
 8004874:	f7ff ffe8 	bl	8004848 <usart_send_char>
 8004878:	e7f8      	b.n	800486c <usart_send_string+0x4>
	...

0800487c <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 800487c:	b508      	push	{r3, lr}
  uint16_t wert;

  if (USART_GetITStatus(USART1, USART_IT_RXNE) == SET)
 800487e:	f240 5125 	movw	r1, #1317	; 0x525
 8004882:	4807      	ldr	r0, [pc, #28]	; (80048a0 <USART1_IRQHandler+0x24>)
 8004884:	f7fc fa8c 	bl	8000da0 <USART_GetITStatus>
 8004888:	2801      	cmp	r0, #1
 800488a:	d108      	bne.n	800489e <USART1_IRQHandler+0x22>
	{
    // wenn ein Byte im Empfangspuffer steht
    wert=USART_ReceiveData(USART1);
 800488c:	4804      	ldr	r0, [pc, #16]	; (80048a0 <USART1_IRQHandler+0x24>)
 800488e:	f7fc fa65 	bl	8000d5c <USART_ReceiveData>
    // Byte speichern
	RingBufferWrite(&USART_RX_Buffer, (char)wert);
  }
}
 8004892:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	RingBufferWrite(&USART_RX_Buffer, (char)wert);
 8004896:	b2c1      	uxtb	r1, r0
 8004898:	4802      	ldr	r0, [pc, #8]	; (80048a4 <USART1_IRQHandler+0x28>)
 800489a:	f7fc be49 	b.w	8001530 <RingBufferWrite>
 800489e:	bd08      	pop	{r3, pc}
 80048a0:	40011000 	.word	0x40011000
 80048a4:	20000930 	.word	0x20000930

080048a8 <watchdog_init>:
#include <inttypes.h>

#include "stm32f2xx_conf.h"

uint8_t watchdog_init(uint16_t time_ms)
{
 80048a8:	b538      	push	{r3, r4, r5, lr}
 80048aa:	4605      	mov	r5, r0
    uint8_t ret_val = 0;

    if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET)
 80048ac:	207d      	movs	r0, #125	; 0x7d
 80048ae:	f7fc f8a1 	bl	80009f4 <RCC_GetFlagStatus>
 80048b2:	b190      	cbz	r0, 80048da <watchdog_init+0x32>
    {
        // Letzter Reset durch Watchdog ausgelst!
        RCC_ClearFlag();
 80048b4:	f7fc f8b2 	bl	8000a1c <RCC_ClearFlag>

        ret_val = 1;
 80048b8:	2401      	movs	r4, #1
    }


    IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 80048ba:	f245 5055 	movw	r0, #21845	; 0x5555
 80048be:	f7fb fff7 	bl	80008b0 <IWDG_WriteAccessCmd>

    // Clock source = LSI = 32.768 kHz; Vorteiler = 32 -> Clock ca. 1 ms

    IWDG_SetPrescaler(IWDG_Prescaler_32);
 80048c2:	2003      	movs	r0, #3
 80048c4:	f7fb fffa 	bl	80008bc <IWDG_SetPrescaler>

    IWDG_SetReload(time_ms);
 80048c8:	4628      	mov	r0, r5
 80048ca:	f7fb fffd 	bl	80008c8 <IWDG_SetReload>

    IWDG_ReloadCounter();
 80048ce:	f7fc f801 	bl	80008d4 <IWDG_ReloadCounter>

    IWDG_Enable();
 80048d2:	f7fc f807 	bl	80008e4 <IWDG_Enable>

    return ret_val;
}
 80048d6:	4620      	mov	r0, r4
 80048d8:	bd38      	pop	{r3, r4, r5, pc}
    uint8_t ret_val = 0;
 80048da:	4604      	mov	r4, r0
 80048dc:	e7ed      	b.n	80048ba <watchdog_init+0x12>

080048de <watchdog_trigger>:

void watchdog_trigger()
{
    IWDG_ReloadCounter();
 80048de:	f7fb bff9 	b.w	80008d4 <IWDG_ReloadCounter>

080048e2 <atoi>:
 80048e2:	220a      	movs	r2, #10
 80048e4:	2100      	movs	r1, #0
 80048e6:	f000 b913 	b.w	8004b10 <strtol>
	...

080048ec <__libc_init_array>:
 80048ec:	b570      	push	{r4, r5, r6, lr}
 80048ee:	2500      	movs	r5, #0
 80048f0:	4e0c      	ldr	r6, [pc, #48]	; (8004924 <__libc_init_array+0x38>)
 80048f2:	4c0d      	ldr	r4, [pc, #52]	; (8004928 <__libc_init_array+0x3c>)
 80048f4:	1ba4      	subs	r4, r4, r6
 80048f6:	10a4      	asrs	r4, r4, #2
 80048f8:	42a5      	cmp	r5, r4
 80048fa:	d109      	bne.n	8004910 <__libc_init_array+0x24>
 80048fc:	f000 fd4a 	bl	8005394 <_init>
 8004900:	2500      	movs	r5, #0
 8004902:	4e0a      	ldr	r6, [pc, #40]	; (800492c <__libc_init_array+0x40>)
 8004904:	4c0a      	ldr	r4, [pc, #40]	; (8004930 <__libc_init_array+0x44>)
 8004906:	1ba4      	subs	r4, r4, r6
 8004908:	10a4      	asrs	r4, r4, #2
 800490a:	42a5      	cmp	r5, r4
 800490c:	d105      	bne.n	800491a <__libc_init_array+0x2e>
 800490e:	bd70      	pop	{r4, r5, r6, pc}
 8004910:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004914:	4798      	blx	r3
 8004916:	3501      	adds	r5, #1
 8004918:	e7ee      	b.n	80048f8 <__libc_init_array+0xc>
 800491a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800491e:	4798      	blx	r3
 8004920:	3501      	adds	r5, #1
 8004922:	e7f2      	b.n	800490a <__libc_init_array+0x1e>
 8004924:	08005bb0 	.word	0x08005bb0
 8004928:	08005bb0 	.word	0x08005bb0
 800492c:	08005bb0 	.word	0x08005bb0
 8004930:	08005bb4 	.word	0x08005bb4

08004934 <memcpy>:
 8004934:	b510      	push	{r4, lr}
 8004936:	1e43      	subs	r3, r0, #1
 8004938:	440a      	add	r2, r1
 800493a:	4291      	cmp	r1, r2
 800493c:	d100      	bne.n	8004940 <memcpy+0xc>
 800493e:	bd10      	pop	{r4, pc}
 8004940:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004944:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004948:	e7f7      	b.n	800493a <memcpy+0x6>
	...

0800494c <sniprintf>:
 800494c:	b40c      	push	{r2, r3}
 800494e:	b530      	push	{r4, r5, lr}
 8004950:	4b17      	ldr	r3, [pc, #92]	; (80049b0 <sniprintf+0x64>)
 8004952:	1e0c      	subs	r4, r1, #0
 8004954:	b09d      	sub	sp, #116	; 0x74
 8004956:	681d      	ldr	r5, [r3, #0]
 8004958:	da08      	bge.n	800496c <sniprintf+0x20>
 800495a:	238b      	movs	r3, #139	; 0x8b
 800495c:	f04f 30ff 	mov.w	r0, #4294967295
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	b01d      	add	sp, #116	; 0x74
 8004964:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004968:	b002      	add	sp, #8
 800496a:	4770      	bx	lr
 800496c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004970:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004974:	bf0c      	ite	eq
 8004976:	4623      	moveq	r3, r4
 8004978:	f104 33ff 	addne.w	r3, r4, #4294967295
 800497c:	9304      	str	r3, [sp, #16]
 800497e:	9307      	str	r3, [sp, #28]
 8004980:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004984:	9002      	str	r0, [sp, #8]
 8004986:	9006      	str	r0, [sp, #24]
 8004988:	f8ad 3016 	strh.w	r3, [sp, #22]
 800498c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800498e:	ab21      	add	r3, sp, #132	; 0x84
 8004990:	a902      	add	r1, sp, #8
 8004992:	4628      	mov	r0, r5
 8004994:	9301      	str	r3, [sp, #4]
 8004996:	f000 f941 	bl	8004c1c <_svfiprintf_r>
 800499a:	1c43      	adds	r3, r0, #1
 800499c:	bfbc      	itt	lt
 800499e:	238b      	movlt	r3, #139	; 0x8b
 80049a0:	602b      	strlt	r3, [r5, #0]
 80049a2:	2c00      	cmp	r4, #0
 80049a4:	d0dd      	beq.n	8004962 <sniprintf+0x16>
 80049a6:	2200      	movs	r2, #0
 80049a8:	9b02      	ldr	r3, [sp, #8]
 80049aa:	701a      	strb	r2, [r3, #0]
 80049ac:	e7d9      	b.n	8004962 <sniprintf+0x16>
 80049ae:	bf00      	nop
 80049b0:	20000214 	.word	0x20000214

080049b4 <strcpy>:
 80049b4:	4603      	mov	r3, r0
 80049b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049ba:	f803 2b01 	strb.w	r2, [r3], #1
 80049be:	2a00      	cmp	r2, #0
 80049c0:	d1f9      	bne.n	80049b6 <strcpy+0x2>
 80049c2:	4770      	bx	lr

080049c4 <strncat>:
 80049c4:	4603      	mov	r3, r0
 80049c6:	b530      	push	{r4, r5, lr}
 80049c8:	781c      	ldrb	r4, [r3, #0]
 80049ca:	1c5d      	adds	r5, r3, #1
 80049cc:	b944      	cbnz	r4, 80049e0 <strncat+0x1c>
 80049ce:	f112 32ff 	adds.w	r2, r2, #4294967295
 80049d2:	d304      	bcc.n	80049de <strncat+0x1a>
 80049d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049d8:	f803 4b01 	strb.w	r4, [r3], #1
 80049dc:	b914      	cbnz	r4, 80049e4 <strncat+0x20>
 80049de:	bd30      	pop	{r4, r5, pc}
 80049e0:	462b      	mov	r3, r5
 80049e2:	e7f1      	b.n	80049c8 <strncat+0x4>
 80049e4:	2a00      	cmp	r2, #0
 80049e6:	d1f2      	bne.n	80049ce <strncat+0xa>
 80049e8:	701a      	strb	r2, [r3, #0]
 80049ea:	e7f0      	b.n	80049ce <strncat+0xa>

080049ec <strncmp>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	b16a      	cbz	r2, 8004a0c <strncmp+0x20>
 80049f0:	3901      	subs	r1, #1
 80049f2:	1884      	adds	r4, r0, r2
 80049f4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80049f8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d103      	bne.n	8004a08 <strncmp+0x1c>
 8004a00:	42a0      	cmp	r0, r4
 8004a02:	d001      	beq.n	8004a08 <strncmp+0x1c>
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1f5      	bne.n	80049f4 <strncmp+0x8>
 8004a08:	1a98      	subs	r0, r3, r2
 8004a0a:	bd10      	pop	{r4, pc}
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	bd10      	pop	{r4, pc}

08004a10 <_strtol_l.isra.0>:
 8004a10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a14:	4680      	mov	r8, r0
 8004a16:	4689      	mov	r9, r1
 8004a18:	4692      	mov	sl, r2
 8004a1a:	461f      	mov	r7, r3
 8004a1c:	468b      	mov	fp, r1
 8004a1e:	465d      	mov	r5, fp
 8004a20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004a26:	f000 f889 	bl	8004b3c <__locale_ctype_ptr_l>
 8004a2a:	4420      	add	r0, r4
 8004a2c:	7846      	ldrb	r6, [r0, #1]
 8004a2e:	f016 0608 	ands.w	r6, r6, #8
 8004a32:	d10b      	bne.n	8004a4c <_strtol_l.isra.0+0x3c>
 8004a34:	2c2d      	cmp	r4, #45	; 0x2d
 8004a36:	d10b      	bne.n	8004a50 <_strtol_l.isra.0+0x40>
 8004a38:	2601      	movs	r6, #1
 8004a3a:	782c      	ldrb	r4, [r5, #0]
 8004a3c:	f10b 0502 	add.w	r5, fp, #2
 8004a40:	b167      	cbz	r7, 8004a5c <_strtol_l.isra.0+0x4c>
 8004a42:	2f10      	cmp	r7, #16
 8004a44:	d114      	bne.n	8004a70 <_strtol_l.isra.0+0x60>
 8004a46:	2c30      	cmp	r4, #48	; 0x30
 8004a48:	d00a      	beq.n	8004a60 <_strtol_l.isra.0+0x50>
 8004a4a:	e011      	b.n	8004a70 <_strtol_l.isra.0+0x60>
 8004a4c:	46ab      	mov	fp, r5
 8004a4e:	e7e6      	b.n	8004a1e <_strtol_l.isra.0+0xe>
 8004a50:	2c2b      	cmp	r4, #43	; 0x2b
 8004a52:	bf04      	itt	eq
 8004a54:	782c      	ldrbeq	r4, [r5, #0]
 8004a56:	f10b 0502 	addeq.w	r5, fp, #2
 8004a5a:	e7f1      	b.n	8004a40 <_strtol_l.isra.0+0x30>
 8004a5c:	2c30      	cmp	r4, #48	; 0x30
 8004a5e:	d127      	bne.n	8004ab0 <_strtol_l.isra.0+0xa0>
 8004a60:	782b      	ldrb	r3, [r5, #0]
 8004a62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004a66:	2b58      	cmp	r3, #88	; 0x58
 8004a68:	d14b      	bne.n	8004b02 <_strtol_l.isra.0+0xf2>
 8004a6a:	2710      	movs	r7, #16
 8004a6c:	786c      	ldrb	r4, [r5, #1]
 8004a6e:	3502      	adds	r5, #2
 8004a70:	2e00      	cmp	r6, #0
 8004a72:	bf0c      	ite	eq
 8004a74:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004a78:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	fbb1 fef7 	udiv	lr, r1, r7
 8004a82:	4610      	mov	r0, r2
 8004a84:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004a88:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004a8c:	2b09      	cmp	r3, #9
 8004a8e:	d811      	bhi.n	8004ab4 <_strtol_l.isra.0+0xa4>
 8004a90:	461c      	mov	r4, r3
 8004a92:	42a7      	cmp	r7, r4
 8004a94:	dd1d      	ble.n	8004ad2 <_strtol_l.isra.0+0xc2>
 8004a96:	1c53      	adds	r3, r2, #1
 8004a98:	d007      	beq.n	8004aaa <_strtol_l.isra.0+0x9a>
 8004a9a:	4586      	cmp	lr, r0
 8004a9c:	d316      	bcc.n	8004acc <_strtol_l.isra.0+0xbc>
 8004a9e:	d101      	bne.n	8004aa4 <_strtol_l.isra.0+0x94>
 8004aa0:	45a4      	cmp	ip, r4
 8004aa2:	db13      	blt.n	8004acc <_strtol_l.isra.0+0xbc>
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	fb00 4007 	mla	r0, r0, r7, r4
 8004aaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004aae:	e7eb      	b.n	8004a88 <_strtol_l.isra.0+0x78>
 8004ab0:	270a      	movs	r7, #10
 8004ab2:	e7dd      	b.n	8004a70 <_strtol_l.isra.0+0x60>
 8004ab4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004ab8:	2b19      	cmp	r3, #25
 8004aba:	d801      	bhi.n	8004ac0 <_strtol_l.isra.0+0xb0>
 8004abc:	3c37      	subs	r4, #55	; 0x37
 8004abe:	e7e8      	b.n	8004a92 <_strtol_l.isra.0+0x82>
 8004ac0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004ac4:	2b19      	cmp	r3, #25
 8004ac6:	d804      	bhi.n	8004ad2 <_strtol_l.isra.0+0xc2>
 8004ac8:	3c57      	subs	r4, #87	; 0x57
 8004aca:	e7e2      	b.n	8004a92 <_strtol_l.isra.0+0x82>
 8004acc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad0:	e7eb      	b.n	8004aaa <_strtol_l.isra.0+0x9a>
 8004ad2:	1c53      	adds	r3, r2, #1
 8004ad4:	d108      	bne.n	8004ae8 <_strtol_l.isra.0+0xd8>
 8004ad6:	2322      	movs	r3, #34	; 0x22
 8004ad8:	4608      	mov	r0, r1
 8004ada:	f8c8 3000 	str.w	r3, [r8]
 8004ade:	f1ba 0f00 	cmp.w	sl, #0
 8004ae2:	d107      	bne.n	8004af4 <_strtol_l.isra.0+0xe4>
 8004ae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ae8:	b106      	cbz	r6, 8004aec <_strtol_l.isra.0+0xdc>
 8004aea:	4240      	negs	r0, r0
 8004aec:	f1ba 0f00 	cmp.w	sl, #0
 8004af0:	d00c      	beq.n	8004b0c <_strtol_l.isra.0+0xfc>
 8004af2:	b122      	cbz	r2, 8004afe <_strtol_l.isra.0+0xee>
 8004af4:	3d01      	subs	r5, #1
 8004af6:	f8ca 5000 	str.w	r5, [sl]
 8004afa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004afe:	464d      	mov	r5, r9
 8004b00:	e7f9      	b.n	8004af6 <_strtol_l.isra.0+0xe6>
 8004b02:	2430      	movs	r4, #48	; 0x30
 8004b04:	2f00      	cmp	r7, #0
 8004b06:	d1b3      	bne.n	8004a70 <_strtol_l.isra.0+0x60>
 8004b08:	2708      	movs	r7, #8
 8004b0a:	e7b1      	b.n	8004a70 <_strtol_l.isra.0+0x60>
 8004b0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004b10 <strtol>:
 8004b10:	4b08      	ldr	r3, [pc, #32]	; (8004b34 <strtol+0x24>)
 8004b12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b14:	681c      	ldr	r4, [r3, #0]
 8004b16:	4d08      	ldr	r5, [pc, #32]	; (8004b38 <strtol+0x28>)
 8004b18:	6a23      	ldr	r3, [r4, #32]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bf08      	it	eq
 8004b1e:	462b      	moveq	r3, r5
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	4613      	mov	r3, r2
 8004b24:	460a      	mov	r2, r1
 8004b26:	4601      	mov	r1, r0
 8004b28:	4620      	mov	r0, r4
 8004b2a:	f7ff ff71 	bl	8004a10 <_strtol_l.isra.0>
 8004b2e:	b003      	add	sp, #12
 8004b30:	bd30      	pop	{r4, r5, pc}
 8004b32:	bf00      	nop
 8004b34:	20000214 	.word	0x20000214
 8004b38:	20000278 	.word	0x20000278

08004b3c <__locale_ctype_ptr_l>:
 8004b3c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004b40:	4770      	bx	lr

08004b42 <__ascii_mbtowc>:
 8004b42:	b082      	sub	sp, #8
 8004b44:	b901      	cbnz	r1, 8004b48 <__ascii_mbtowc+0x6>
 8004b46:	a901      	add	r1, sp, #4
 8004b48:	b142      	cbz	r2, 8004b5c <__ascii_mbtowc+0x1a>
 8004b4a:	b14b      	cbz	r3, 8004b60 <__ascii_mbtowc+0x1e>
 8004b4c:	7813      	ldrb	r3, [r2, #0]
 8004b4e:	600b      	str	r3, [r1, #0]
 8004b50:	7812      	ldrb	r2, [r2, #0]
 8004b52:	1c10      	adds	r0, r2, #0
 8004b54:	bf18      	it	ne
 8004b56:	2001      	movne	r0, #1
 8004b58:	b002      	add	sp, #8
 8004b5a:	4770      	bx	lr
 8004b5c:	4610      	mov	r0, r2
 8004b5e:	e7fb      	b.n	8004b58 <__ascii_mbtowc+0x16>
 8004b60:	f06f 0001 	mvn.w	r0, #1
 8004b64:	e7f8      	b.n	8004b58 <__ascii_mbtowc+0x16>

08004b66 <__ssputs_r>:
 8004b66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b6a:	688e      	ldr	r6, [r1, #8]
 8004b6c:	4682      	mov	sl, r0
 8004b6e:	429e      	cmp	r6, r3
 8004b70:	460c      	mov	r4, r1
 8004b72:	4691      	mov	r9, r2
 8004b74:	4698      	mov	r8, r3
 8004b76:	d835      	bhi.n	8004be4 <__ssputs_r+0x7e>
 8004b78:	898a      	ldrh	r2, [r1, #12]
 8004b7a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b7e:	d031      	beq.n	8004be4 <__ssputs_r+0x7e>
 8004b80:	2302      	movs	r3, #2
 8004b82:	6825      	ldr	r5, [r4, #0]
 8004b84:	6909      	ldr	r1, [r1, #16]
 8004b86:	1a6f      	subs	r7, r5, r1
 8004b88:	6965      	ldr	r5, [r4, #20]
 8004b8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b8e:	fb95 f5f3 	sdiv	r5, r5, r3
 8004b92:	f108 0301 	add.w	r3, r8, #1
 8004b96:	443b      	add	r3, r7
 8004b98:	429d      	cmp	r5, r3
 8004b9a:	bf38      	it	cc
 8004b9c:	461d      	movcc	r5, r3
 8004b9e:	0553      	lsls	r3, r2, #21
 8004ba0:	d531      	bpl.n	8004c06 <__ssputs_r+0xa0>
 8004ba2:	4629      	mov	r1, r5
 8004ba4:	f000 fb48 	bl	8005238 <_malloc_r>
 8004ba8:	4606      	mov	r6, r0
 8004baa:	b950      	cbnz	r0, 8004bc2 <__ssputs_r+0x5c>
 8004bac:	230c      	movs	r3, #12
 8004bae:	f8ca 3000 	str.w	r3, [sl]
 8004bb2:	89a3      	ldrh	r3, [r4, #12]
 8004bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bbc:	81a3      	strh	r3, [r4, #12]
 8004bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bc2:	463a      	mov	r2, r7
 8004bc4:	6921      	ldr	r1, [r4, #16]
 8004bc6:	f7ff feb5 	bl	8004934 <memcpy>
 8004bca:	89a3      	ldrh	r3, [r4, #12]
 8004bcc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bd4:	81a3      	strh	r3, [r4, #12]
 8004bd6:	6126      	str	r6, [r4, #16]
 8004bd8:	443e      	add	r6, r7
 8004bda:	6026      	str	r6, [r4, #0]
 8004bdc:	4646      	mov	r6, r8
 8004bde:	6165      	str	r5, [r4, #20]
 8004be0:	1bed      	subs	r5, r5, r7
 8004be2:	60a5      	str	r5, [r4, #8]
 8004be4:	4546      	cmp	r6, r8
 8004be6:	bf28      	it	cs
 8004be8:	4646      	movcs	r6, r8
 8004bea:	4649      	mov	r1, r9
 8004bec:	4632      	mov	r2, r6
 8004bee:	6820      	ldr	r0, [r4, #0]
 8004bf0:	f000 fabb 	bl	800516a <memmove>
 8004bf4:	68a3      	ldr	r3, [r4, #8]
 8004bf6:	2000      	movs	r0, #0
 8004bf8:	1b9b      	subs	r3, r3, r6
 8004bfa:	60a3      	str	r3, [r4, #8]
 8004bfc:	6823      	ldr	r3, [r4, #0]
 8004bfe:	441e      	add	r6, r3
 8004c00:	6026      	str	r6, [r4, #0]
 8004c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c06:	462a      	mov	r2, r5
 8004c08:	f000 fb74 	bl	80052f4 <_realloc_r>
 8004c0c:	4606      	mov	r6, r0
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	d1e1      	bne.n	8004bd6 <__ssputs_r+0x70>
 8004c12:	6921      	ldr	r1, [r4, #16]
 8004c14:	4650      	mov	r0, sl
 8004c16:	f000 fac3 	bl	80051a0 <_free_r>
 8004c1a:	e7c7      	b.n	8004bac <__ssputs_r+0x46>

08004c1c <_svfiprintf_r>:
 8004c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	b09d      	sub	sp, #116	; 0x74
 8004c22:	9303      	str	r3, [sp, #12]
 8004c24:	898b      	ldrh	r3, [r1, #12]
 8004c26:	4680      	mov	r8, r0
 8004c28:	061c      	lsls	r4, r3, #24
 8004c2a:	460d      	mov	r5, r1
 8004c2c:	4616      	mov	r6, r2
 8004c2e:	d50f      	bpl.n	8004c50 <_svfiprintf_r+0x34>
 8004c30:	690b      	ldr	r3, [r1, #16]
 8004c32:	b96b      	cbnz	r3, 8004c50 <_svfiprintf_r+0x34>
 8004c34:	2140      	movs	r1, #64	; 0x40
 8004c36:	f000 faff 	bl	8005238 <_malloc_r>
 8004c3a:	6028      	str	r0, [r5, #0]
 8004c3c:	6128      	str	r0, [r5, #16]
 8004c3e:	b928      	cbnz	r0, 8004c4c <_svfiprintf_r+0x30>
 8004c40:	230c      	movs	r3, #12
 8004c42:	f8c8 3000 	str.w	r3, [r8]
 8004c46:	f04f 30ff 	mov.w	r0, #4294967295
 8004c4a:	e0c4      	b.n	8004dd6 <_svfiprintf_r+0x1ba>
 8004c4c:	2340      	movs	r3, #64	; 0x40
 8004c4e:	616b      	str	r3, [r5, #20]
 8004c50:	2300      	movs	r3, #0
 8004c52:	9309      	str	r3, [sp, #36]	; 0x24
 8004c54:	2320      	movs	r3, #32
 8004c56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c5a:	2330      	movs	r3, #48	; 0x30
 8004c5c:	f04f 0b01 	mov.w	fp, #1
 8004c60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c64:	4637      	mov	r7, r6
 8004c66:	463c      	mov	r4, r7
 8004c68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d13c      	bne.n	8004cea <_svfiprintf_r+0xce>
 8004c70:	ebb7 0a06 	subs.w	sl, r7, r6
 8004c74:	d00b      	beq.n	8004c8e <_svfiprintf_r+0x72>
 8004c76:	4653      	mov	r3, sl
 8004c78:	4632      	mov	r2, r6
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	4640      	mov	r0, r8
 8004c7e:	f7ff ff72 	bl	8004b66 <__ssputs_r>
 8004c82:	3001      	adds	r0, #1
 8004c84:	f000 80a2 	beq.w	8004dcc <_svfiprintf_r+0x1b0>
 8004c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c8a:	4453      	add	r3, sl
 8004c8c:	9309      	str	r3, [sp, #36]	; 0x24
 8004c8e:	783b      	ldrb	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f000 809b 	beq.w	8004dcc <_svfiprintf_r+0x1b0>
 8004c96:	2300      	movs	r3, #0
 8004c98:	f04f 32ff 	mov.w	r2, #4294967295
 8004c9c:	9304      	str	r3, [sp, #16]
 8004c9e:	9307      	str	r3, [sp, #28]
 8004ca0:	9205      	str	r2, [sp, #20]
 8004ca2:	9306      	str	r3, [sp, #24]
 8004ca4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ca8:	931a      	str	r3, [sp, #104]	; 0x68
 8004caa:	2205      	movs	r2, #5
 8004cac:	7821      	ldrb	r1, [r4, #0]
 8004cae:	4850      	ldr	r0, [pc, #320]	; (8004df0 <_svfiprintf_r+0x1d4>)
 8004cb0:	f000 fa4d 	bl	800514e <memchr>
 8004cb4:	1c67      	adds	r7, r4, #1
 8004cb6:	9b04      	ldr	r3, [sp, #16]
 8004cb8:	b9d8      	cbnz	r0, 8004cf2 <_svfiprintf_r+0xd6>
 8004cba:	06d9      	lsls	r1, r3, #27
 8004cbc:	bf44      	itt	mi
 8004cbe:	2220      	movmi	r2, #32
 8004cc0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004cc4:	071a      	lsls	r2, r3, #28
 8004cc6:	bf44      	itt	mi
 8004cc8:	222b      	movmi	r2, #43	; 0x2b
 8004cca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004cce:	7822      	ldrb	r2, [r4, #0]
 8004cd0:	2a2a      	cmp	r2, #42	; 0x2a
 8004cd2:	d016      	beq.n	8004d02 <_svfiprintf_r+0xe6>
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	200a      	movs	r0, #10
 8004cd8:	9a07      	ldr	r2, [sp, #28]
 8004cda:	4627      	mov	r7, r4
 8004cdc:	783b      	ldrb	r3, [r7, #0]
 8004cde:	3401      	adds	r4, #1
 8004ce0:	3b30      	subs	r3, #48	; 0x30
 8004ce2:	2b09      	cmp	r3, #9
 8004ce4:	d950      	bls.n	8004d88 <_svfiprintf_r+0x16c>
 8004ce6:	b1c9      	cbz	r1, 8004d1c <_svfiprintf_r+0x100>
 8004ce8:	e011      	b.n	8004d0e <_svfiprintf_r+0xf2>
 8004cea:	2b25      	cmp	r3, #37	; 0x25
 8004cec:	d0c0      	beq.n	8004c70 <_svfiprintf_r+0x54>
 8004cee:	4627      	mov	r7, r4
 8004cf0:	e7b9      	b.n	8004c66 <_svfiprintf_r+0x4a>
 8004cf2:	4a3f      	ldr	r2, [pc, #252]	; (8004df0 <_svfiprintf_r+0x1d4>)
 8004cf4:	463c      	mov	r4, r7
 8004cf6:	1a80      	subs	r0, r0, r2
 8004cf8:	fa0b f000 	lsl.w	r0, fp, r0
 8004cfc:	4318      	orrs	r0, r3
 8004cfe:	9004      	str	r0, [sp, #16]
 8004d00:	e7d3      	b.n	8004caa <_svfiprintf_r+0x8e>
 8004d02:	9a03      	ldr	r2, [sp, #12]
 8004d04:	1d11      	adds	r1, r2, #4
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	9103      	str	r1, [sp, #12]
 8004d0a:	2a00      	cmp	r2, #0
 8004d0c:	db01      	blt.n	8004d12 <_svfiprintf_r+0xf6>
 8004d0e:	9207      	str	r2, [sp, #28]
 8004d10:	e004      	b.n	8004d1c <_svfiprintf_r+0x100>
 8004d12:	4252      	negs	r2, r2
 8004d14:	f043 0302 	orr.w	r3, r3, #2
 8004d18:	9207      	str	r2, [sp, #28]
 8004d1a:	9304      	str	r3, [sp, #16]
 8004d1c:	783b      	ldrb	r3, [r7, #0]
 8004d1e:	2b2e      	cmp	r3, #46	; 0x2e
 8004d20:	d10d      	bne.n	8004d3e <_svfiprintf_r+0x122>
 8004d22:	787b      	ldrb	r3, [r7, #1]
 8004d24:	1c79      	adds	r1, r7, #1
 8004d26:	2b2a      	cmp	r3, #42	; 0x2a
 8004d28:	d132      	bne.n	8004d90 <_svfiprintf_r+0x174>
 8004d2a:	9b03      	ldr	r3, [sp, #12]
 8004d2c:	3702      	adds	r7, #2
 8004d2e:	1d1a      	adds	r2, r3, #4
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	9203      	str	r2, [sp, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	bfb8      	it	lt
 8004d38:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d3c:	9305      	str	r3, [sp, #20]
 8004d3e:	4c2d      	ldr	r4, [pc, #180]	; (8004df4 <_svfiprintf_r+0x1d8>)
 8004d40:	2203      	movs	r2, #3
 8004d42:	7839      	ldrb	r1, [r7, #0]
 8004d44:	4620      	mov	r0, r4
 8004d46:	f000 fa02 	bl	800514e <memchr>
 8004d4a:	b138      	cbz	r0, 8004d5c <_svfiprintf_r+0x140>
 8004d4c:	2340      	movs	r3, #64	; 0x40
 8004d4e:	1b00      	subs	r0, r0, r4
 8004d50:	fa03 f000 	lsl.w	r0, r3, r0
 8004d54:	9b04      	ldr	r3, [sp, #16]
 8004d56:	3701      	adds	r7, #1
 8004d58:	4303      	orrs	r3, r0
 8004d5a:	9304      	str	r3, [sp, #16]
 8004d5c:	7839      	ldrb	r1, [r7, #0]
 8004d5e:	2206      	movs	r2, #6
 8004d60:	4825      	ldr	r0, [pc, #148]	; (8004df8 <_svfiprintf_r+0x1dc>)
 8004d62:	1c7e      	adds	r6, r7, #1
 8004d64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d68:	f000 f9f1 	bl	800514e <memchr>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d035      	beq.n	8004ddc <_svfiprintf_r+0x1c0>
 8004d70:	4b22      	ldr	r3, [pc, #136]	; (8004dfc <_svfiprintf_r+0x1e0>)
 8004d72:	b9fb      	cbnz	r3, 8004db4 <_svfiprintf_r+0x198>
 8004d74:	9b03      	ldr	r3, [sp, #12]
 8004d76:	3307      	adds	r3, #7
 8004d78:	f023 0307 	bic.w	r3, r3, #7
 8004d7c:	3308      	adds	r3, #8
 8004d7e:	9303      	str	r3, [sp, #12]
 8004d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d82:	444b      	add	r3, r9
 8004d84:	9309      	str	r3, [sp, #36]	; 0x24
 8004d86:	e76d      	b.n	8004c64 <_svfiprintf_r+0x48>
 8004d88:	fb00 3202 	mla	r2, r0, r2, r3
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	e7a4      	b.n	8004cda <_svfiprintf_r+0xbe>
 8004d90:	2300      	movs	r3, #0
 8004d92:	240a      	movs	r4, #10
 8004d94:	4618      	mov	r0, r3
 8004d96:	9305      	str	r3, [sp, #20]
 8004d98:	460f      	mov	r7, r1
 8004d9a:	783a      	ldrb	r2, [r7, #0]
 8004d9c:	3101      	adds	r1, #1
 8004d9e:	3a30      	subs	r2, #48	; 0x30
 8004da0:	2a09      	cmp	r2, #9
 8004da2:	d903      	bls.n	8004dac <_svfiprintf_r+0x190>
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d0ca      	beq.n	8004d3e <_svfiprintf_r+0x122>
 8004da8:	9005      	str	r0, [sp, #20]
 8004daa:	e7c8      	b.n	8004d3e <_svfiprintf_r+0x122>
 8004dac:	fb04 2000 	mla	r0, r4, r0, r2
 8004db0:	2301      	movs	r3, #1
 8004db2:	e7f1      	b.n	8004d98 <_svfiprintf_r+0x17c>
 8004db4:	ab03      	add	r3, sp, #12
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	462a      	mov	r2, r5
 8004dba:	4b11      	ldr	r3, [pc, #68]	; (8004e00 <_svfiprintf_r+0x1e4>)
 8004dbc:	a904      	add	r1, sp, #16
 8004dbe:	4640      	mov	r0, r8
 8004dc0:	f3af 8000 	nop.w
 8004dc4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004dc8:	4681      	mov	r9, r0
 8004dca:	d1d9      	bne.n	8004d80 <_svfiprintf_r+0x164>
 8004dcc:	89ab      	ldrh	r3, [r5, #12]
 8004dce:	065b      	lsls	r3, r3, #25
 8004dd0:	f53f af39 	bmi.w	8004c46 <_svfiprintf_r+0x2a>
 8004dd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004dd6:	b01d      	add	sp, #116	; 0x74
 8004dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ddc:	ab03      	add	r3, sp, #12
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	462a      	mov	r2, r5
 8004de2:	4b07      	ldr	r3, [pc, #28]	; (8004e00 <_svfiprintf_r+0x1e4>)
 8004de4:	a904      	add	r1, sp, #16
 8004de6:	4640      	mov	r0, r8
 8004de8:	f000 f884 	bl	8004ef4 <_printf_i>
 8004dec:	e7ea      	b.n	8004dc4 <_svfiprintf_r+0x1a8>
 8004dee:	bf00      	nop
 8004df0:	08005a7b 	.word	0x08005a7b
 8004df4:	08005a81 	.word	0x08005a81
 8004df8:	08005a85 	.word	0x08005a85
 8004dfc:	00000000 	.word	0x00000000
 8004e00:	08004b67 	.word	0x08004b67

08004e04 <_printf_common>:
 8004e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e08:	4691      	mov	r9, r2
 8004e0a:	461f      	mov	r7, r3
 8004e0c:	688a      	ldr	r2, [r1, #8]
 8004e0e:	690b      	ldr	r3, [r1, #16]
 8004e10:	4606      	mov	r6, r0
 8004e12:	4293      	cmp	r3, r2
 8004e14:	bfb8      	it	lt
 8004e16:	4613      	movlt	r3, r2
 8004e18:	f8c9 3000 	str.w	r3, [r9]
 8004e1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e20:	460c      	mov	r4, r1
 8004e22:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e26:	b112      	cbz	r2, 8004e2e <_printf_common+0x2a>
 8004e28:	3301      	adds	r3, #1
 8004e2a:	f8c9 3000 	str.w	r3, [r9]
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	0699      	lsls	r1, r3, #26
 8004e32:	bf42      	ittt	mi
 8004e34:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004e38:	3302      	addmi	r3, #2
 8004e3a:	f8c9 3000 	strmi.w	r3, [r9]
 8004e3e:	6825      	ldr	r5, [r4, #0]
 8004e40:	f015 0506 	ands.w	r5, r5, #6
 8004e44:	d107      	bne.n	8004e56 <_printf_common+0x52>
 8004e46:	f104 0a19 	add.w	sl, r4, #25
 8004e4a:	68e3      	ldr	r3, [r4, #12]
 8004e4c:	f8d9 2000 	ldr.w	r2, [r9]
 8004e50:	1a9b      	subs	r3, r3, r2
 8004e52:	429d      	cmp	r5, r3
 8004e54:	db2a      	blt.n	8004eac <_printf_common+0xa8>
 8004e56:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004e5a:	6822      	ldr	r2, [r4, #0]
 8004e5c:	3300      	adds	r3, #0
 8004e5e:	bf18      	it	ne
 8004e60:	2301      	movne	r3, #1
 8004e62:	0692      	lsls	r2, r2, #26
 8004e64:	d42f      	bmi.n	8004ec6 <_printf_common+0xc2>
 8004e66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e6a:	4639      	mov	r1, r7
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	47c0      	blx	r8
 8004e70:	3001      	adds	r0, #1
 8004e72:	d022      	beq.n	8004eba <_printf_common+0xb6>
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	68e5      	ldr	r5, [r4, #12]
 8004e78:	f003 0306 	and.w	r3, r3, #6
 8004e7c:	2b04      	cmp	r3, #4
 8004e7e:	bf18      	it	ne
 8004e80:	2500      	movne	r5, #0
 8004e82:	f8d9 2000 	ldr.w	r2, [r9]
 8004e86:	f04f 0900 	mov.w	r9, #0
 8004e8a:	bf08      	it	eq
 8004e8c:	1aad      	subeq	r5, r5, r2
 8004e8e:	68a3      	ldr	r3, [r4, #8]
 8004e90:	6922      	ldr	r2, [r4, #16]
 8004e92:	bf08      	it	eq
 8004e94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	bfc4      	itt	gt
 8004e9c:	1a9b      	subgt	r3, r3, r2
 8004e9e:	18ed      	addgt	r5, r5, r3
 8004ea0:	341a      	adds	r4, #26
 8004ea2:	454d      	cmp	r5, r9
 8004ea4:	d11b      	bne.n	8004ede <_printf_common+0xda>
 8004ea6:	2000      	movs	r0, #0
 8004ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eac:	2301      	movs	r3, #1
 8004eae:	4652      	mov	r2, sl
 8004eb0:	4639      	mov	r1, r7
 8004eb2:	4630      	mov	r0, r6
 8004eb4:	47c0      	blx	r8
 8004eb6:	3001      	adds	r0, #1
 8004eb8:	d103      	bne.n	8004ec2 <_printf_common+0xbe>
 8004eba:	f04f 30ff 	mov.w	r0, #4294967295
 8004ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ec2:	3501      	adds	r5, #1
 8004ec4:	e7c1      	b.n	8004e4a <_printf_common+0x46>
 8004ec6:	2030      	movs	r0, #48	; 0x30
 8004ec8:	18e1      	adds	r1, r4, r3
 8004eca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ed4:	4422      	add	r2, r4
 8004ed6:	3302      	adds	r3, #2
 8004ed8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004edc:	e7c3      	b.n	8004e66 <_printf_common+0x62>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	4622      	mov	r2, r4
 8004ee2:	4639      	mov	r1, r7
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	47c0      	blx	r8
 8004ee8:	3001      	adds	r0, #1
 8004eea:	d0e6      	beq.n	8004eba <_printf_common+0xb6>
 8004eec:	f109 0901 	add.w	r9, r9, #1
 8004ef0:	e7d7      	b.n	8004ea2 <_printf_common+0x9e>
	...

08004ef4 <_printf_i>:
 8004ef4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ef8:	4617      	mov	r7, r2
 8004efa:	7e0a      	ldrb	r2, [r1, #24]
 8004efc:	b085      	sub	sp, #20
 8004efe:	2a6e      	cmp	r2, #110	; 0x6e
 8004f00:	4698      	mov	r8, r3
 8004f02:	4606      	mov	r6, r0
 8004f04:	460c      	mov	r4, r1
 8004f06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f08:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004f0c:	f000 80bc 	beq.w	8005088 <_printf_i+0x194>
 8004f10:	d81a      	bhi.n	8004f48 <_printf_i+0x54>
 8004f12:	2a63      	cmp	r2, #99	; 0x63
 8004f14:	d02e      	beq.n	8004f74 <_printf_i+0x80>
 8004f16:	d80a      	bhi.n	8004f2e <_printf_i+0x3a>
 8004f18:	2a00      	cmp	r2, #0
 8004f1a:	f000 80c8 	beq.w	80050ae <_printf_i+0x1ba>
 8004f1e:	2a58      	cmp	r2, #88	; 0x58
 8004f20:	f000 808a 	beq.w	8005038 <_printf_i+0x144>
 8004f24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f28:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004f2c:	e02a      	b.n	8004f84 <_printf_i+0x90>
 8004f2e:	2a64      	cmp	r2, #100	; 0x64
 8004f30:	d001      	beq.n	8004f36 <_printf_i+0x42>
 8004f32:	2a69      	cmp	r2, #105	; 0x69
 8004f34:	d1f6      	bne.n	8004f24 <_printf_i+0x30>
 8004f36:	6821      	ldr	r1, [r4, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004f3e:	d023      	beq.n	8004f88 <_printf_i+0x94>
 8004f40:	1d11      	adds	r1, r2, #4
 8004f42:	6019      	str	r1, [r3, #0]
 8004f44:	6813      	ldr	r3, [r2, #0]
 8004f46:	e027      	b.n	8004f98 <_printf_i+0xa4>
 8004f48:	2a73      	cmp	r2, #115	; 0x73
 8004f4a:	f000 80b4 	beq.w	80050b6 <_printf_i+0x1c2>
 8004f4e:	d808      	bhi.n	8004f62 <_printf_i+0x6e>
 8004f50:	2a6f      	cmp	r2, #111	; 0x6f
 8004f52:	d02a      	beq.n	8004faa <_printf_i+0xb6>
 8004f54:	2a70      	cmp	r2, #112	; 0x70
 8004f56:	d1e5      	bne.n	8004f24 <_printf_i+0x30>
 8004f58:	680a      	ldr	r2, [r1, #0]
 8004f5a:	f042 0220 	orr.w	r2, r2, #32
 8004f5e:	600a      	str	r2, [r1, #0]
 8004f60:	e003      	b.n	8004f6a <_printf_i+0x76>
 8004f62:	2a75      	cmp	r2, #117	; 0x75
 8004f64:	d021      	beq.n	8004faa <_printf_i+0xb6>
 8004f66:	2a78      	cmp	r2, #120	; 0x78
 8004f68:	d1dc      	bne.n	8004f24 <_printf_i+0x30>
 8004f6a:	2278      	movs	r2, #120	; 0x78
 8004f6c:	496f      	ldr	r1, [pc, #444]	; (800512c <_printf_i+0x238>)
 8004f6e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004f72:	e064      	b.n	800503e <_printf_i+0x14a>
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004f7a:	1d11      	adds	r1, r2, #4
 8004f7c:	6019      	str	r1, [r3, #0]
 8004f7e:	6813      	ldr	r3, [r2, #0]
 8004f80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f84:	2301      	movs	r3, #1
 8004f86:	e0a3      	b.n	80050d0 <_printf_i+0x1dc>
 8004f88:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004f8c:	f102 0104 	add.w	r1, r2, #4
 8004f90:	6019      	str	r1, [r3, #0]
 8004f92:	d0d7      	beq.n	8004f44 <_printf_i+0x50>
 8004f94:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	da03      	bge.n	8004fa4 <_printf_i+0xb0>
 8004f9c:	222d      	movs	r2, #45	; 0x2d
 8004f9e:	425b      	negs	r3, r3
 8004fa0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004fa4:	4962      	ldr	r1, [pc, #392]	; (8005130 <_printf_i+0x23c>)
 8004fa6:	220a      	movs	r2, #10
 8004fa8:	e017      	b.n	8004fda <_printf_i+0xe6>
 8004faa:	6820      	ldr	r0, [r4, #0]
 8004fac:	6819      	ldr	r1, [r3, #0]
 8004fae:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004fb2:	d003      	beq.n	8004fbc <_printf_i+0xc8>
 8004fb4:	1d08      	adds	r0, r1, #4
 8004fb6:	6018      	str	r0, [r3, #0]
 8004fb8:	680b      	ldr	r3, [r1, #0]
 8004fba:	e006      	b.n	8004fca <_printf_i+0xd6>
 8004fbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004fc0:	f101 0004 	add.w	r0, r1, #4
 8004fc4:	6018      	str	r0, [r3, #0]
 8004fc6:	d0f7      	beq.n	8004fb8 <_printf_i+0xc4>
 8004fc8:	880b      	ldrh	r3, [r1, #0]
 8004fca:	2a6f      	cmp	r2, #111	; 0x6f
 8004fcc:	bf14      	ite	ne
 8004fce:	220a      	movne	r2, #10
 8004fd0:	2208      	moveq	r2, #8
 8004fd2:	4957      	ldr	r1, [pc, #348]	; (8005130 <_printf_i+0x23c>)
 8004fd4:	2000      	movs	r0, #0
 8004fd6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004fda:	6865      	ldr	r5, [r4, #4]
 8004fdc:	2d00      	cmp	r5, #0
 8004fde:	60a5      	str	r5, [r4, #8]
 8004fe0:	f2c0 809c 	blt.w	800511c <_printf_i+0x228>
 8004fe4:	6820      	ldr	r0, [r4, #0]
 8004fe6:	f020 0004 	bic.w	r0, r0, #4
 8004fea:	6020      	str	r0, [r4, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d13f      	bne.n	8005070 <_printf_i+0x17c>
 8004ff0:	2d00      	cmp	r5, #0
 8004ff2:	f040 8095 	bne.w	8005120 <_printf_i+0x22c>
 8004ff6:	4675      	mov	r5, lr
 8004ff8:	2a08      	cmp	r2, #8
 8004ffa:	d10b      	bne.n	8005014 <_printf_i+0x120>
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	07da      	lsls	r2, r3, #31
 8005000:	d508      	bpl.n	8005014 <_printf_i+0x120>
 8005002:	6923      	ldr	r3, [r4, #16]
 8005004:	6862      	ldr	r2, [r4, #4]
 8005006:	429a      	cmp	r2, r3
 8005008:	bfde      	ittt	le
 800500a:	2330      	movle	r3, #48	; 0x30
 800500c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005010:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005014:	ebae 0305 	sub.w	r3, lr, r5
 8005018:	6123      	str	r3, [r4, #16]
 800501a:	f8cd 8000 	str.w	r8, [sp]
 800501e:	463b      	mov	r3, r7
 8005020:	aa03      	add	r2, sp, #12
 8005022:	4621      	mov	r1, r4
 8005024:	4630      	mov	r0, r6
 8005026:	f7ff feed 	bl	8004e04 <_printf_common>
 800502a:	3001      	adds	r0, #1
 800502c:	d155      	bne.n	80050da <_printf_i+0x1e6>
 800502e:	f04f 30ff 	mov.w	r0, #4294967295
 8005032:	b005      	add	sp, #20
 8005034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005038:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800503c:	493c      	ldr	r1, [pc, #240]	; (8005130 <_printf_i+0x23c>)
 800503e:	6822      	ldr	r2, [r4, #0]
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005046:	f100 0504 	add.w	r5, r0, #4
 800504a:	601d      	str	r5, [r3, #0]
 800504c:	d001      	beq.n	8005052 <_printf_i+0x15e>
 800504e:	6803      	ldr	r3, [r0, #0]
 8005050:	e002      	b.n	8005058 <_printf_i+0x164>
 8005052:	0655      	lsls	r5, r2, #25
 8005054:	d5fb      	bpl.n	800504e <_printf_i+0x15a>
 8005056:	8803      	ldrh	r3, [r0, #0]
 8005058:	07d0      	lsls	r0, r2, #31
 800505a:	bf44      	itt	mi
 800505c:	f042 0220 	orrmi.w	r2, r2, #32
 8005060:	6022      	strmi	r2, [r4, #0]
 8005062:	b91b      	cbnz	r3, 800506c <_printf_i+0x178>
 8005064:	6822      	ldr	r2, [r4, #0]
 8005066:	f022 0220 	bic.w	r2, r2, #32
 800506a:	6022      	str	r2, [r4, #0]
 800506c:	2210      	movs	r2, #16
 800506e:	e7b1      	b.n	8004fd4 <_printf_i+0xe0>
 8005070:	4675      	mov	r5, lr
 8005072:	fbb3 f0f2 	udiv	r0, r3, r2
 8005076:	fb02 3310 	mls	r3, r2, r0, r3
 800507a:	5ccb      	ldrb	r3, [r1, r3]
 800507c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005080:	4603      	mov	r3, r0
 8005082:	2800      	cmp	r0, #0
 8005084:	d1f5      	bne.n	8005072 <_printf_i+0x17e>
 8005086:	e7b7      	b.n	8004ff8 <_printf_i+0x104>
 8005088:	6808      	ldr	r0, [r1, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005090:	6949      	ldr	r1, [r1, #20]
 8005092:	d004      	beq.n	800509e <_printf_i+0x1aa>
 8005094:	1d10      	adds	r0, r2, #4
 8005096:	6018      	str	r0, [r3, #0]
 8005098:	6813      	ldr	r3, [r2, #0]
 800509a:	6019      	str	r1, [r3, #0]
 800509c:	e007      	b.n	80050ae <_printf_i+0x1ba>
 800509e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050a2:	f102 0004 	add.w	r0, r2, #4
 80050a6:	6018      	str	r0, [r3, #0]
 80050a8:	6813      	ldr	r3, [r2, #0]
 80050aa:	d0f6      	beq.n	800509a <_printf_i+0x1a6>
 80050ac:	8019      	strh	r1, [r3, #0]
 80050ae:	2300      	movs	r3, #0
 80050b0:	4675      	mov	r5, lr
 80050b2:	6123      	str	r3, [r4, #16]
 80050b4:	e7b1      	b.n	800501a <_printf_i+0x126>
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	1d11      	adds	r1, r2, #4
 80050ba:	6019      	str	r1, [r3, #0]
 80050bc:	6815      	ldr	r5, [r2, #0]
 80050be:	2100      	movs	r1, #0
 80050c0:	6862      	ldr	r2, [r4, #4]
 80050c2:	4628      	mov	r0, r5
 80050c4:	f000 f843 	bl	800514e <memchr>
 80050c8:	b108      	cbz	r0, 80050ce <_printf_i+0x1da>
 80050ca:	1b40      	subs	r0, r0, r5
 80050cc:	6060      	str	r0, [r4, #4]
 80050ce:	6863      	ldr	r3, [r4, #4]
 80050d0:	6123      	str	r3, [r4, #16]
 80050d2:	2300      	movs	r3, #0
 80050d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d8:	e79f      	b.n	800501a <_printf_i+0x126>
 80050da:	6923      	ldr	r3, [r4, #16]
 80050dc:	462a      	mov	r2, r5
 80050de:	4639      	mov	r1, r7
 80050e0:	4630      	mov	r0, r6
 80050e2:	47c0      	blx	r8
 80050e4:	3001      	adds	r0, #1
 80050e6:	d0a2      	beq.n	800502e <_printf_i+0x13a>
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	079b      	lsls	r3, r3, #30
 80050ec:	d507      	bpl.n	80050fe <_printf_i+0x20a>
 80050ee:	2500      	movs	r5, #0
 80050f0:	f104 0919 	add.w	r9, r4, #25
 80050f4:	68e3      	ldr	r3, [r4, #12]
 80050f6:	9a03      	ldr	r2, [sp, #12]
 80050f8:	1a9b      	subs	r3, r3, r2
 80050fa:	429d      	cmp	r5, r3
 80050fc:	db05      	blt.n	800510a <_printf_i+0x216>
 80050fe:	68e0      	ldr	r0, [r4, #12]
 8005100:	9b03      	ldr	r3, [sp, #12]
 8005102:	4298      	cmp	r0, r3
 8005104:	bfb8      	it	lt
 8005106:	4618      	movlt	r0, r3
 8005108:	e793      	b.n	8005032 <_printf_i+0x13e>
 800510a:	2301      	movs	r3, #1
 800510c:	464a      	mov	r2, r9
 800510e:	4639      	mov	r1, r7
 8005110:	4630      	mov	r0, r6
 8005112:	47c0      	blx	r8
 8005114:	3001      	adds	r0, #1
 8005116:	d08a      	beq.n	800502e <_printf_i+0x13a>
 8005118:	3501      	adds	r5, #1
 800511a:	e7eb      	b.n	80050f4 <_printf_i+0x200>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1a7      	bne.n	8005070 <_printf_i+0x17c>
 8005120:	780b      	ldrb	r3, [r1, #0]
 8005122:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005126:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800512a:	e765      	b.n	8004ff8 <_printf_i+0x104>
 800512c:	08005a9d 	.word	0x08005a9d
 8005130:	08005a8c 	.word	0x08005a8c

08005134 <__ascii_wctomb>:
 8005134:	b149      	cbz	r1, 800514a <__ascii_wctomb+0x16>
 8005136:	2aff      	cmp	r2, #255	; 0xff
 8005138:	bf8b      	itete	hi
 800513a:	238a      	movhi	r3, #138	; 0x8a
 800513c:	700a      	strbls	r2, [r1, #0]
 800513e:	6003      	strhi	r3, [r0, #0]
 8005140:	2001      	movls	r0, #1
 8005142:	bf88      	it	hi
 8005144:	f04f 30ff 	movhi.w	r0, #4294967295
 8005148:	4770      	bx	lr
 800514a:	4608      	mov	r0, r1
 800514c:	4770      	bx	lr

0800514e <memchr>:
 800514e:	b510      	push	{r4, lr}
 8005150:	b2c9      	uxtb	r1, r1
 8005152:	4402      	add	r2, r0
 8005154:	4290      	cmp	r0, r2
 8005156:	4603      	mov	r3, r0
 8005158:	d101      	bne.n	800515e <memchr+0x10>
 800515a:	2000      	movs	r0, #0
 800515c:	bd10      	pop	{r4, pc}
 800515e:	781c      	ldrb	r4, [r3, #0]
 8005160:	3001      	adds	r0, #1
 8005162:	428c      	cmp	r4, r1
 8005164:	d1f6      	bne.n	8005154 <memchr+0x6>
 8005166:	4618      	mov	r0, r3
 8005168:	bd10      	pop	{r4, pc}

0800516a <memmove>:
 800516a:	4288      	cmp	r0, r1
 800516c:	b510      	push	{r4, lr}
 800516e:	eb01 0302 	add.w	r3, r1, r2
 8005172:	d803      	bhi.n	800517c <memmove+0x12>
 8005174:	1e42      	subs	r2, r0, #1
 8005176:	4299      	cmp	r1, r3
 8005178:	d10c      	bne.n	8005194 <memmove+0x2a>
 800517a:	bd10      	pop	{r4, pc}
 800517c:	4298      	cmp	r0, r3
 800517e:	d2f9      	bcs.n	8005174 <memmove+0xa>
 8005180:	1881      	adds	r1, r0, r2
 8005182:	1ad2      	subs	r2, r2, r3
 8005184:	42d3      	cmn	r3, r2
 8005186:	d100      	bne.n	800518a <memmove+0x20>
 8005188:	bd10      	pop	{r4, pc}
 800518a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800518e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005192:	e7f7      	b.n	8005184 <memmove+0x1a>
 8005194:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005198:	f802 4f01 	strb.w	r4, [r2, #1]!
 800519c:	e7eb      	b.n	8005176 <memmove+0xc>
	...

080051a0 <_free_r>:
 80051a0:	b538      	push	{r3, r4, r5, lr}
 80051a2:	4605      	mov	r5, r0
 80051a4:	2900      	cmp	r1, #0
 80051a6:	d043      	beq.n	8005230 <_free_r+0x90>
 80051a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051ac:	1f0c      	subs	r4, r1, #4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	bfb8      	it	lt
 80051b2:	18e4      	addlt	r4, r4, r3
 80051b4:	f000 f8d4 	bl	8005360 <__malloc_lock>
 80051b8:	4a1e      	ldr	r2, [pc, #120]	; (8005234 <_free_r+0x94>)
 80051ba:	6813      	ldr	r3, [r2, #0]
 80051bc:	4610      	mov	r0, r2
 80051be:	b933      	cbnz	r3, 80051ce <_free_r+0x2e>
 80051c0:	6063      	str	r3, [r4, #4]
 80051c2:	6014      	str	r4, [r2, #0]
 80051c4:	4628      	mov	r0, r5
 80051c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051ca:	f000 b8ca 	b.w	8005362 <__malloc_unlock>
 80051ce:	42a3      	cmp	r3, r4
 80051d0:	d90b      	bls.n	80051ea <_free_r+0x4a>
 80051d2:	6821      	ldr	r1, [r4, #0]
 80051d4:	1862      	adds	r2, r4, r1
 80051d6:	4293      	cmp	r3, r2
 80051d8:	bf01      	itttt	eq
 80051da:	681a      	ldreq	r2, [r3, #0]
 80051dc:	685b      	ldreq	r3, [r3, #4]
 80051de:	1852      	addeq	r2, r2, r1
 80051e0:	6022      	streq	r2, [r4, #0]
 80051e2:	6063      	str	r3, [r4, #4]
 80051e4:	6004      	str	r4, [r0, #0]
 80051e6:	e7ed      	b.n	80051c4 <_free_r+0x24>
 80051e8:	4613      	mov	r3, r2
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	b10a      	cbz	r2, 80051f2 <_free_r+0x52>
 80051ee:	42a2      	cmp	r2, r4
 80051f0:	d9fa      	bls.n	80051e8 <_free_r+0x48>
 80051f2:	6819      	ldr	r1, [r3, #0]
 80051f4:	1858      	adds	r0, r3, r1
 80051f6:	42a0      	cmp	r0, r4
 80051f8:	d10b      	bne.n	8005212 <_free_r+0x72>
 80051fa:	6820      	ldr	r0, [r4, #0]
 80051fc:	4401      	add	r1, r0
 80051fe:	1858      	adds	r0, r3, r1
 8005200:	4282      	cmp	r2, r0
 8005202:	6019      	str	r1, [r3, #0]
 8005204:	d1de      	bne.n	80051c4 <_free_r+0x24>
 8005206:	6810      	ldr	r0, [r2, #0]
 8005208:	6852      	ldr	r2, [r2, #4]
 800520a:	4401      	add	r1, r0
 800520c:	6019      	str	r1, [r3, #0]
 800520e:	605a      	str	r2, [r3, #4]
 8005210:	e7d8      	b.n	80051c4 <_free_r+0x24>
 8005212:	d902      	bls.n	800521a <_free_r+0x7a>
 8005214:	230c      	movs	r3, #12
 8005216:	602b      	str	r3, [r5, #0]
 8005218:	e7d4      	b.n	80051c4 <_free_r+0x24>
 800521a:	6820      	ldr	r0, [r4, #0]
 800521c:	1821      	adds	r1, r4, r0
 800521e:	428a      	cmp	r2, r1
 8005220:	bf01      	itttt	eq
 8005222:	6811      	ldreq	r1, [r2, #0]
 8005224:	6852      	ldreq	r2, [r2, #4]
 8005226:	1809      	addeq	r1, r1, r0
 8005228:	6021      	streq	r1, [r4, #0]
 800522a:	6062      	str	r2, [r4, #4]
 800522c:	605c      	str	r4, [r3, #4]
 800522e:	e7c9      	b.n	80051c4 <_free_r+0x24>
 8005230:	bd38      	pop	{r3, r4, r5, pc}
 8005232:	bf00      	nop
 8005234:	2000076c 	.word	0x2000076c

08005238 <_malloc_r>:
 8005238:	b570      	push	{r4, r5, r6, lr}
 800523a:	1ccd      	adds	r5, r1, #3
 800523c:	f025 0503 	bic.w	r5, r5, #3
 8005240:	3508      	adds	r5, #8
 8005242:	2d0c      	cmp	r5, #12
 8005244:	bf38      	it	cc
 8005246:	250c      	movcc	r5, #12
 8005248:	2d00      	cmp	r5, #0
 800524a:	4606      	mov	r6, r0
 800524c:	db01      	blt.n	8005252 <_malloc_r+0x1a>
 800524e:	42a9      	cmp	r1, r5
 8005250:	d903      	bls.n	800525a <_malloc_r+0x22>
 8005252:	230c      	movs	r3, #12
 8005254:	6033      	str	r3, [r6, #0]
 8005256:	2000      	movs	r0, #0
 8005258:	bd70      	pop	{r4, r5, r6, pc}
 800525a:	f000 f881 	bl	8005360 <__malloc_lock>
 800525e:	4a23      	ldr	r2, [pc, #140]	; (80052ec <_malloc_r+0xb4>)
 8005260:	6814      	ldr	r4, [r2, #0]
 8005262:	4621      	mov	r1, r4
 8005264:	b991      	cbnz	r1, 800528c <_malloc_r+0x54>
 8005266:	4c22      	ldr	r4, [pc, #136]	; (80052f0 <_malloc_r+0xb8>)
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	b91b      	cbnz	r3, 8005274 <_malloc_r+0x3c>
 800526c:	4630      	mov	r0, r6
 800526e:	f000 f867 	bl	8005340 <_sbrk_r>
 8005272:	6020      	str	r0, [r4, #0]
 8005274:	4629      	mov	r1, r5
 8005276:	4630      	mov	r0, r6
 8005278:	f000 f862 	bl	8005340 <_sbrk_r>
 800527c:	1c43      	adds	r3, r0, #1
 800527e:	d126      	bne.n	80052ce <_malloc_r+0x96>
 8005280:	230c      	movs	r3, #12
 8005282:	4630      	mov	r0, r6
 8005284:	6033      	str	r3, [r6, #0]
 8005286:	f000 f86c 	bl	8005362 <__malloc_unlock>
 800528a:	e7e4      	b.n	8005256 <_malloc_r+0x1e>
 800528c:	680b      	ldr	r3, [r1, #0]
 800528e:	1b5b      	subs	r3, r3, r5
 8005290:	d41a      	bmi.n	80052c8 <_malloc_r+0x90>
 8005292:	2b0b      	cmp	r3, #11
 8005294:	d90f      	bls.n	80052b6 <_malloc_r+0x7e>
 8005296:	600b      	str	r3, [r1, #0]
 8005298:	18cc      	adds	r4, r1, r3
 800529a:	50cd      	str	r5, [r1, r3]
 800529c:	4630      	mov	r0, r6
 800529e:	f000 f860 	bl	8005362 <__malloc_unlock>
 80052a2:	f104 000b 	add.w	r0, r4, #11
 80052a6:	1d23      	adds	r3, r4, #4
 80052a8:	f020 0007 	bic.w	r0, r0, #7
 80052ac:	1ac3      	subs	r3, r0, r3
 80052ae:	d01b      	beq.n	80052e8 <_malloc_r+0xb0>
 80052b0:	425a      	negs	r2, r3
 80052b2:	50e2      	str	r2, [r4, r3]
 80052b4:	bd70      	pop	{r4, r5, r6, pc}
 80052b6:	428c      	cmp	r4, r1
 80052b8:	bf0b      	itete	eq
 80052ba:	6863      	ldreq	r3, [r4, #4]
 80052bc:	684b      	ldrne	r3, [r1, #4]
 80052be:	6013      	streq	r3, [r2, #0]
 80052c0:	6063      	strne	r3, [r4, #4]
 80052c2:	bf18      	it	ne
 80052c4:	460c      	movne	r4, r1
 80052c6:	e7e9      	b.n	800529c <_malloc_r+0x64>
 80052c8:	460c      	mov	r4, r1
 80052ca:	6849      	ldr	r1, [r1, #4]
 80052cc:	e7ca      	b.n	8005264 <_malloc_r+0x2c>
 80052ce:	1cc4      	adds	r4, r0, #3
 80052d0:	f024 0403 	bic.w	r4, r4, #3
 80052d4:	42a0      	cmp	r0, r4
 80052d6:	d005      	beq.n	80052e4 <_malloc_r+0xac>
 80052d8:	1a21      	subs	r1, r4, r0
 80052da:	4630      	mov	r0, r6
 80052dc:	f000 f830 	bl	8005340 <_sbrk_r>
 80052e0:	3001      	adds	r0, #1
 80052e2:	d0cd      	beq.n	8005280 <_malloc_r+0x48>
 80052e4:	6025      	str	r5, [r4, #0]
 80052e6:	e7d9      	b.n	800529c <_malloc_r+0x64>
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
 80052ea:	bf00      	nop
 80052ec:	2000076c 	.word	0x2000076c
 80052f0:	20000770 	.word	0x20000770

080052f4 <_realloc_r>:
 80052f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f6:	4607      	mov	r7, r0
 80052f8:	4614      	mov	r4, r2
 80052fa:	460e      	mov	r6, r1
 80052fc:	b921      	cbnz	r1, 8005308 <_realloc_r+0x14>
 80052fe:	4611      	mov	r1, r2
 8005300:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005304:	f7ff bf98 	b.w	8005238 <_malloc_r>
 8005308:	b922      	cbnz	r2, 8005314 <_realloc_r+0x20>
 800530a:	f7ff ff49 	bl	80051a0 <_free_r>
 800530e:	4625      	mov	r5, r4
 8005310:	4628      	mov	r0, r5
 8005312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005314:	f000 f826 	bl	8005364 <_malloc_usable_size_r>
 8005318:	4284      	cmp	r4, r0
 800531a:	d90f      	bls.n	800533c <_realloc_r+0x48>
 800531c:	4621      	mov	r1, r4
 800531e:	4638      	mov	r0, r7
 8005320:	f7ff ff8a 	bl	8005238 <_malloc_r>
 8005324:	4605      	mov	r5, r0
 8005326:	2800      	cmp	r0, #0
 8005328:	d0f2      	beq.n	8005310 <_realloc_r+0x1c>
 800532a:	4631      	mov	r1, r6
 800532c:	4622      	mov	r2, r4
 800532e:	f7ff fb01 	bl	8004934 <memcpy>
 8005332:	4631      	mov	r1, r6
 8005334:	4638      	mov	r0, r7
 8005336:	f7ff ff33 	bl	80051a0 <_free_r>
 800533a:	e7e9      	b.n	8005310 <_realloc_r+0x1c>
 800533c:	4635      	mov	r5, r6
 800533e:	e7e7      	b.n	8005310 <_realloc_r+0x1c>

08005340 <_sbrk_r>:
 8005340:	b538      	push	{r3, r4, r5, lr}
 8005342:	2300      	movs	r3, #0
 8005344:	4c05      	ldr	r4, [pc, #20]	; (800535c <_sbrk_r+0x1c>)
 8005346:	4605      	mov	r5, r0
 8005348:	4608      	mov	r0, r1
 800534a:	6023      	str	r3, [r4, #0]
 800534c:	f000 f814 	bl	8005378 <_sbrk>
 8005350:	1c43      	adds	r3, r0, #1
 8005352:	d102      	bne.n	800535a <_sbrk_r+0x1a>
 8005354:	6823      	ldr	r3, [r4, #0]
 8005356:	b103      	cbz	r3, 800535a <_sbrk_r+0x1a>
 8005358:	602b      	str	r3, [r5, #0]
 800535a:	bd38      	pop	{r3, r4, r5, pc}
 800535c:	20000a38 	.word	0x20000a38

08005360 <__malloc_lock>:
 8005360:	4770      	bx	lr

08005362 <__malloc_unlock>:
 8005362:	4770      	bx	lr

08005364 <_malloc_usable_size_r>:
 8005364:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005368:	2800      	cmp	r0, #0
 800536a:	f1a0 0004 	sub.w	r0, r0, #4
 800536e:	bfbc      	itt	lt
 8005370:	580b      	ldrlt	r3, [r1, r0]
 8005372:	18c0      	addlt	r0, r0, r3
 8005374:	4770      	bx	lr
	...

08005378 <_sbrk>:
 8005378:	4b04      	ldr	r3, [pc, #16]	; (800538c <_sbrk+0x14>)
 800537a:	4602      	mov	r2, r0
 800537c:	6819      	ldr	r1, [r3, #0]
 800537e:	b909      	cbnz	r1, 8005384 <_sbrk+0xc>
 8005380:	4903      	ldr	r1, [pc, #12]	; (8005390 <_sbrk+0x18>)
 8005382:	6019      	str	r1, [r3, #0]
 8005384:	6818      	ldr	r0, [r3, #0]
 8005386:	4402      	add	r2, r0
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	4770      	bx	lr
 800538c:	20000774 	.word	0x20000774
 8005390:	20000a3c 	.word	0x20000a3c

08005394 <_init>:
 8005394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005396:	bf00      	nop
 8005398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800539a:	bc08      	pop	{r3}
 800539c:	469e      	mov	lr, r3
 800539e:	4770      	bx	lr

080053a0 <_fini>:
 80053a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053a2:	bf00      	nop
 80053a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053a6:	bc08      	pop	{r3}
 80053a8:	469e      	mov	lr, r3
 80053aa:	4770      	bx	lr
