# do {C:\Users\jorge\Desktop\Insper\Z01-Coldzera\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture BarrelShifter16_FOLKS of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture hardcore of BarrelShifter8
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture jor of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture jor of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture jor of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture mux4_16 of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture jor of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture jor of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture jor of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of OR16
# -- Compiling entity Or8Way
# -- Compiling architecture jor of Or8Way
# End time: 16:43:10 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture aaa of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# ** Warning: ../../E-LogicaSequencial/src/rtl/PC.vhd(44): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 1).
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture behavi of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture reg64 of Register64
# -- Compiling entity Register8
# -- Compiling architecture behavioral of Register8
# End time: 16:43:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 16:43:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# ** Error: ../src/rtl/CPU.vhd(119): Illegal target for signal assignment.
# ** Error: ../src/rtl/CPU.vhd(119): (vcom-1136) Unknown identifier "program_counter_out".
# ** Error: ../src/rtl/CPU.vhd(121): VHDL Compiler exiting
# End time: 16:43:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/QuartusLite/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:/Users/jorge/Desktop/Insper/Z01-Coldzera/Projetos/G-Computador/Z01-Simulator-RTL/do/load.do line 7
# D:/QuartusLite/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../src/rtl/*.vhd"
