<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="Ad80305_data_clk_p_IBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="Ad80305_rx_frame_p_IBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="Ad80305_p0_d_IBUF[11]"/>
        <net name="Ad80305_p0_d_IBUF[10]"/>
        <net name="Ad80305_p0_d_IBUF[9]"/>
        <net name="Ad80305_p0_d_IBUF[8]"/>
        <net name="Ad80305_p0_d_IBUF[7]"/>
        <net name="Ad80305_p0_d_IBUF[6]"/>
        <net name="Ad80305_p0_d_IBUF[5]"/>
        <net name="Ad80305_p0_d_IBUF[4]"/>
        <net name="Ad80305_p0_d_IBUF[3]"/>
        <net name="Ad80305_p0_d_IBUF[2]"/>
        <net name="Ad80305_p0_d_IBUF[1]"/>
        <net name="Ad80305_p0_d_IBUF[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="Clk_DDR_IN"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq26&apos;hXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="26"/>
      </probeOptions>
      <nets>
        <net name="Data_DDR_IN[25]"/>
        <net name="Data_DDR_IN[24]"/>
        <net name="Data_DDR_IN[23]"/>
        <net name="Data_DDR_IN[22]"/>
        <net name="Data_DDR_IN[21]"/>
        <net name="Data_DDR_IN[20]"/>
        <net name="Data_DDR_IN[19]"/>
        <net name="Data_DDR_IN[18]"/>
        <net name="Data_DDR_IN[17]"/>
        <net name="Data_DDR_IN[16]"/>
        <net name="Data_DDR_IN[15]"/>
        <net name="Data_DDR_IN[14]"/>
        <net name="Data_DDR_IN[13]"/>
        <net name="Data_DDR_IN[12]"/>
        <net name="Data_DDR_IN[11]"/>
        <net name="Data_DDR_IN[10]"/>
        <net name="Data_DDR_IN[9]"/>
        <net name="Data_DDR_IN[8]"/>
        <net name="Data_DDR_IN[7]"/>
        <net name="Data_DDR_IN[6]"/>
        <net name="Data_DDR_IN[5]"/>
        <net name="Data_DDR_IN[4]"/>
        <net name="Data_DDR_IN[3]"/>
        <net name="Data_DDR_IN[2]"/>
        <net name="Data_DDR_IN[1]"/>
        <net name="Data_DDR_IN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="Data_in_i_ad80305[11]"/>
        <net name="Data_in_i_ad80305[10]"/>
        <net name="Data_in_i_ad80305[9]"/>
        <net name="Data_in_i_ad80305[8]"/>
        <net name="Data_in_i_ad80305[7]"/>
        <net name="Data_in_i_ad80305[6]"/>
        <net name="Data_in_i_ad80305[5]"/>
        <net name="Data_in_i_ad80305[4]"/>
        <net name="Data_in_i_ad80305[3]"/>
        <net name="Data_in_i_ad80305[2]"/>
        <net name="Data_in_i_ad80305[1]"/>
        <net name="Data_in_i_ad80305[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="U_ILA_RX_IQ"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="Data_in_q_ad80305[11]"/>
        <net name="Data_in_q_ad80305[10]"/>
        <net name="Data_in_q_ad80305[9]"/>
        <net name="Data_in_q_ad80305[8]"/>
        <net name="Data_in_q_ad80305[7]"/>
        <net name="Data_in_q_ad80305[6]"/>
        <net name="Data_in_q_ad80305[5]"/>
        <net name="Data_in_q_ad80305[4]"/>
        <net name="Data_in_q_ad80305[3]"/>
        <net name="Data_in_q_ad80305[2]"/>
        <net name="Data_in_q_ad80305[1]"/>
        <net name="Data_in_q_ad80305[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="U_VIO"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Cnt_40m_reg_n_0_[2]"/>
        <net name="Cnt_40m_reg_n_0_[1]"/>
        <net name="Cnt_40m_reg_n_0_[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="U_VIO"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="MODSET[2]"/>
        <net name="MODSET[1]"/>
        <net name="MODSET[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
