/*
 * stm32f407xx.h
 *
 *  Created on: Mar 29, 2020
 *  Author: MohaN
 *
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include<stdint.h>

#define __vo volatile



/************** Processor Specific Details ***************************/
/*
 * ARM Cortex Mx processor NVIC ISERx register addresses
 */

#define NVIC_ISER0				((__vo uint32_t *)0xE000E100)
#define NVIC_ISER1				((__vo uint32_t *)0xE000E104)
#define NVIC_ISER2				((__vo uint32_t *)0xE000E108)
#define NVIC_ISER3				((__vo uint32_t *)0xE000E10C)

/*
 * ARM Cortex Mx processor NVIC ICERx register addresses
 */

#define NVIC_ISER0				((__vo uint32_t *)0xE000E180)
#define NVIC_ISER1				((__vo uint32_t *)0xE000E184)
#define NVIC_ISER2				((__vo uint32_t *)0xE000E188)
#define NVIC_ISER3				((__vo uint32_t *)0xE000E18C)

/*
 * ARM Cortex Mx processor NVIC priority register addresses
 */

#define NVIC_PR_BASE_ADDR			((__vo uint32_t *)0xE000E400)


#define NO_PR_BITS_IMPLEMENTED				4
/*
 * base addresses of flash and SRAM
 */

#define FLASH_BASE_ADRR 				0x08000000U      	//U is used after the base address to inform the compiler that the given value or address is unsigned
                                                 	 	 	// by default compiler assumes the value as signed
#define SRAM1_BASE_ADRR 				0x20000000U			//112KB of SRAM1
#define SRAM2_BASE_ADRR 				0x20001C00U			//16KB of SRAM2
#define ROM_BASE_ADRR 					0x1FFF0000U	 		//system memory
#define SRAM          					SRAM1_BASE_ADRR

#define RCC_BASE_ADRR					(AHB1PERIPH_ADRR + 0x3800)


/*
 * Peripheral base address of different buses , APB1&2 and AHB1&2
 */

#define PERIPH_ADRR						0x40000000U
#define APB1PERIPH_ADRR					PERIPH_ADRR
#define APB2PERIPH_ADRR					0x40010000U
#define AHB1PERIPH_ADRR 				0x40020000U
#define AHB2PERIPH_ADRR 				0x50000000U


/*
 * base address of the peripherals on AHB1 bus
 */

// all the peripherals can be given the address but i am mentioning the one i use

// GPIO's A to I

#define GPIOA_BASE_ADRR					(AHB1PERIPH_ADRR + 0x0000)
#define GPIOB_BASE_ADRR					(AHB1PERIPH_ADRR + 0x0400)
#define GPIOC_BASE_ADRR					(AHB1PERIPH_ADRR + 0x0800)
#define GPIOD_BASE_ADRR					(AHB1PERIPH_ADRR + 0x0C00)
#define GPIOE_BASE_ADRR					(AHB1PERIPH_ADRR + 0x1000)
#define GPIOF_BASE_ADRR					(AHB1PERIPH_ADRR + 0x1400)
#define GPIOG_BASE_ADRR					(AHB1PERIPH_ADRR + 0x1800)
#define GPIOH_BASE_ADRR					(AHB1PERIPH_ADRR + 0x1C00)
#define GPIOI_BASE_ADRR					(AHB1PERIPH_ADRR + 0x2000)


/*
 * base address of the peripherals on APB1 bus
 */

// all the peripherals can be given the address but i am mentioning the one i use

// I2C

#define I2C1_BASE_ADRR 					 (APB1PERIPH_ADRR + 0x5400)
#define I2C2_BASE_ADRR 					 (APB1PERIPH_ADRR + 0x5800)
#define I2C3_BASE_ADRR 					 (APB1PERIPH_ADRR + 0x5C00)


//SPI

#define SPI2_BASE_ADRR 					 (APB1PERIPH_ADRR + 0x3800)				//SPI1 is on APB2 bus
#define SPI3_BASE_ADRR 					 (APB1PERIPH_ADRR + 0x3C00)


//USART

#define USART2_BASE_ADRR 				  (APB1PERIPH_ADRR + 0x4400)			//USART1 is on APB2 bus
#define USART3_BASE_ADRR 				  (APB1PERIPH_ADRR + 0x4800)
#define UART4_BASE_ADRR 				  (APB1PERIPH_ADRR + 0x4C00)
#define UART5_BASE_ADRR 				  (APB1PERIPH_ADRR + 0x5000)


/*
 * base address of the peripherals on APB2 bus
 */

// all the peripherals can be given the address but i am mentioning the one i use


//SPI

#define SPI1_BASE_ADRR 					 (APB2PERIPH_ADRR + 0x3000)


//USART

#define USART1_BASE_ADRR 				  (APB2PERIPH_ADRR + 0x1000)
#define USART6_BASE_ADRR 				  (APB2PERIPH_ADRR + 0x1400)

//EXTI

#define EXTI_BASE_ADRR 				  	  (APB2PERIPH_ADRR + 0x3C00)


//SYSCFG

#define SYSCFG_BASE_ADRR 				  (APB2PERIPH_ADRR + 0x3800)



/*
 * Peripheral register definition structure for GPIO
 */

typedef struct
{

	__vo uint32_t MODER;                            //GPIO port mode register               			Address Offset : 0x00
	__vo uint32_t OTYPER;						    //GPIO port output type register					Address Offset : 0x04
	__vo uint32_t OSPEEDR;							//GPIO port output speed register					Address Offset : 0x08
	__vo uint32_t PUPDR;							//GPIO port pull-up/pull-down register				Address Offset : 0x0C
	__vo uint32_t IDR;								//GPIO port input data register						Address Offset : 0x10
	__vo uint32_t ODR;								//GPIO port output data register					Address Offset : 0x14
	__vo uint32_t BSRR;								//GPIO port bit set/reset register					Address Offset : 0x18
	__vo uint32_t LCKR;								//GPIO port configuration lock register				Address Offset : 0x1C
	__vo uint32_t AFR[2];							//GPIO port configuration low register(AFR[1])		Address Offset : 0x20
													//GPIO alternate function high register(AFR[2])     Address Offset : 0x24
}GPIO_RegDef_t;


/*
 * Peripheral register definition structure for RCC
 */

typedef struct
{
	__vo uint32_t CR;								//RCC clock control register		Address offset: 0x00
	__vo uint32_t PLLCFGR;							//RCC PLL configuration register	Address offset: 0x04
	__vo uint32_t CFGR;								//RCC clock configuration register	Address offset: 0x08
	__vo uint32_t CIR;								//RCC clock interrupt register		Address offset: 0x0C
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	uint32_t RESERVED1;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t RESERVED2;
	uint32_t RESERVED3;
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t RESERVED4;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	uint32_t RESERVED5;
	uint32_t RESERVED6;
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	uint32_t RESERVED7;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t RESERVED8;
	uint32_t RESERVED9;
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	uint32_t RESERVED10;
	uint32_t RESERVED11;
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;


}RCC_RegDef_t;


/*
 * Peripheral register definition structure for EXTI
 */

typedef struct
{
	__vo uint32_t IMR;
	__vo uint32_t EMR;
	__vo uint32_t RTSR;
	__vo uint32_t FTSR;
	__vo uint32_t SWIER;
	__vo uint32_t PR;

}EXTI_RegDef_t;


/*
 * Peripheral register definition structure for SYSCFG
 */

typedef struct
{
	__vo uint32_t MEMRMP ;
	__vo uint32_t PMC;
	__vo uint32_t EXTICR[4];
	uint32_t RESERVED1[2];
	__vo uint32_t CMPCR;
	uint32_t RESERVED2[2];
	__vo uint32_t CFGR;

}SYSCFG_RegDef_t;



/*
 * peripheral definitions (peripheral base address type casted)
 */

#define GPIOA				( (GPIO_RegDef_t*)GPIOA_BASE_ADRR)
#define GPIOB				( (GPIO_RegDef_t*)GPIOB_BASE_ADRR)
#define GPIOC				( (GPIO_RegDef_t*)GPIOC_BASE_ADRR)
#define GPIOD				( (GPIO_RegDef_t*)GPIOD_BASE_ADRR)
#define GPIOE				( (GPIO_RegDef_t*)GPIOE_BASE_ADRR)
#define GPIOF				( (GPIO_RegDef_t*)GPIOF_BASE_ADRR)
#define GPIOG				( (GPIO_RegDef_t*)GPIOG_BASE_ADRR)
#define GPIOH				( (GPIO_RegDef_t*)GPIOH_BASE_ADRR)
#define GPIOI				( (GPIO_RegDef_t*)GPIOI_BASE_ADRR)


#define RCC 				( (RCC_RegDef_t*)RCC_BASE_ADRR)
#define EXTI 				( (EXTI_RegDef_t*)EXTI_BASE_ADRR)
#define SYSCFG				( (SYSCFG_RegDef_t*)SYSCFG_BASE_ADRR)

/*
 * Clock enable macros for GPIOx peripherals
 */

#define GPIOA_PCLK_EN()			( RCC->AHB1ENR |= (1 << 0) )
#define GPIOB_PCLK_EN()			( RCC->AHB1ENR |= (1 << 1) )
#define GPIOC_PCLK_EN()			( RCC->AHB1ENR |= (1 << 2) )
#define GPIOD_PCLK_EN()			( RCC->AHB1ENR |= (1 << 3) )
#define GPIOE_PCLK_EN()			( RCC->AHB1ENR |= (1 << 4) )
#define GPIOF_PCLK_EN()			( RCC->AHB1ENR |= (1 << 5) )
#define GPIOG_PCLK_EN()			( RCC->AHB1ENR |= (1 << 6) )
#define GPIOH_PCLK_EN()			( RCC->AHB1ENR |= (1 << 7) )
#define GPIOI_PCLK_EN()			( RCC->AHB1ENR |= (1 << 8) )


/*
 * Clock enable macros for I2Cx peripherals
 */

#define I2C1_PCLK_EN()			( RCC->APB1ENR |= (1 << 21) )
#define I2C2_PCLK_EN()			( RCC->APB1ENR |= (1 << 22) )
#define I2C3_PCLK_EN()			( RCC->APB1ENR |= (1 << 23) )


/*
 * Clock enable macros for SPIx peripherals
 */

#define SPI1_PCLK_EN()			( RCC->APB2ENR |= (1 << 12) )
#define SPI2_PCLK_EN()			( RCC->APB1ENR |= (1 << 14) )
#define SPI3_PCLK_EN()			( RCC->APB1ENR |= (1 << 15) )

/*
 * Clock enable macros for USARTx peripherals
 */

#define USART1_PCLK_EN()			( RCC->APB2ENR |= (1 << 4) )
#define USART2_PCLK_EN()			( RCC->APB1ENR |= (1 << 17) )
#define USART3_PCLK_EN()			( RCC->APB1ENR |= (1 << 18) )
#define UART4_PCLK_EN()				( RCC->APB1ENR |= (1 << 19) )
#define UART5_PCLK_EN()				( RCC->APB1ENR |= (1 << 20) )
#define USART6_PCLK_EN()			( RCC->APB2ENR |= (1 << 5) )

/*
 * Clock enable macros for SYSCFG peripherals
 */
#define SYSCFG_PCLK_EN()			( RCC->APB2ENR |= (1 << 14) )


/*
 * Clock disable macros for GPIOx peripherals
 */

#define GPIOA_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 0) )
#define GPIOB_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 1) )
#define GPIOC_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 2) )
#define GPIOD_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 3) )
#define GPIOE_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 4) )
#define GPIOF_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 5) )
#define GPIOG_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 6) )
#define GPIOH_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 7) )
#define GPIOI_PCLK_DI()			( RCC->AHB1ENR &= ~(1 << 8) )


/*
 * Clock disable macros for I2Cx peripherals
 */

#define I2C1_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 21) )
#define I2C2_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 22) )
#define I2C3_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 23) )


/*
 * Clock disable macros for SPIx peripherals
 */

#define SPI1_PCLK_DI()			( RCC->APB2ENR &= ~(1 << 12) )
#define SPI2_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 14) )
#define SPI3_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 15) )


/*
 * Clock disable macros for USARTx peripherals
 */

#define USART1_PCLK_DI()			( RCC->APB2ENR &= ~(1 << 4) )
#define USART2_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 17) )
#define USART3_PCLK_DI()			( RCC->APB1ENR &= ~(1 << 18) )
#define UART4_PCLK_DI()				( RCC->APB1ENR &= ~(1 << 19) )
#define UART5_PCLK_DI()				( RCC->APB1ENR &= ~(1 << 20) )
#define USART6_PCLK_DI()			( RCC->APB2ENR &= ~(1 << 5) )


/*
 * Clock disable macros for SYSCFG peripherals
 */
#define SYSCFG_PCLK_DI()			( RCC->APB2ENR &= ~(1 << 14) )


/*
 * resetting GPIO peripherals macro
 */

#define GPIOA_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 0) );  ( RCC->APB1RSTR &= ~(1 << 0) ); }while(0)
#define GPIOB_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 1) );  ( RCC->APB1RSTR &= ~(1 << 1) ); }while(0)
#define GPIOC_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 2) );  ( RCC->APB1RSTR &= ~(1 << 2) ); }while(0)
#define GPIOD_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 3) );  ( RCC->APB1RSTR &= ~(1 << 3) ); }while(0)
#define GPIOE_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 4) );  ( RCC->APB1RSTR &= ~(1 << 4) ); }while(0)
#define GPIOF_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 5) );  ( RCC->APB1RSTR &= ~(1 << 5) ); }while(0)
#define GPIOG_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 6) );  ( RCC->APB1RSTR &= ~(1 << 6) ); }while(0)
#define GPIOH_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 7) );  ( RCC->APB1RSTR &= ~(1 << 7) ); }while(0)
#define GPIOI_REG_RESET()			do{ ( RCC->APB1RSTR |= (1 << 8) );  ( RCC->APB1RSTR &= ~(1 << 8) ); }while(0)

/*
 * returns port code
 */

#define GPIO_BASEADDR_TO_CODE(x)		((x == GPIOA) ? 0 :\
										(x == GPIOB) ? 1 :\
										(x == GPIOC) ? 2 :\
										(x == GPIOD) ? 3 :\
										(x == GPIOE) ? 4 :\
										(x == GPIOF) ? 5 :\
										(x == GPIOG) ? 6 :\
										(x == GPIOH) ? 7 :\
										(x == GPIOI) ? 8 :0)


/*
 * IRQ(Interrupt request) numbers for stm32f407xx
 */

#define IRQ_NO_EXTI0				6
#define IRQ_NO_EXTI1				7
#define IRQ_NO_EXTI2				8
#define IRQ_NO_EXTI3				9
#define IRQ_NO_EXTI4				10
#define IRQ_NO_EXTI9_5				23
#define IRQ_NO_EXTI15_10			40








/*
 * Some generic macros
 */

#define ENABLE 				1
#define DISABLE 			0
#define SET 				ENABLE
#define RESET 				DISABLE
#define GPIO_PIN_SET 		SET
#define GPIO_PIN_RESET		RESET




#endif /* INC_STM32F407XX_H_ */
