module cafe(logic output s);

	assign s = 1;
endmodule;