// Seed: 1032061340
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  assign module_1.id_5 = 0;
  tri0 id_3;
  assign id_4 = -1;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_3 = -1;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3,
    input  uwire id_4,
    input  tri   id_5
);
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  parameter id_4 = 1;
endmodule
