#! 
:ivl_version "13.0 (devel)" "(s20251012-33-ga7502173d-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000024caa0abdf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024caa08cb50 .scope module, "tb_spi_wb_register" "tb_spi_wb_register" 3 6;
 .timescale -9 -12;
v0000024caa102d90_0 .var "clk", 0 0;
v0000024caa103150_0 .var/i "fail_cnt", 31 0;
v0000024caa103970_0 .var/i "idx", 31 0;
v0000024caa102890_0 .var/i "pass_cnt", 31 0;
v0000024caa102610_0 .var "rst", 0 0;
v0000024caa1021b0_0 .var "spi_cs_n", 0 0;
v0000024caa102750_0 .net "spi_miso", 0 0, L_0000024caa102b10;  1 drivers
v0000024caa103010_0 .var "spi_mosi", 0 0;
v0000024caa102570_0 .var "spi_sclk", 0 0;
v0000024caa103290_0 .net "wb_ack", 0 0, v0000024caa06a8f0_0;  1 drivers
v0000024caa1033d0_0 .net "wb_adr", 15 0, v0000024caa0a3610_0;  1 drivers
v0000024caa103a10_0 .net "wb_cyc", 0 0, v0000024caa0a36b0_0;  1 drivers
v0000024caa102250_0 .net "wb_dat_i", 7 0, v0000024caa1029d0_0;  1 drivers
v0000024caa102a70_0 .net "wb_dat_o", 7 0, v0000024caa0a45b0_0;  1 drivers
v0000024caa102390_0 .net "wb_stb", 0 0, v0000024caa0a2a30_0;  1 drivers
v0000024caa103f10_0 .net "wb_we", 0 0, v0000024caa0a2f30_0;  1 drivers
L_0000024caa1035b0 .part v0000024caa0a3610_0, 0, 5;
S_0000024caa08cce0 .scope task, "check_write_read" "check_write_read" 3 117, 3 117 0, S_0000024caa08cb50;
 .timescale -9 -12;
v0000024caa0a37f0_0 .var "addr", 15 0;
v0000024caa0a43d0_0 .var "rd", 7 0;
v0000024caa0a4330_0 .var "value", 7 0;
TD_tb_spi_wb_register.check_write_read ;
    %load/vec4 v0000024caa0a37f0_0;
    %store/vec4 v0000024caa102110_0, 0, 16;
    %load/vec4 v0000024caa0a4330_0;
    %store/vec4 v0000024caa103790_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_write, S_0000024caa104350;
    %join;
    %load/vec4 v0000024caa0a37f0_0;
    %store/vec4 v0000024caa1026b0_0, 0, 16;
    %fork TD_tb_spi_wb_register.spi_read, S_0000024caa1041c0;
    %join;
    %load/vec4 v0000024caa103bf0_0;
    %store/vec4 v0000024caa0a43d0_0, 0, 8;
    %load/vec4 v0000024caa0a43d0_0;
    %load/vec4 v0000024caa0a4330_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v0000024caa102890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024caa102890_0, 0, 32;
    %vpi_call/w 3 126 "$display", "[PASS] Addr 0x%04h wrote 0x%02h read 0x%02h", v0000024caa0a37f0_0, v0000024caa0a4330_0, v0000024caa0a43d0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024caa103150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024caa103150_0, 0, 32;
    %vpi_call/w 3 129 "$display", "[FAIL] Addr 0x%04h wrote 0x%02h read 0x%02h", v0000024caa0a37f0_0, v0000024caa0a4330_0, v0000024caa0a43d0_0 {0 0 0};
T_0.1 ;
    %end;
S_0000024caa08ce70 .scope module, "dut_bridge" "simple_spi_wb_bridge" 3 27, 4 9 0, S_0000024caa08cb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "spi_sclk";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "spi_miso";
    .port_info 5 /INPUT 1 "spi_cs_n";
    .port_info 6 /OUTPUT 16 "wb_adr_o";
    .port_info 7 /OUTPUT 8 "wb_dat_o";
    .port_info 8 /INPUT 8 "wb_dat_i";
    .port_info 9 /OUTPUT 1 "wb_we_o";
    .port_info 10 /OUTPUT 1 "wb_cyc_o";
    .port_info 11 /OUTPUT 1 "wb_stb_o";
    .port_info 12 /INPUT 1 "wb_ack_i";
P_0000024caa06c330 .param/l "WB_DONE" 1 4 84, C4<10>;
P_0000024caa06c368 .param/l "WB_IDLE" 1 4 82, C4<00>;
P_0000024caa06c3a0 .param/l "WB_WAIT_ACK" 1 4 83, C4<01>;
L_0000024caa0909c0 .functor AND 1, v0000024caa0a2d50_0, L_0000024caa103dd0, C4<1>, C4<1>;
L_0000024caa090870 .functor AND 1, L_0000024caa103510, v0000024caa0a3a70_0, C4<1>, C4<1>;
v0000024caa0a3f70_0 .net *"_ivl_3", 0 0, L_0000024caa103dd0;  1 drivers
v0000024caa0a3930_0 .net *"_ivl_7", 0 0, L_0000024caa103510;  1 drivers
v0000024caa0a4010_0 .var "addr", 15 0;
v0000024caa0a3110_0 .var "addr_high", 7 0;
v0000024caa0a2ad0_0 .var "addr_low", 7 0;
v0000024caa0a3ed0_0 .var "bit_count", 2 0;
v0000024caa0a3bb0_0 .var "byte_count", 2 0;
v0000024caa0a3890_0 .var "byte_shift", 7 0;
v0000024caa0a4650_0 .net "clk", 0 0, v0000024caa102d90_0;  1 drivers
v0000024caa0a2df0_0 .var "cmd", 7 0;
v0000024caa0a4290_0 .var "data_in", 7 0;
v0000024caa0a2b70_0 .var "first_bit_sent", 0 0;
v0000024caa0a40b0_0 .var "is_read", 0 0;
v0000024caa0a3750_0 .var "read_data", 7 0;
v0000024caa0a2850_0 .var "read_data_valid", 0 0;
v0000024caa0a3c50_0 .net "rst", 0 0, v0000024caa102610_0;  1 drivers
v0000024caa0a4150_0 .net "spi_cs_active", 0 0, L_0000024caa103470;  1 drivers
v0000024caa0a31b0_0 .net "spi_cs_n", 0 0, v0000024caa1021b0_0;  1 drivers
v0000024caa0a3430_0 .var "spi_cs_n_d1", 0 0;
v0000024caa0a39d0_0 .var "spi_cs_n_d2", 0 0;
v0000024caa0a34d0_0 .var "spi_cs_n_d3", 0 0;
v0000024caa0a3570_0 .net "spi_miso", 0 0, L_0000024caa102b10;  alias, 1 drivers
v0000024caa0a3d90_0 .net "spi_mosi", 0 0, v0000024caa103010_0;  1 drivers
v0000024caa0a2c10_0 .var "spi_mosi_d1", 0 0;
v0000024caa0a3250_0 .var "spi_mosi_d2", 0 0;
v0000024caa0a41f0_0 .net "spi_sclk", 0 0, v0000024caa102570_0;  1 drivers
v0000024caa0a32f0_0 .var "spi_sclk_d1", 0 0;
v0000024caa0a2d50_0 .var "spi_sclk_d2", 0 0;
v0000024caa0a3a70_0 .var "spi_sclk_d3", 0 0;
v0000024caa0a3070_0 .net "spi_sclk_negedge", 0 0, L_0000024caa090870;  1 drivers
v0000024caa0a27b0_0 .net "spi_sclk_posedge", 0 0, L_0000024caa0909c0;  1 drivers
v0000024caa0a2cb0_0 .var "start_read", 0 0;
v0000024caa0a2e90_0 .var "transaction_complete", 0 0;
v0000024caa0a3b10_0 .var "tx_active", 0 0;
v0000024caa0a3cf0_0 .var "tx_bit_count", 2 0;
v0000024caa0a4470_0 .var "tx_data_loaded", 0 0;
v0000024caa0a3e30_0 .var "tx_shift", 7 0;
v0000024caa0a4510_0 .net "wb_ack_i", 0 0, v0000024caa06a8f0_0;  alias, 1 drivers
v0000024caa0a3610_0 .var "wb_adr_o", 15 0;
v0000024caa0a36b0_0 .var "wb_cyc_o", 0 0;
v0000024caa0a28f0_0 .net "wb_dat_i", 7 0, v0000024caa1029d0_0;  alias, 1 drivers
v0000024caa0a45b0_0 .var "wb_dat_o", 7 0;
v0000024caa0a2990_0 .var "wb_state", 1 0;
v0000024caa0a2a30_0 .var "wb_stb_o", 0 0;
v0000024caa0a2f30_0 .var "wb_we_o", 0 0;
E_0000024caa0a74c0 .event posedge, v0000024caa0a3c50_0, v0000024caa0a4650_0;
E_0000024caa0a7580 .event posedge, v0000024caa0a4650_0;
L_0000024caa103470 .reduce/nor v0000024caa0a39d0_0;
L_0000024caa103dd0 .reduce/nor v0000024caa0a3a70_0;
L_0000024caa103510 .reduce/nor v0000024caa0a2d50_0;
L_0000024caa102b10 .part v0000024caa0a3e30_0, 7, 1;
S_0000024caa026a50 .scope module, "dut_regs" "wb_register_block" 3 47, 5 5 0, S_0000024caa08cb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "wb_adr_i";
    .port_info 3 /INPUT 8 "wb_dat_i";
    .port_info 4 /OUTPUT 8 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0000024caa058060 .param/l "ADDR_WIDTH" 0 5 6, +C4<00000000000000000000000000000101>;
P_0000024caa058098 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000001000>;
P_0000024caa0580d0 .param/l "DEPTH" 1 5 23, +C4<0000000000000000000000000000000100000>;
P_0000024caa058108 .param/l "RESET_VALUE" 0 5 8, C4<00000000>;
v0000024caa0a2fd0_0 .net "clk", 0 0, v0000024caa102d90_0;  alias, 1 drivers
v0000024caa06a3f0_0 .var/i "i", 31 0;
v0000024caa06ac10 .array "regs", 31 0, 7 0;
v0000024caa06a850_0 .net "rst", 0 0, v0000024caa102610_0;  alias, 1 drivers
v0000024caa06a8f0_0 .var "wb_ack_o", 0 0;
v0000024caa06aad0_0 .net "wb_adr_i", 4 0, L_0000024caa1035b0;  1 drivers
v0000024caa103b50_0 .net "wb_cyc_i", 0 0, v0000024caa0a36b0_0;  alias, 1 drivers
v0000024caa1031f0_0 .net "wb_dat_i", 7 0, v0000024caa0a45b0_0;  alias, 1 drivers
v0000024caa1029d0_0 .var "wb_dat_o", 7 0;
v0000024caa103830_0 .net "wb_stb_i", 0 0, v0000024caa0a2a30_0;  alias, 1 drivers
v0000024caa102f70_0 .net "wb_we_i", 0 0, v0000024caa0a2f30_0;  alias, 1 drivers
S_0000024caa104030 .scope task, "spi_byte" "spi_byte" 3 63, 3 63 0, S_0000024caa08cb50;
 .timescale -9 -12;
v0000024caa103ab0_0 .var/i "i", 31 0;
v0000024caa103330_0 .var "rx", 7 0;
v0000024caa1030b0_0 .var "tx", 7 0;
TD_tb_spi_wb_register.spi_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024caa103330_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024caa103ab0_0, 0, 32;
T_1.2 ; Top of for-loop
    %load/vec4 v0000024caa103ab0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_1.3, 5;
    %load/vec4 v0000024caa1030b0_0;
    %load/vec4 v0000024caa103ab0_0;
    %part/s 1;
    %store/vec4 v0000024caa103010_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024caa102570_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa102570_0, 0, 1;
    %load/vec4 v0000024caa102750_0;
    %ix/getv/s 4, v0000024caa103ab0_0;
    %store/vec4 v0000024caa103330_0, 4, 1;
    %delay 100000, 0;
T_1.4 ; for-loop step statement
    %load/vec4 v0000024caa103ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000024caa103ab0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ; for-loop exit label
    %end;
S_0000024caa1041c0 .scope task, "spi_read" "spi_read" 3 96, 3 96 0, S_0000024caa08cb50;
 .timescale -9 -12;
v0000024caa1026b0_0 .var "addr", 15 0;
v0000024caa103bf0_0 .var "data", 7 0;
v0000024caa1038d0_0 .var "rx", 7 0;
TD_tb_spi_wb_register.spi_read ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa1021b0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa1038d0_0, 0, 8;
    %load/vec4 v0000024caa1026b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa1038d0_0, 0, 8;
    %load/vec4 v0000024caa1026b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa1038d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa103bf0_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024caa1021b0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_0000024caa104350 .scope task, "spi_write" "spi_write" 3 79, 3 79 0, S_0000024caa08cb50;
 .timescale -9 -12;
v0000024caa102110_0 .var "addr", 15 0;
v0000024caa103790_0 .var "data", 7 0;
v0000024caa102c50_0 .var "dummy", 7 0;
TD_tb_spi_wb_register.spi_write ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa1021b0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa102c50_0, 0, 8;
    %load/vec4 v0000024caa102110_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa102c50_0, 0, 8;
    %load/vec4 v0000024caa102110_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa102c50_0, 0, 8;
    %load/vec4 v0000024caa103790_0;
    %store/vec4 v0000024caa1030b0_0, 0, 8;
    %fork TD_tb_spi_wb_register.spi_byte, S_0000024caa104030;
    %join;
    %load/vec4 v0000024caa103330_0;
    %store/vec4 v0000024caa102c50_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024caa1021b0_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .scope S_0000024caa08ce70;
T_4 ;
    %wait E_0000024caa0a7580;
    %load/vec4 v0000024caa0a31b0_0;
    %assign/vec4 v0000024caa0a3430_0, 0;
    %load/vec4 v0000024caa0a3430_0;
    %assign/vec4 v0000024caa0a39d0_0, 0;
    %load/vec4 v0000024caa0a39d0_0;
    %assign/vec4 v0000024caa0a34d0_0, 0;
    %load/vec4 v0000024caa0a41f0_0;
    %assign/vec4 v0000024caa0a32f0_0, 0;
    %load/vec4 v0000024caa0a32f0_0;
    %assign/vec4 v0000024caa0a2d50_0, 0;
    %load/vec4 v0000024caa0a2d50_0;
    %assign/vec4 v0000024caa0a3a70_0, 0;
    %load/vec4 v0000024caa0a3d90_0;
    %assign/vec4 v0000024caa0a2c10_0, 0;
    %load/vec4 v0000024caa0a2c10_0;
    %assign/vec4 v0000024caa0a3250_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024caa08ce70;
T_5 ;
    %wait E_0000024caa0a74c0;
    %load/vec4 v0000024caa0a3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa0a3890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa0a2df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa0a3110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa0a2ad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000024caa0a4010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa0a4290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a40b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2cb0_0, 0;
    %load/vec4 v0000024caa0a4150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a40b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000024caa0a3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024caa0a3890_0, 0;
    %load/vec4 v0000024caa0a3ed0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024caa0a3ed0_0, 0;
    %load/vec4 v0000024caa0a3ed0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3ed0_0, 0;
    %load/vec4 v0000024caa0a3bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024caa0a2df0_0, 0;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000024caa0a40b0_0, 0;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024caa0a3110_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024caa0a2ad0_0, 0;
    %load/vec4 v0000024caa0a3110_0;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024caa0a4010_0, 0;
    %load/vec4 v0000024caa0a40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2cb0_0, 0;
T_5.13 ;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0000024caa0a3890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024caa0a3250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024caa0a4290_0, 0;
    %load/vec4 v0000024caa0a40b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2e90_0, 0;
T_5.15 ;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %load/vec4 v0000024caa0a3bb0_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_5.17, 5;
    %load/vec4 v0000024caa0a3bb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024caa0a3bb0_0, 0;
T_5.17 ;
T_5.6 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024caa08ce70;
T_6 ;
    %wait E_0000024caa0a74c0;
    %load/vec4 v0000024caa0a3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000024caa0a3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a3b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2b70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024caa0a4150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000024caa0a3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a3b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2b70_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000024caa0a2850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0000024caa0a4470_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000024caa0a3750_0;
    %assign/vec4 v0000024caa0a3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a3b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024caa0a3cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2b70_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000024caa0a3070_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.10, 10;
    %load/vec4 v0000024caa0a3b10_0;
    %and;
T_6.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.9, 9;
    %load/vec4 v0000024caa0a2b70_0;
    %nor/r;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2b70_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0000024caa0a27b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.15, 11;
    %load/vec4 v0000024caa0a3b10_0;
    %and;
T_6.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.14, 10;
    %load/vec4 v0000024caa0a2b70_0;
    %and;
T_6.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0000024caa0a3cf0_0;
    %cmpi/u 7, 0, 3;
    %flag_get/vec4 5;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0000024caa0a3e30_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a3e30_0, 0;
    %load/vec4 v0000024caa0a3cf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024caa0a3cf0_0, 0;
T_6.11 ;
T_6.8 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024caa08ce70;
T_7 ;
    %wait E_0000024caa0a74c0;
    %load/vec4 v0000024caa0a3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024caa0a2990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000024caa0a3610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa0a45b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a36b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2a30_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000024caa0a3750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024caa0a2990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024caa0a2990_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a36b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2a30_0, 0;
    %load/vec4 v0000024caa0a4150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2850_0, 0;
T_7.7 ;
    %load/vec4 v0000024caa0a2cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0000024caa0a4010_0;
    %assign/vec4 v0000024caa0a3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a36b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2a30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024caa0a2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2850_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000024caa0a2e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.13, 9;
    %load/vec4 v0000024caa0a2df0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0000024caa0a4010_0;
    %assign/vec4 v0000024caa0a3610_0, 0;
    %load/vec4 v0000024caa0a4290_0;
    %assign/vec4 v0000024caa0a45b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a36b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2a30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024caa0a2990_0, 0;
T_7.11 ;
T_7.10 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000024caa0a4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0000024caa0a2f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0000024caa0a28f0_0;
    %assign/vec4 v0000024caa0a3750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa0a2850_0, 0;
T_7.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a36b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa0a2a30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024caa0a2990_0, 0;
T_7.14 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024caa0a2990_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024caa026a50;
T_8 ;
    %wait E_0000024caa0a7580;
    %load/vec4 v0000024caa06a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa06a8f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024caa1029d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024caa06a3f0_0, 0, 32;
T_8.2 ; Top of for-loop
    %load/vec4 v0000024caa06a3f0_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
	  %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000024caa06a3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024caa06ac10, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0000024caa06a3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024caa06a3f0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024caa06a8f0_0, 0;
    %load/vec4 v0000024caa103b50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v0000024caa103830_0;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0000024caa06a8f0_0;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024caa06a8f0_0, 0;
    %load/vec4 v0000024caa102f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0000024caa1031f0_0;
    %load/vec4 v0000024caa06aad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024caa06ac10, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0000024caa06aad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024caa06ac10, 4;
    %assign/vec4 v0000024caa1029d0_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024caa08cb50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa102d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024caa102610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa102570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa103010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024caa1021b0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0000024caa08cb50;
T_10 ;
    %delay 18500, 0;
    %load/vec4 v0000024caa102d90_0;
    %inv;
    %store/vec4 v0000024caa102d90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024caa08cb50;
T_11 ;
    %vpi_call/w 3 135 "$dumpfile", "tb_spi_wb_register.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024caa08cb50 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024caa102890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024caa103150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024caa103970_0, 0, 32;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024caa102610_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 86, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024caa103970_0, 0, 32;
T_11.0 ; Top of for-loop
    %load/vec4 v0000024caa103970_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_11.1, 5;
    %pushi/vec4 16, 0, 16;
    %load/vec4 v0000024caa103970_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0000024caa103970_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
T_11.2 ; for-loop step statement
    %load/vec4 v0000024caa103970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024caa103970_0, 0, 32;
    %jmp T_11.0;
T_11.1 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024caa103970_0, 0, 32;
T_11.3 ; Top of for-loop
    %load/vec4 v0000024caa103970_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_11.4, 5;
    %pushi/vec4 32, 0, 16;
    %load/vec4 v0000024caa103970_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0000024caa0a37f0_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0000024caa103970_0;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %store/vec4 v0000024caa0a4330_0, 0, 8;
    %fork TD_tb_spi_wb_register.check_write_read, S_0000024caa08cce0;
    %join;
T_11.5 ; for-loop step statement
    %load/vec4 v0000024caa103970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024caa103970_0, 0, 32;
    %jmp T_11.3;
T_11.4 ; for-loop exit label
    %vpi_call/w 3 164 "$display", "-- Suite Summary --" {0 0 0};
    %vpi_call/w 3 165 "$display", "PASS=%0d FAIL=%0d", v0000024caa102890_0, v0000024caa103150_0 {0 0 0};
    %delay 5000000, 0;
    %vpi_call/w 3 167 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000024caa08cb50;
T_12 ;
    %delay 705032704, 1;
    %vpi_call/w 3 173 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 174 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb_spi_wb_register.v";
    "..\..\gateware\simple_spi_wb_bridge.v";
    "..\..\..\papilio_wb_register\gateware\wb_register_block.v";
