Line number: 
[1557, 1621]
Comment: 
This block performs a series of register updates on rising edge of input clock, considering there's no stall in fetching. These updates are relevant to various signals involved like read data, alignment, address register, interrupt state, status bits, immediate values, shift values, selection and enable signals, operation types and control states. Each line stores the new signal value (nxt/next state) into the output-register (r/reg) if certain conditions are valid, ensuring smooth state transitions of a system designed in hardware description language, Verilog.