        <!DOCTYPE html>
        <html lang="en">
        <head><title>Weighted interleaving for memory tiering [LWN.net]</title>
        <meta name="viewport" content="width=device-width, initial-scale=1">
<meta HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="robots" CONTENT="noai, noimageai">
        <link rel="icon" href="https://static.lwn.net/images/favicon.png"
              type="image/png">
        <link rel="alternate" type="application/rss+xml" title="LWN.net headlines" href="https://lwn.net/headlines/rss">
<link rel="alternate" type="application/rss+xml" title="Comments posted to this article" href="https://lwn.net/headlines/948037/">
        <link rel="stylesheet" href="/CSS/lwn">
<link rel="stylesheet" href="/CSS/nosub">

        
<script type="text/javascript">var p="http",d="static";if(document.location.protocol=="https:"){p+="s";d="engine";}var z=document.createElement("script");z.type="text/javascript";z.async=true;z.src=p+"://"+d+".adzerk.net/ados.js";var s=document.getElementsByTagName("script")[0];s.parentNode.insertBefore(z,s);</script>
<script type="text/javascript">
var ados_keywords = ados_keywords || [];
if( location.protocol=='https:' ) {
        ados_keywords.push('T:SSL');
} else {
        ados_keywords.push('T:HTTP');
}

var ados = ados || {};
ados.run = ados.run || [];
ados.run.push(function() {

ados_add_placement(4669, 20979, "azk13321_leaderboard", 4).setZone(16026);

ados_add_placement(4669, 20979, "azk93271_right_zone", [5,10,6]).setZone(16027);

ados_add_placement(4669, 20979, "azk31017_tracking", 20).setZone(20995);



ados_setKeywords(ados_keywords.join(', ')); 
ados_load();
});</script>

        </head>
        <body>
        <a name="t"></a>
<div id="menu"><a href="/"><img src="https://static.lwn.net/images/logo/barepenguin-70.png" class="logo"
                 border="0" alt="LWN.net Logo">
           <span class="logo">LWN<br>.net</span>
           <span class="logobl">News from the source</span></a>
           <a href="/"><img src="https://static.lwn.net/images/lcorner-ss.png" class="sslogo"
                 border="0" alt="LWN"></a><div class="navmenu-container">
           <ul class="navmenu">
        <li><a class="navmenu" href="#t"><b>Content</b></a><ul><li><a href="/current/">Weekly Edition</a></li><li><a href="/Archives/">Archives</a></li><li><a href="/Search/">Search</a></li><li><a href="/Kernel/">Kernel</a></li><li><a href="/Security/">Security</a></li><li><a href="/Calendar/">Events calendar</a></li><li><a href="/Comments/unread">Unread comments</a></li><li><hr></li><li><a href="/op/FAQ.lwn">LWN FAQ</a></li><li><a href="/op/AuthorGuide.lwn">Write for us</a></li></ul></li>
<li><a class="navmenu" href="#t"><b>Edition</b></a><ul><li><a href="/Articles/948211/">Return to the Front page</a></li></ul></li>
</ul></div>
</div> <!-- menu -->
<div class="not-handset"
            	     style="margin-left: 10.5em; display: block;">
                   <div class="not-print"> <div id="azk13321_leaderboard"></div> </div>
                </div>
            <div class="topnav-container">
<div class="not-handset"><form action="https://lwn.net/Login/" method="post" name="loginform"
                 class="loginform">
        <label><b>User:</b> <input type="text" name="uname" value="" size="8" id="uc" /></label> 
		<label><b>Password:</b> <input type="password" name="pword" size="8" id="pc" /></label> <input type="hidden" name="target" value="/Articles/948037/" /> <input type="submit" name="submit" value="Log in" /></form> |
           <form action="https://lwn.net/subscribe/" method="post" class="loginform">
           <input type="submit" name="submit" value="Subscribe" />
           </form> |
           <form action="https://lwn.net/Login/newaccount" method="post" class="loginform">
           <input type="submit" name="submit" value="Register" />
           </form>
        </div>
               <div class="handset-only">
               <a href="/subscribe/"><b>Subscribe</b></a> /
               <a href="/Login/"><b>Log in</b></a> /
               <a href="/Login/newaccount"><b>New account</b></a>
               </div>
               </div><div class="maincolumn flexcol">
<div class="middlecolumn">
<div class="PageHeadline">
<h1>Weighted interleaving for memory tiering</h1>
</div>
<div class="ArticleText">
<blockquote class="ad">
<b>Please consider subscribing to LWN</b>
<p>
Subscriptions are the lifeblood of LWN.net.  If you appreciate this
content and would like to see more of it, your subscription will
help to ensure that LWN continues to thrive.  Please visit
<a href="/Promo/nst-nag1/subscribe">this page</a> to join up and keep LWN on
the net.
</blockquote>
<div class="FeatureByline">
           By <b>Jonathan Corbet</b><br>October 25, 2023</br>
           </div>
The kernel has, for many years, had the ability to control how memory
allocation is performed in systems with multiple NUMA nodes.  More
recently, NUMA nodes have also been pressed into service to represent
different classes of memory; those nodes are now organized into tiers
according to their performance characteristics.  While memory-allocation
policies can control the placement of pages at the NUMA-node level, the
kernel provides no way to connect those policies with memory tiers.  <a
href="/ml/linux-kernel/20231009204259.875232-1-gregory.price@memverge.com/">This
patch series</a> from Gregory Price aims to change this situation by
allowing allocations to be placed across tiers in a weighted manner.
<p>
The days when computers simply had "memory" have passed.  Systems now can
contain numerous types of memory with wildly different performance
profiles.  Persistent memory can be available in large quantities, but it
is relatively slow.  <a href="/Articles/894598/">CXL memory</a> may be
faster, though still not as fast as normal DRAM, and it can come and go
during the life of the system.  High-bandwidth memory can be faster than
normal DRAM.  Devices, too, can make their own memory available on the
system's memory bus.  Each memory provider is represented in the system as
one or more CPU-less NUMA nodes.
<p>
Tiering is the process of grouping these nodes into levels (tiers) with
similar performance, then working to place memory optimally in each tier;
it is a work in progress.  The kernel only gained a formal concept of
memory tiers in the 6.1 release, when <a
href="/ml/linux-kernel/20220818131042.113280-1-aneesh.kumar@linux.ibm.com/">this
series</a> from Aneesh Kumar K.V. was merged.  The kernel now assigns each
node an "abstract distance" reflecting its relative performance; by
default, all nodes have an abstract distance of 512.  Memory with a lower
abstract distance than that is expected to be faster than ordinary DRAM,
while a higher abstract distance indicates slower memory.  Notably, the
distance is set by the driver that makes the memory available to the
system; it is not subject to direct administrator control.
<p>
As memory is initialized, the kernel will organize it into distinct tiers,
with the tier number for any given node obtained by dividing its abstract
distance by&nbsp;128.  Normal memory, with its default abstract distance of
512, ends up in tier four as a result.  There is, thus, room for four tiers
of memory that is faster than DRAM, and a vast number of slower tiers.
<p>
The kernel can use tiering to make decisions about page placement; <a
href="/Articles/893024/">quite a bit of work</a> has gone into trying to
figure out how to move pages between the tiers.  When pages are unused,
they can be demoted to slower tiers rather than being reclaimed entirely;
that is a relatively easy decision that fits into existing
memory-management practices.  Deciding when pages should be promoted back
to faster memory, though, is a bit trickier.  Importantly, this work has
been focused on moving memory to the correct tier after it has been in use
for a while and its relative busyness can be assessed.
<p>
Price's patch set builds on the tiering mechanism, but is aimed at a
different problem: what is the optimal <i>original</i> placement for pages
when they are first allocated?  In particular, it addresses the practice of
NUMA interleaving, wherein allocations are spread out across a set of NUMA
nodes with the purpose of getting consistent performance from any of a set
of the CPUs on the system.  NUMA interleaving has worked for years, but it
is relatively simple; it spreads pages equally across the set of nodes
provided in the memory policy set by the application.  Interleaving has no
concept of tiers and no ability to bias allocations in any specific
direction. 
<p>
The patch series adds the concept of a "weight" to each NUMA tier.  Weights
are relative to each CPU, so the weight of tier&nbsp;2 as seen from
CPU&nbsp;0 may be different than the weight of that tier seen from
CPU&nbsp;10.  These weights determine how strongly allocation decisions
should be biased toward each tier; a higher weight for a given tier results
in more pages being allocated on nodes contained within that tier.  Unlike
the abstract distance, the tier weights are controlled by the
administrator; a command like:
<p>
<pre>
    echo 0:20 &gt; /sys/devices/virtual/memory_tiering/memory_tier2/interleave_weight
</pre>
<p>
would set the weight of tier 2, as seen by CPU&nbsp;0, to&nbsp;20.  By
default, all tiers have a weight of one.
<p>
These weights are used by the NUMA interleaving code when pages are
allocated.  If a system has two tiers, tier&nbsp;4 (where normal DRAM ends
up) and tier&nbsp;8 (with slower memory), and the weights of those tiers
for the current CPU are set to&nbsp;20 and&nbsp;10 respectively, then
interleaved allocations will place twice as many pages on tier&nbsp;4 as on
tier&nbsp;8.  It's worth noting that, while the application specifies its
NUMA allocation policy (which nodes it wants to allocate memory on), the
weights are solely under the control of the administrator.
<p>
While promotion and demotion between tiers is aimed at putting the
most-used pages on the fastest memory, weighted allocation has a different
objective â€” necessarily, since the kernel cannot know at allocation time
which pages will be the most heavily used.  The intent, instead, is to try
to obtain an optimal split of memory usage across memory controllers,
maximizing the bandwidth utilization of each.  Moving some pages from
faster memory to a slower tier can result in an overall performance
increase, even if the moved pages are actively used, if the end result is
to keep both tiers busily moving data.
<p>
According to Price, this approach works:
<p>
<blockquote class="bq">
	Observed a significant increase (165%) in bandwidth utilization
	with the newly proposed multi-tier interleaving compared to the
	traditional 1:1 interleaving approach between DDR and CXL tier
	nodes, where 85% of the bandwidth is allocated to DDR tier and 15%
	to CXL tier with MLC -w2 option.
</blockquote>
<p>
(MLC refers to Intel's proprietary <a
href="https://www.intel.com/content/www/us/en/developer/articles/tool/intelr-memory-latency-checker.html">memory
latency checker</a> tool).
<p>
This is the second version of this patch set (the first was <a
href="/ml/linux-kernel/20230927095002.10245-1-ravis.opensrc@micron.com/">posted
by Ravi Jonnalagadda</a> in late September).  There have been a number of
comments about the details of the implementation, but there does not appear
to be any opposition to the concept in general.  Since all tiers start with
an identical weight, there will be no changes to NUMA interleaving unless
the administrator has explicitly changed the system's configuration.  There
would thus appear to be little reason for this work not to advance once the
details have been taken care of.<br clear="all"><table class="IndexEntries">
           <tr><th colspan=2>Index entries for this article</th></tr>
           <tr><td><a href="/Kernel/Index">Kernel</a></td><td><a href="/Kernel/Index#Memory_management-Tiered-memory_systems">Memory management/Tiered-memory systems</a></td></tr>
            <tr><td><a href="/Kernel/Index">Kernel</a></td><td><a href="/Kernel/Index#Releases-6.9">Releases/6.9</a></td></tr>
            </table><br clear="all">
<hr width="60%%" align="left">
            <form action="/Login/" method="post">
            <input type="hidden" name="target" value="/Articles/948037/" />
            <input type="submit" name="login" value="Log in" /> to post comments
            <p>
        
</div> <!-- ArticleText -->
<p><a name="Comments"></a>
<a name="CommAnchor950541"></a>
    <details class="CommentBox" open>
      <summary><h3 class="CommentTitle">Weighted interleaving for memory tiering</h3>
      <div class="AnnLine">
      <p class="CommentPoster"> Posted Nov 7, 2023 17:51 UTC (Tue)
                               by <b>gmprice</b> (subscriber, #167884)
                              [<a href="/Articles/950541/">Link</a>] 
      </p>
      
      </div>
      </summary>
      <div class="FormattedComment">
Mild correction:  The quote regarding performance should be attributed to Ravi Shankar, who made the observation based on the initial proposal by Hasan Al Maruf.  My patch set was a collaboration between Ravi, Hasan, with input from Johannes Weiner and others to bring this work forward.<br>
</div>

      
          <div class="CommentReplyButton">
            <form action="/Articles/950541/comment" method="post">
            <input type="submit" value="Reply to this comment">
            </form>
          </div>
        
     <p>
     
    </details>
<a name="CommAnchor951277"></a>
    <details class="CommentBox" open>
      <summary><h3 class="CommentTitle">Weighted interleaving for memory tiering</h3>
      <div class="AnnLine">
      <p class="CommentPoster"> Posted Nov 14, 2023 12:38 UTC (Tue)
                               by <b>Srinivasulu</b> (guest, #167986)
                              [<a href="/Articles/951277/">Link</a>] 
      </p>
      
      </div>
      </summary>
      <div class="FormattedComment">
First patch series was from (Primary Author ) Srinivasulu Thanneeru and  posted by Ravi Jonnalagadda in late September.<br>
<p>
Srinivasulu Thanneeru (2):<br>
  memory tier: Introduce sysfs for tier interleave weights.<br>
  mm: mempolicy: Interleave policy for tiered memory nodes.<br>
</div>

      
          <div class="CommentReplyButton">
            <form action="/Articles/951277/comment" method="post">
            <input type="submit" value="Reply to this comment">
            </form>
          </div>
        
     <p>
     
    </details>
</div> <!-- middlecolumn -->
<div class="rightcol not-print">
<div id="azk93271_right_zone"></div>
</div>
</div> <!-- maincolumn -->

            <br clear="all">
            <center>
            <P>
            <span class="ReallySmall">
            Copyright &copy; 2023, Eklektix, Inc.<BR>
            This article may be redistributed under the terms of the
              <a href="http://creativecommons.org/licenses/by-sa/4.0/">Creative
              Commons CC BY-SA 4.0</a> license<br>
            Comments and public postings are copyrighted by their creators.<br>
            Linux  is a registered trademark of Linus Torvalds<br>
            </span>
            </center>
            
            </body></html>
