 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
Report : clock qor
        -type local_skew
        -show_paths
        -nosplit
        -significant_digits 4
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:43:14 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=================================================
==== Local Skew Reporting for Corner ff_125c ====
=================================================

======================================== Summary Table for Corner ff_125c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK                                   M,D        28    0.0291    0.1707            73      0.0291      0.0000
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0002    0.1418            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0291    0.1707                    0.0291      0.0000


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ff_125c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1707 r    0.1416 r        --        --    0.0291
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1707 r    0.1416 r        --        --    0.0290
                                   L   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.1707 r    0.1416 r        --        --    0.0290
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.1707 r    0.1416 r        --        --    0.0290
                                   L   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[0].UMEM/CE    0.1707 r    0.1416 r        --        --    0.0290
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.1523 r    0.1523 r        --        --    0.0000
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1468 r    0.1418 r        --        --    0.0050
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1468 r    0.1418 r        --        --    0.0050
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.1470 r    0.1418 r        --        --    0.0052
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1468 r    0.1416 r        --        --    0.0052
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.1523 r    0.1523 r        --        --    0.0000
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1468 r    0.1418 r        --        --   -0.0050
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1468 r    0.1418 r        --        --   -0.0050
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.1470 r    0.1418 r        --        --   -0.0052
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.1470 r    0.1418 r        --        --   -0.0052
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1707 r    0.1416 r        --        --   -0.0291
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1707 r    0.1416 r        --        --   -0.0290
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.1707 r    0.1416 r        --        --   -0.0290
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1707 r    0.1416 r        --        --   -0.0290
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[0].UMEM/CE    0.1707 r    0.1416 r        --        --   -0.0290
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ff_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0291
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7295    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8190    0.0144    0.0107    0.1702 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0144    0.0006    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0138    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                       0.0291

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7295    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8190    0.0144    0.0107    0.1702 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                       0.0290

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7295    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8190    0.0144    0.0107    0.1702 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                       0.0290

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7295    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8190    0.0144    0.0107    0.1702 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0138    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                       0.0290

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7295    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8190    0.0144    0.0107    0.1702 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0138    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                       0.0290

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1880    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     33.1880    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3006    0.0143    0.0115    0.0208 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0143    0.0009    0.0218 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9242    0.0312    0.0237    0.0455 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0312    0.0009    0.0463 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4959    0.0305    0.0228    0.0692 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0305    0.0011    0.0703 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2134    0.0265    0.0191    0.0894 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0265    0.0008    0.0902 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.3648    0.0181    0.0102    0.1004 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0181    0.0017    0.1021 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4393    0.0174    0.0134    0.1154 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0174    0.0017    0.1171 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.3856    0.0139    0.0096    0.1267 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0139    0.0017    0.1284 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.8178    0.0216    0.0172    0.1455 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0216    0.0023    0.1479 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0309    0.0119    0.0044    0.1523 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0119    0.0000    0.1523 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1523

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3295    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     32.3295    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8370    0.0143    0.0115    0.0208 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0143    0.0009    0.0218 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4688    0.0312    0.0237    0.0455 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0312    0.0009    0.0463 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6109    0.0305    0.0228    0.0692 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0305    0.0011    0.0703 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5546    0.0265    0.0191    0.0894 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0265    0.0008    0.0902 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.6678    0.0181    0.0102    0.1004 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0181    0.0017    0.1021 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7805    0.0174    0.0134    0.1154 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0174    0.0017    0.1171 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.6886    0.0139    0.0096    0.1267 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0139    0.0017    0.1284 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.6078    0.0216    0.0172    0.1455 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0216    0.0023    0.1479 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7232    0.0119    0.0044    0.1523 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0119    0.0000    0.1523 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1523

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1523
  total capture clock latency                                                            0.1523
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : 0.0050
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0166    0.0019    0.1468 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1468

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1468
  total capture clock latency                                                            0.1418
  total clock skew                                                                       0.0050

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : 0.0050
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0166    0.0019    0.1468 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1468

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1468
  total capture clock latency                                                            0.1418
  total clock skew                                                                       0.0050

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : 0.0052
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0166    0.0021    0.1470 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1470

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1470
  total capture clock latency                                                            0.1418
  total clock skew                                                                       0.0052

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0052
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.1782    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3111    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9137    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5057    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1701    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4080    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.3960    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4289    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.7182    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0166    0.0019    0.1468 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1468

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7405    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.5861    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8266    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0230    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7503    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.8605    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8262    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6874    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.4586    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1468
  total capture clock latency                                                            0.1416
  total clock skew                                                                       0.0052

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3295    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     32.3295    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8370    0.0143    0.0115    0.0208 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0143    0.0009    0.0218 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4688    0.0312    0.0237    0.0455 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0312    0.0009    0.0463 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6109    0.0305    0.0228    0.0692 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0305    0.0011    0.0703 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5546    0.0265    0.0191    0.0894 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0265    0.0008    0.0902 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.6678    0.0181    0.0102    0.1004 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0181    0.0017    0.1021 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7805    0.0174    0.0134    0.1154 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0174    0.0017    0.1171 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.6886    0.0139    0.0096    0.1267 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0139    0.0017    0.1284 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.6078    0.0216    0.0172    0.1455 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0216    0.0023    0.1479 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7232    0.0119    0.0044    0.1523 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0119    0.0000    0.1523 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1523

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.1880    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     33.1880    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3006    0.0143    0.0115    0.0208 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0143    0.0009    0.0218 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9242    0.0312    0.0237    0.0455 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0312    0.0009    0.0463 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4959    0.0305    0.0228    0.0692 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0305    0.0011    0.0703 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2134    0.0265    0.0191    0.0894 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0265    0.0008    0.0902 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.3648    0.0181    0.0102    0.1004 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0181    0.0017    0.1021 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4393    0.0174    0.0134    0.1154 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0174    0.0017    0.1171 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.3856    0.0139    0.0096    0.1267 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0139    0.0017    0.1284 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.8178    0.0216    0.0172    0.1455 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0216    0.0023    0.1479 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0309    0.0119    0.0044    0.1523 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0119    0.0000    0.1523 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1523

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1523
  total capture clock latency                                                            0.1523
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : -0.0050
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0166    0.0019    0.1468 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1468

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1468
  total capture clock latency                                                            0.1418
  total clock skew                                                                      -0.0050

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : -0.0050
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0166    0.0019    0.1468 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1468

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1468
  total capture clock latency                                                            0.1418
  total clock skew                                                                      -0.0050

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : -0.0052
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0166    0.0021    0.1470 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1470

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1470
  total capture clock latency                                                            0.1418
  total clock skew                                                                      -0.0052

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : -0.0052
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0166    0.0021    0.1470 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1470

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0019    0.1418 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1418

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1470
  total capture clock latency                                                            0.1418
  total clock skew                                                                      -0.0052

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0291
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.0708    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.3594    0.0144    0.0107    0.1702 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0144    0.0006    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0138    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                      -0.0291

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.0708    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.3594    0.0144    0.0107    0.1702 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                      -0.0290

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.0708    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.3594    0.0144    0.0107    0.1702 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                      -0.0290

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.0708    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.3594    0.0144    0.0107    0.1702 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0139    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                      -0.0290

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0290
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.2932    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8557    0.0192    0.0155    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0192    0.0009    0.0259 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4501    0.0230    0.0182    0.0441 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0230    0.0009    0.0449 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6472    0.0381    0.0286    0.0735 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0747 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.4731    0.0259    0.0145    0.0892 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0900 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7493    0.0205    0.0144    0.1044 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0205    0.0017    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.6990    0.0154    0.0098    0.1159 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0154    0.0017    0.1175 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7702    0.0163    0.0130    0.1305 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0163    0.0017    0.1322 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3286    0.0166    0.0127    0.1449 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0166    0.0021    0.1471 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.0708    0.0159    0.0123    0.1594 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0159    0.0001    0.1594 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.3594    0.0144    0.0107    0.1702 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0144    0.0005    0.1707 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1707

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8487    0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0092    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0497    0.0224    0.0290    0.0290 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0224    0.0005    0.0295 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6850    0.0438    0.0325    0.0620 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0438    0.0008    0.0628 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.7200    0.0282    0.0144    0.0772 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0282    0.0005    0.0777 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4091    0.0181    0.0111    0.0888 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0181    0.0002    0.0891 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.5576    0.0133    0.0085    0.0975 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0133    0.0007    0.0982 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.6846    0.0122    0.0097    0.1080 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0122    0.0005    0.1085 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.3844    0.0128    0.0107    0.1191 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0128    0.0004    0.1195 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.4251    0.0141    0.0116    0.1311 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0141    0.0002    0.1313 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0136    0.0086    0.1400 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0138    0.0017    0.1416 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1416

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1707
  total capture clock latency                                                            0.1416
  total clock skew                                                                      -0.0290

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0309    0.0119    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7232    0.0119    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0309    0.0119    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7232    0.0119    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7232    0.0119    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0309    0.0119    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7232    0.0119    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0309    0.0119    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0119    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

=================================================
==== Local Skew Reporting for Corner ff_n40c ====
=================================================

======================================== Summary Table for Corner ff_n40c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK                                   M,D        28    0.0282    0.1543            73      0.0282      0.0000
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0001    0.1262            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0282    0.1543                    0.0282      0.0000


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ff_n40c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1542 r    0.1260 r        --        --    0.0282
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1542 r    0.1260 r        --        --    0.0282
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.1542 r    0.1260 r        --        --    0.0282
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1542 r    0.1260 r        --        --    0.0282
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.1542 r    0.1260 r        --        --    0.0282
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.1377 r    0.1377 r        --        --    0.0000
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1328 r    0.1262 r        --        --    0.0066
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1328 r    0.1262 r        --        --    0.0066
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1328 r    0.1260 r        --        --    0.0068
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[0].UMEM/CE    0.1328 r    0.1260 r        --        --    0.0068
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.1377 r    0.1377 r        --        --    0.0000
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1328 r    0.1262 r        --        --   -0.0066
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1328 r    0.1262 r        --        --   -0.0066
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1328 r    0.1260 r        --        --   -0.0068
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[0].UMEM/CE    0.1328 r    0.1260 r        --        --   -0.0068
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1542 r    0.1260 r        --        --   -0.0282
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1542 r    0.1260 r        --        --   -0.0282
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.1542 r    0.1260 r        --        --   -0.0282
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1542 r    0.1260 r        --        --   -0.0282
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[0].UMEM/CE    0.1542 r    0.1260 r        --        --   -0.0282
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ff_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7855    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.0172    0.0120    0.0103    0.1537 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0120    0.0006    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0282

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7855    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.0172    0.0120    0.0103    0.1537 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0282

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7855    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.0172    0.0120    0.0103    0.1537 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0282

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7855    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.0172    0.0120    0.0103    0.1537 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0282

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7855    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.0172    0.0120    0.0103    0.1537 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0282

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2350    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     33.2350    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3312    0.0133    0.0112    0.0207 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0133    0.0010    0.0216 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9472    0.0253    0.0201    0.0417 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0253    0.0009    0.0426 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5366    0.0257    0.0210    0.0636 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0257    0.0011    0.0647 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2694    0.0215    0.0157    0.0804 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0215    0.0008    0.0812 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4637    0.0145    0.0098    0.0910 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0145    0.0017    0.0926 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4953    0.0138    0.0111    0.1038 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0138    0.0017    0.1055 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4845    0.0114    0.0092    0.1146 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0114    0.0017    0.1163 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.0182    0.0174    0.0146    0.1309 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0174    0.0024    0.1332 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0555    0.0091    0.0045    0.1377 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0091    0.0000    0.1377 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1377

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3463    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     32.3463    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8627    0.0133    0.0112    0.0207 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0133    0.0010    0.0216 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4768    0.0253    0.0201    0.0417 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0253    0.0009    0.0426 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6339    0.0257    0.0210    0.0636 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0257    0.0011    0.0647 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5910    0.0215    0.0157    0.0804 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0215    0.0008    0.0812 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7193    0.0145    0.0098    0.0910 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0145    0.0017    0.0926 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.8169    0.0138    0.0111    0.1038 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0138    0.0017    0.1055 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7402    0.0114    0.0092    0.1146 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0114    0.0017    0.1163 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.7199    0.0174    0.0146    0.1309 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0174    0.0024    0.1332 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7520    0.0091    0.0045    0.1377 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0091    0.0000    0.1377 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1377

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1377
  total capture clock latency                                                            0.1377
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : 0.0066
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0119    0.0018    0.1262 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1262

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1262
  total clock skew                                                                       0.0066

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : 0.0066
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0018    0.1262 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1262

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1262
  total clock skew                                                                       0.0066

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0068
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0068

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0068
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     33.2190    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3341    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9443    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5526    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2690    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4641    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4949    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4849    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.9730    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7519    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.6118    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8433    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0746    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.7867    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9121    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.8429    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.7389    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5441    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1260
  total clock skew                                                                       0.0068

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3463    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     32.3463    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8627    0.0133    0.0112    0.0207 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0133    0.0010    0.0216 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4768    0.0253    0.0201    0.0417 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0253    0.0009    0.0426 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6339    0.0257    0.0210    0.0636 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0257    0.0011    0.0647 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5910    0.0215    0.0157    0.0804 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0215    0.0008    0.0812 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7193    0.0145    0.0098    0.0910 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0145    0.0017    0.0926 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.8169    0.0138    0.0111    0.1038 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0138    0.0017    0.1055 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.7402    0.0114    0.0092    0.1146 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0114    0.0017    0.1163 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.7199    0.0174    0.0146    0.1309 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0174    0.0024    0.1332 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7520    0.0091    0.0045    0.1377 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0091    0.0000    0.1377 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1377

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     33.2350    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     33.2350    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3312    0.0133    0.0112    0.0207 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0133    0.0010    0.0216 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.9472    0.0253    0.0201    0.0417 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0253    0.0009    0.0426 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.5366    0.0257    0.0210    0.0636 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0257    0.0011    0.0647 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.2694    0.0215    0.0157    0.0804 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0215    0.0008    0.0812 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.4637    0.0145    0.0098    0.0910 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0145    0.0017    0.0926 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.4953    0.0138    0.0111    0.1038 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0138    0.0017    0.1055 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.4845    0.0114    0.0092    0.1146 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0114    0.0017    0.1163 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.0182    0.0174    0.0146    0.1309 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0174    0.0024    0.1332 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0555    0.0091    0.0045    0.1377 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0091    0.0000    0.1377 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1377

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1377
  total capture clock latency                                                            0.1377
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : -0.0066
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0119    0.0018    0.1262 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1262

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1262
  total clock skew                                                                      -0.0066

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : -0.0066
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0018    0.1262 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1262

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1262
  total clock skew                                                                      -0.0066

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0068
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0068

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0068
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0138    0.0019    0.1328 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1328

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1328
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0068

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1071    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.5891    0.0120    0.0103    0.1537 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0120    0.0006    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0282

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1071    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.5891    0.0120    0.0103    0.1537 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0282

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1071    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.5891    0.0120    0.0103    0.1537 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0282

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1071    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.5891    0.0120    0.0103    0.1537 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0282

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0282
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     32.3162    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0142    0.0094    0.0094 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.8637    0.0164    0.0135    0.0229 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0164    0.0010    0.0238 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.4758    0.0199    0.0171    0.0410 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0199    0.0009    0.0418 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.6639    0.0310    0.0239    0.0657 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0669 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.5246    0.0210    0.0141    0.0810 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0210    0.0008    0.0818 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.7857    0.0161    0.0117    0.0934 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0161    0.0017    0.0951 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.7505    0.0123    0.0094    0.1045 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0123    0.0017    0.1062 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.8065    0.0130    0.0109    0.1171 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0130    0.0017    0.1188 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.5120    0.0138    0.0121    0.1308 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0138    0.0021    0.1330 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1071    0.0129    0.0103    0.1433 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0129    0.0001    0.1434 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.5891    0.0120    0.0103    0.1537 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0120    0.0005    0.1542 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1542

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8578    0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0075    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.0803    0.0193    0.0260    0.0260 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0193    0.0005    0.0265 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7320    0.0355    0.0271    0.0536 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0355    0.0008    0.0544 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.8189    0.0226    0.0141    0.0685 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0226    0.0005    0.0690 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.4651    0.0138    0.0087    0.0776 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0138    0.0002    0.0779 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.6565    0.0105    0.0081    0.0860 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0105    0.0007    0.0868 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7316    0.0097    0.0081    0.0949 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0097    0.0005    0.0954 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4833    0.0109    0.0102    0.1056 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0109    0.0004    0.1060 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.6263    0.0116    0.0100    0.1159 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0116    0.0002    0.1161 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.4079    0.0115    0.0082    0.1243 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0118    0.0017    0.1260 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1260

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1542
  total capture clock latency                                                            0.1260
  total clock skew                                                                      -0.0282

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0555    0.0091    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7520    0.0091    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0555    0.0091    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7520    0.0091    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7520    0.0091    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0555    0.0091    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7520    0.0091    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0555    0.0091    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0091    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

=================================================
==== Local Skew Reporting for Corner ss_125c ====
=================================================

======================================== Summary Table for Corner ss_125c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK                                   M,D        28    0.0709    0.4986            73      0.0540      0.0170
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0001    0.4447            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0709    0.4986                    0.0540      0.0170


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ss_125c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.4986 r    0.4446 r        --        --    0.0540
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --    0.0540
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --    0.0539
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --    0.0539
                                   L   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --    0.0539
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4276 r    0.4447 r        --        --   -0.0170
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4276 r    0.4447 r        --        --   -0.0170
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[0].UMEM/CE    0.4276 r    0.4446 r        --        --   -0.0170
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.4276 r    0.4445 r        --        --   -0.0169
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.4278 r    0.4447 r        --        --   -0.0169
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4276 r    0.4447 r        --        --    0.0170
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4276 r    0.4447 r        --        --    0.0170
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[0].UMEM/CE    0.4276 r    0.4446 r        --        --    0.0170
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.4276 r    0.4445 r        --        --    0.0169
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.4278 r    0.4447 r        --        --    0.0169
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --   -0.0540
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.4986 r    0.4446 r        --        --   -0.0540
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --   -0.0539
                               (H) S   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --   -0.0539
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.4985 r    0.4445 r        --        --   -0.0539
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ss_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0540
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5486    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.2081    0.0310    0.0343    0.4980 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0310    0.0006    0.4986 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4986

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4446

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4986
  total capture clock latency                                                            0.4446
  total clock skew                                                                       0.0540

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0540
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5486    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.2081    0.0310    0.0343    0.4980 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                       0.0540

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0539
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5486    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.2081    0.0310    0.0343    0.4980 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                       0.0539

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0539
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5486    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.2081    0.0310    0.0343    0.4980 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                       0.0539

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0539
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5486    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.2081    0.0310    0.0343    0.4980 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                       0.0539

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0170
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0020    0.4447 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4447

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4447
  total clock skew                                                                      -0.0170

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0170
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0285    0.0020    0.4447 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4447

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4447
  total clock skew                                                                      -0.0170

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : -0.0170
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4446

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4446
  total clock skew                                                                      -0.0170

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : -0.0169
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4445
  total clock skew                                                                      -0.0169

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0169
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6810    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.7115    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.3048    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8207    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8384    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6688    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7416    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6679    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.4724    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0384    0.0021    0.4278 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4278

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7145    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3939    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4356    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0722    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.5053    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9779    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0331    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.6488    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.4886    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0285    0.0020    0.4447 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4447

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4278
  total capture clock latency                                                            0.4447
  total clock skew                                                                      -0.0169

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0170
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0285    0.0020    0.4447 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4447

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4447
  total clock skew                                                                       0.0170

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0170
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0020    0.4447 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4447

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4447
  total clock skew                                                                       0.0170

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : 0.0170
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4446

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4446
  total clock skew                                                                       0.0170

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : 0.0169
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0384    0.0019    0.4276 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4276

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4276
  total capture clock latency                                                            0.4445
  total clock skew                                                                       0.0169

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0169
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0384    0.0021    0.4278 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4278

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0020    0.4447 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4447

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4278
  total capture clock latency                                                            0.4447
  total clock skew                                                                       0.0169

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0540
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6878    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.8632    0.0310    0.0343    0.4980 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                      -0.0540

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0540
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6878    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.8632    0.0310    0.0343    0.4980 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0310    0.0006    0.4986 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4986

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4446

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4986
  total capture clock latency                                                            0.4446
  total clock skew                                                                      -0.0540

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0539
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6878    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.8632    0.0310    0.0343    0.4980 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                      -0.0539

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0539
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6878    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.8632    0.0310    0.0343    0.4980 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                      -0.0539

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0539
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.7075    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.2006    0.0423    0.0362    0.0467 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0423    0.0011    0.0478 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7957    0.0639    0.0603    0.1082 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0639    0.0010    0.1091 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8698    0.0900    0.0858    0.1950 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0900    0.0012    0.1962 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9563    0.0597    0.0615    0.2577 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0597    0.0008    0.2585 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8080    0.0440    0.0478    0.3064 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0440    0.0018    0.3081 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8594    0.0337    0.0368    0.3450 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0337    0.0018    0.3468 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.8072    0.0345    0.0373    0.3840 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0345    0.0018    0.3858 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.3871    0.0384    0.0399    0.4257 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0384    0.0022    0.4279 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6878    0.0323    0.0358    0.4636 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0323    0.0001    0.4637 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.8632    0.0310    0.0343    0.4980 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0310    0.0005    0.4985 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4985

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8742    0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0272    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.9030    0.0646    0.0887    0.0887 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0646    0.0005    0.0893 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3866    0.1053    0.0962    0.1855 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1053    0.0009    0.1863 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9543    0.0648    0.0642    0.2506 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0648    0.0005    0.2511 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3660    0.0383    0.0387    0.2898 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.2900 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8601    0.0279    0.0309    0.3210 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0279    0.0007    0.3217 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9841    0.0241    0.0278    0.3495 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0241    0.0005    0.3499 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.5310    0.0299    0.0310    0.3809 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0299    0.0004    0.3813 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1497    0.0288    0.0319    0.4133 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0288    0.0002    0.4135 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0283    0.0292    0.4427 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0284    0.0019    0.4445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4445

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4985
  total capture clock latency                                                            0.4445
  total clock skew                                                                      -0.0539

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0764    0.0237    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6578    0.0237    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0764    0.0237    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6578    0.0237    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6578    0.0237    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0764    0.0237    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6578    0.0237    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0764    0.0237    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0237    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

=================================================
==== Local Skew Reporting for Corner ss_n40c ====
=================================================

======================================== Summary Table for Corner ss_n40c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK                                   M,D        28    0.0798    0.5608            73      0.0438      0.0361
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0001    0.5171            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0798    0.5608                    0.0438      0.0361


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ss_n40c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5608 r    0.5170 r        --        --    0.0438
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --    0.0438
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --    0.0438
                                   L   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --    0.0438
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --    0.0437
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4810 r    0.5171 r        --        --   -0.0361
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4810 r    0.5171 r        --        --   -0.0361
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[0].UMEM/CE    0.4810 r    0.5170 r        --        --   -0.0360
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.4810 r    0.5169 r        --        --   -0.0360
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.4812 r    0.5171 r        --        --   -0.0359
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4810 r    0.5171 r        --        --    0.0361
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4810 r    0.5171 r        --        --    0.0361
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[0].UMEM/CE    0.4810 r    0.5170 r        --        --    0.0360
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.4810 r    0.5169 r        --        --    0.0360
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.4812 r    0.5171 r        --        --    0.0359
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5608 r    0.5170 r        --        --   -0.0438
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --   -0.0438
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --   -0.0438
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --   -0.0438
                               (H) S   UFSM/MEM_ADDR_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.5607 r    0.5169 r        --        --   -0.0437
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ss_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5156    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8929    0.0318    0.0380    0.5602 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0318    0.0006    0.5608 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5608

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0289    0.0019    0.5170 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5170

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5608
  total capture clock latency                                                            0.5170
  total clock skew                                                                       0.0438

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5156    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8929    0.0318    0.0380    0.5602 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                       0.0438

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5156    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8929    0.0318    0.0380    0.5602 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                       0.0438

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5156    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8929    0.0318    0.0380    0.5602 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                       0.0438

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0437
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5156    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.8929    0.0318    0.0380    0.5602 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                       0.0437

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0361
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0020    0.5171 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5171

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5171
  total clock skew                                                                      -0.0361

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0361
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0291    0.0020    0.5171 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5171

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5171
  total clock skew                                                                      -0.0361

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : -0.0360
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0289    0.0019    0.5170 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5170

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5170
  total clock skew                                                                      -0.0360

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : -0.0360
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5169
  total clock skew                                                                      -0.0360

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0359
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     37.6584    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6977    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.2942    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.8096    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.8012    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.6358    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.7043    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.6349    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.2724    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0401    0.0021    0.4812 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4812

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.7046    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3728    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.4080    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.0160    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.4830    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.9218    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.0055    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.5926    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.3881    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0291    0.0020    0.5171 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5171

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4812
  total capture clock latency                                                            0.5171
  total clock skew                                                                      -0.0359

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0361
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0291    0.0020    0.5171 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5171

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5171
  total clock skew                                                                       0.0361

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0361
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0020    0.5171 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5171

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5171
  total clock skew                                                                       0.0361

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : 0.0360
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0289    0.0019    0.5170 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5170

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5170
  total clock skew                                                                       0.0360

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : 0.0360
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0401    0.0019    0.4810 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4810

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4810
  total capture clock latency                                                            0.5169
  total clock skew                                                                       0.0360

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0359
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0401    0.0021    0.4812 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4812

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0020    0.5171 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5171

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4812
  total capture clock latency                                                            0.5171
  total clock skew                                                                       0.0359

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6655    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.6840    0.0318    0.0380    0.5602 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0318    0.0006    0.5608 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5608

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0289    0.0019    0.5170 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5170

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5608
  total capture clock latency                                                            0.5170
  total clock skew                                                                      -0.0438

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6655    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.6840    0.0318    0.0380    0.5602 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                      -0.0438

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6655    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.6840    0.0318    0.0380    0.5602 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                      -0.0438

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0438
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6655    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.6840    0.0318    0.0380    0.5602 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                      -0.0438

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0437
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     36.6765    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0160    0.0105    0.0105 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.1893    0.0443    0.0374    0.0479 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0443    0.0011    0.0490 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.7746    0.0700    0.0678    0.1168 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0700    0.0010    0.1178 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.8421    0.0945    0.0956    0.2133 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0945    0.0012    0.2146 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.9001    0.0598    0.0769    0.2914 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0598    0.0008    0.2922 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.7857    0.0427    0.0553    0.3476 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3493 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.8032    0.0329    0.0419    0.3912 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0329    0.0018    0.3930 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.7849    0.0347    0.0401    0.4331 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0347    0.0018    0.4349 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.2014    0.0401    0.0442    0.4791 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0401    0.0021    0.4812 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.6655    0.0326    0.0410    0.5222 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0326    0.0001    0.5222 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     13.6840    0.0318    0.0380    0.5602 r
  UFSM/MEM_ADDR_reg[0]/CLK (SDFFARX1_HVT)                            0.0318    0.0005    0.5607 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5607

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.8650    0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0328    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.8924    0.0747    0.1034    0.1034 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0747    0.0005    0.1039 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3754    0.1114    0.1084    0.2123 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1114    0.0009    0.2132 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.9171    0.0649    0.0832    0.2963 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0649    0.0005    0.2968 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.3330    0.0370    0.0481    0.3449 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0370    0.0002    0.3452 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.8229    0.0269    0.0353    0.3805 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0269    0.0007    0.3812 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.9729    0.0236    0.0302    0.4114 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0236    0.0005    0.4118 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.4937    0.0317    0.0337    0.4455 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0317    0.0004    0.4459 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.0606    0.0292    0.0360    0.4820 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0292    0.0002    0.4822 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.9116    0.0289    0.0329    0.5151 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0290    0.0019    0.5169 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5169

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5607
  total capture clock latency                                                            0.5169
  total clock skew                                                                      -0.0437

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0368    0.0233    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6351    0.0233    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0368    0.0233    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6351    0.0233    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6351    0.0233    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0368    0.0233    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6351    0.0233    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0368    0.0233    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0233    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

1
