# cellia-docs

This website, GitHub Repository, what have you, acts as a place to document the to-be-implemented Cellia RISC instruction set architecture.

This README will act as a Table of Contents allowing you to find exactly what you're looking for. This doc will be divided into a few parts with self explanatory names.

## Part I: The Story

[Chapter One: Beginnings](part1/beginnings.md)

[Chapter Two: Design Goals](part1/design_goals.md)

## Part II: Decisions

[Chapter Three: CISC or RISC](part2/cisc_or_risc.md)

[Chapter Four: Busses](part2/busses.md)

## Part III: Programming

[Chapter Five: Registers](part3/registers.md)

[Chapter Six: Addressing](part3/addressing.md)

[Chapter Seven: Instructions](part3/instructions.md)

## Part IV: Designing

[Chapter Eight: Interrupts](part4/interrupts.md)

[Chapter Nine: Memory](part4/memory.md)

[Chapter Ten: I/O Devices](part4/io_devices.md)

## Part V: The Future

[Chapter 11: Implementing Cellia](part5/implementing_cellia.md)

[Chapter 12: Future Expansion](part5/future_expansion.md)