#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027a09aaf530 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000027a09b140f0_0 .net "DataAdr", 31 0, v0000027a09b0ca70_0;  1 drivers
v0000027a09b13d30_0 .net "MemWrite", 0 0, L_0000027a09aad640;  1 drivers
v0000027a09b13dd0_0 .net "WriteData", 31 0, L_0000027a09b18390;  1 drivers
v0000027a09b17490_0 .var "clk", 0 0;
v0000027a09b170d0_0 .var "reset", 0 0;
E_0000027a09a9c530 .event negedge, v0000027a09aa39d0_0;
S_0000027a09aafb90 .scope module, "dut" "top" 2 7, 3 5 0, S_0000027a09aaf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000027a09b13970_0 .net "DataAdr", 31 0, v0000027a09b0ca70_0;  alias, 1 drivers
v0000027a09b13fb0_0 .net "Instr", 31 0, L_0000027a09aadd40;  1 drivers
v0000027a09b14b90_0 .net "MemWrite", 0 0, L_0000027a09aad640;  alias, 1 drivers
v0000027a09b14eb0_0 .net "PC", 31 0, v0000027a09b0fb60_0;  1 drivers
v0000027a09b14050_0 .net "ReadData", 31 0, L_0000027a09aadf70;  1 drivers
v0000027a09b13c90_0 .net "WriteData", 31 0, L_0000027a09b18390;  alias, 1 drivers
v0000027a09b131f0_0 .net "clk", 0 0, v0000027a09b17490_0;  1 drivers
v0000027a09b13b50_0 .net "reset", 0 0, v0000027a09b170d0_0;  1 drivers
S_0000027a09aafd20 .scope module, "arm" "arm" 3 20, 4 4 0, S_0000027a09aafb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000027a09b13470_0 .net "ALUControl", 1 0, v0000027a09b0c390_0;  1 drivers
v0000027a09b13a10_0 .net "ALUFlags", 3 0, L_0000027a09b71240;  1 drivers
v0000027a09b14410_0 .net "ALUResult", 31 0, v0000027a09b0ca70_0;  alias, 1 drivers
v0000027a09b142d0_0 .net "ALUSrc", 0 0, L_0000027a09b17e90;  1 drivers
v0000027a09b14cd0_0 .net "ImmSrc", 1 0, L_0000027a09b18ed0;  1 drivers
v0000027a09b14d70_0 .net "Instr", 31 0, L_0000027a09aadd40;  alias, 1 drivers
v0000027a09b14370_0 .net "MemWrite", 0 0, L_0000027a09aad640;  alias, 1 drivers
v0000027a09b13650_0 .net "MemtoReg", 0 0, L_0000027a09b17530;  1 drivers
v0000027a09b138d0_0 .net "PC", 31 0, v0000027a09b0fb60_0;  alias, 1 drivers
v0000027a09b13150_0 .net "PCSrc", 0 0, L_0000027a09aad2c0;  1 drivers
v0000027a09b145f0_0 .net "ReadData", 31 0, L_0000027a09aadf70;  alias, 1 drivers
v0000027a09b14870_0 .net "RegSrc", 1 0, L_0000027a09b18d90;  1 drivers
v0000027a09b14190_0 .net "RegWrite", 0 0, L_0000027a09aad790;  1 drivers
v0000027a09b14a50_0 .net "WriteData", 31 0, L_0000027a09b18390;  alias, 1 drivers
v0000027a09b149b0_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b13bf0_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
L_0000027a09b18750 .part L_0000027a09aadd40, 12, 20;
S_0000027a09a79bc0 .scope module, "c" "controller" 4 30, 5 4 0, S_0000027a09aafd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0000027a09b0d6f0_0 .net "ALUControl", 1 0, v0000027a09b0c390_0;  alias, 1 drivers
v0000027a09b0c1b0_0 .net "ALUFlags", 3 0, L_0000027a09b71240;  alias, 1 drivers
v0000027a09b0d790_0 .net "ALUSrc", 0 0, L_0000027a09b17e90;  alias, 1 drivers
v0000027a09b0c110_0 .net "FlagW", 1 0, v0000027a09b0d290_0;  1 drivers
v0000027a09b0d970_0 .net "ImmSrc", 1 0, L_0000027a09b18ed0;  alias, 1 drivers
v0000027a09b0d010_0 .net "Instr", 31 12, L_0000027a09b18750;  1 drivers
v0000027a09b0c750_0 .net "MemW", 0 0, L_0000027a09b177b0;  1 drivers
v0000027a09b0c250_0 .net "MemWrite", 0 0, L_0000027a09aad640;  alias, 1 drivers
v0000027a09b0c6b0_0 .net "MemtoReg", 0 0, L_0000027a09b17530;  alias, 1 drivers
v0000027a09b0d830_0 .net "PCS", 0 0, L_0000027a09aad5d0;  1 drivers
v0000027a09b0c2f0_0 .net "PCSrc", 0 0, L_0000027a09aad2c0;  alias, 1 drivers
v0000027a09b0d8d0_0 .net "RegSrc", 1 0, L_0000027a09b18d90;  alias, 1 drivers
v0000027a09b0c7f0_0 .net "RegW", 0 0, L_0000027a09b186b0;  1 drivers
v0000027a09b0c890_0 .net "RegWrite", 0 0, L_0000027a09aad790;  alias, 1 drivers
v0000027a09b0da10_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b0c930_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
L_0000027a09b17350 .part L_0000027a09b18750, 14, 2;
L_0000027a09b17990 .part L_0000027a09b18750, 8, 6;
L_0000027a09b189d0 .part L_0000027a09b18750, 0, 4;
L_0000027a09b17f30 .part L_0000027a09b18750, 16, 4;
S_0000027a09a79d50 .scope module, "cl" "condlogic" 5 48, 6 4 0, S_0000027a09a79bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0000027a09aad250 .functor AND 2, v0000027a09b0d290_0, L_0000027a09b18250, C4<11>, C4<11>;
L_0000027a09aad790 .functor AND 1, L_0000027a09b186b0, v0000027a09aa4150_0, C4<1>, C4<1>;
L_0000027a09aad640 .functor AND 1, L_0000027a09b177b0, v0000027a09aa4150_0, C4<1>, C4<1>;
L_0000027a09aad2c0 .functor AND 1, L_0000027a09aad5d0, v0000027a09aa4150_0, C4<1>, C4<1>;
v0000027a09aa3f70_0 .net "ALUFlags", 3 0, L_0000027a09b71240;  alias, 1 drivers
v0000027a09aa3a70_0 .net "Cond", 3 0, L_0000027a09b17f30;  1 drivers
v0000027a09aa3c50_0 .net "CondEx", 0 0, v0000027a09aa4150_0;  1 drivers
v0000027a09aa3cf0_0 .net "FlagW", 1 0, v0000027a09b0d290_0;  alias, 1 drivers
v0000027a09a61690_0 .net "FlagWrite", 1 0, L_0000027a09aad250;  1 drivers
v0000027a09a61cd0_0 .net "Flags", 3 0, L_0000027a09b18e30;  1 drivers
v0000027a09a92150_0 .net "MemW", 0 0, L_0000027a09b177b0;  alias, 1 drivers
v0000027a09a92c90_0 .net "MemWrite", 0 0, L_0000027a09aad640;  alias, 1 drivers
v0000027a09b0cb10_0 .net "PCS", 0 0, L_0000027a09aad5d0;  alias, 1 drivers
v0000027a09b0ced0_0 .net "PCSrc", 0 0, L_0000027a09aad2c0;  alias, 1 drivers
v0000027a09b0d650_0 .net "RegW", 0 0, L_0000027a09b186b0;  alias, 1 drivers
v0000027a09b0dc90_0 .net "RegWrite", 0 0, L_0000027a09aad790;  alias, 1 drivers
v0000027a09b0ddd0_0 .net *"_ivl_13", 1 0, L_0000027a09b18250;  1 drivers
v0000027a09b0dbf0_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b0c570_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
L_0000027a09b18a70 .part L_0000027a09aad250, 1, 1;
L_0000027a09b17170 .part L_0000027a09b71240, 2, 2;
L_0000027a09b187f0 .part L_0000027a09aad250, 0, 1;
L_0000027a09b18f70 .part L_0000027a09b71240, 0, 2;
L_0000027a09b18e30 .concat8 [ 2 2 0 0], v0000027a09aa34d0_0, v0000027a09aa31b0_0;
L_0000027a09b18250 .concat [ 1 1 0 0], v0000027a09aa4150_0, v0000027a09aa4150_0;
S_0000027a09a7c0a0 .scope module, "cc" "condcheck" 6 45, 7 1 0, S_0000027a09a79d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000027a09aadf00 .functor BUFZ 4, L_0000027a09b18e30, C4<0000>, C4<0000>, C4<0000>;
L_0000027a09aad870 .functor XNOR 1, L_0000027a09b18c50, L_0000027a09b18b10, C4<0>, C4<0>;
v0000027a09aa4790_0 .net "Cond", 3 0, L_0000027a09b17f30;  alias, 1 drivers
v0000027a09aa4150_0 .var "CondEx", 0 0;
v0000027a09aa3070_0 .net "Flags", 3 0, L_0000027a09b18e30;  alias, 1 drivers
v0000027a09aa41f0_0 .net *"_ivl_6", 3 0, L_0000027a09aadf00;  1 drivers
v0000027a09aa4290_0 .net "carry", 0 0, L_0000027a09b18930;  1 drivers
v0000027a09aa3bb0_0 .net "ge", 0 0, L_0000027a09aad870;  1 drivers
v0000027a09aa4ab0_0 .net "neg", 0 0, L_0000027a09b18c50;  1 drivers
v0000027a09aa45b0_0 .net "overflow", 0 0, L_0000027a09b18b10;  1 drivers
v0000027a09aa4bf0_0 .net "zero", 0 0, L_0000027a09b18cf0;  1 drivers
E_0000027a09a9c8b0/0 .event anyedge, v0000027a09aa4790_0, v0000027a09aa4bf0_0, v0000027a09aa4290_0, v0000027a09aa4ab0_0;
E_0000027a09a9c8b0/1 .event anyedge, v0000027a09aa45b0_0, v0000027a09aa3bb0_0;
E_0000027a09a9c8b0 .event/or E_0000027a09a9c8b0/0, E_0000027a09a9c8b0/1;
L_0000027a09b18c50 .part L_0000027a09aadf00, 3, 1;
L_0000027a09b18cf0 .part L_0000027a09aadf00, 2, 1;
L_0000027a09b18930 .part L_0000027a09aadf00, 1, 1;
L_0000027a09b18b10 .part L_0000027a09aadf00, 0, 1;
S_0000027a09a7c230 .scope module, "flagreg0" "flopenr" 6 38, 8 1 0, S_0000027a09a79d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000027a09a9c1b0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000027a09aa39d0_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09aa4dd0_0 .net "d", 1 0, L_0000027a09b18f70;  1 drivers
v0000027a09aa2f30_0 .net "en", 0 0, L_0000027a09b187f0;  1 drivers
v0000027a09aa34d0_0 .var "q", 1 0;
v0000027a09aa3570_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
E_0000027a09a9d1b0 .event posedge, v0000027a09aa3570_0, v0000027a09aa39d0_0;
S_0000027a09a7c3c0 .scope module, "flagreg1" "flopenr" 6 31, 8 1 0, S_0000027a09a79d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000027a09a9cbf0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000027a09aa3110_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09aa3610_0 .net "d", 1 0, L_0000027a09b17170;  1 drivers
v0000027a09aa36b0_0 .net "en", 0 0, L_0000027a09b18a70;  1 drivers
v0000027a09aa31b0_0 .var "q", 1 0;
v0000027a09aa3890_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
S_0000027a09a51580 .scope module, "dec" "decode" 5 34, 9 1 0, S_0000027a09a79bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0000027a09aadb10 .functor AND 1, L_0000027a09b17df0, L_0000027a09b186b0, C4<1>, C4<1>;
L_0000027a09aad5d0 .functor OR 1, L_0000027a09aadb10, L_0000027a09b17670, C4<0>, C4<0>;
v0000027a09b0c390_0 .var "ALUControl", 1 0;
v0000027a09b0cf70_0 .net "ALUOp", 0 0, L_0000027a09b18bb0;  1 drivers
v0000027a09b0c070_0 .net "ALUSrc", 0 0, L_0000027a09b17e90;  alias, 1 drivers
v0000027a09b0dd30_0 .net "Branch", 0 0, L_0000027a09b17670;  1 drivers
v0000027a09b0d290_0 .var "FlagW", 1 0;
v0000027a09b0c430_0 .net "Funct", 5 0, L_0000027a09b17990;  1 drivers
v0000027a09b0d510_0 .net "ImmSrc", 1 0, L_0000027a09b18ed0;  alias, 1 drivers
v0000027a09b0dab0_0 .net "MemW", 0 0, L_0000027a09b177b0;  alias, 1 drivers
v0000027a09b0d3d0_0 .net "MemtoReg", 0 0, L_0000027a09b17530;  alias, 1 drivers
v0000027a09b0d330_0 .net "Op", 1 0, L_0000027a09b17350;  1 drivers
v0000027a09b0c610_0 .net "PCS", 0 0, L_0000027a09aad5d0;  alias, 1 drivers
v0000027a09b0d470_0 .net "Rd", 3 0, L_0000027a09b189d0;  1 drivers
v0000027a09b0d150_0 .net "RegSrc", 1 0, L_0000027a09b18d90;  alias, 1 drivers
v0000027a09b0df10_0 .net "RegW", 0 0, L_0000027a09b186b0;  alias, 1 drivers
v0000027a09b0de70_0 .net *"_ivl_10", 9 0, v0000027a09b0d0b0_0;  1 drivers
L_0000027a09b19098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000027a09b0c4d0_0 .net/2u *"_ivl_11", 3 0, L_0000027a09b19098;  1 drivers
v0000027a09b0d5b0_0 .net *"_ivl_13", 0 0, L_0000027a09b17df0;  1 drivers
v0000027a09b0db50_0 .net *"_ivl_15", 0 0, L_0000027a09aadb10;  1 drivers
v0000027a09b0d0b0_0 .var "controls", 9 0;
E_0000027a09a9c8f0 .event anyedge, v0000027a09b0cf70_0, v0000027a09b0c430_0, v0000027a09b0c390_0;
E_0000027a09a9d670 .event anyedge, v0000027a09b0d330_0, v0000027a09b0c430_0;
L_0000027a09b18d90 .part v0000027a09b0d0b0_0, 8, 2;
L_0000027a09b18ed0 .part v0000027a09b0d0b0_0, 6, 2;
L_0000027a09b17e90 .part v0000027a09b0d0b0_0, 5, 1;
L_0000027a09b17530 .part v0000027a09b0d0b0_0, 4, 1;
L_0000027a09b186b0 .part v0000027a09b0d0b0_0, 3, 1;
L_0000027a09b177b0 .part v0000027a09b0d0b0_0, 2, 1;
L_0000027a09b17670 .part v0000027a09b0d0b0_0, 1, 1;
L_0000027a09b18bb0 .part v0000027a09b0d0b0_0, 0, 1;
L_0000027a09b17df0 .cmp/eq 4, L_0000027a09b189d0, L_0000027a09b19098;
S_0000027a09a51820 .scope module, "dp" "datapath" 4 44, 10 8 0, S_0000027a09aafd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0000027a09b11c10_0 .net "ALUControl", 1 0, v0000027a09b0c390_0;  alias, 1 drivers
v0000027a09b10310_0 .net "ALUFlags", 3 0, L_0000027a09b71240;  alias, 1 drivers
v0000027a09b10f90_0 .net "ALUResult", 31 0, v0000027a09b0ca70_0;  alias, 1 drivers
v0000027a09b106d0_0 .net "ALUSrc", 0 0, L_0000027a09b17e90;  alias, 1 drivers
v0000027a09b11170_0 .net "ExtImm", 31 0, v0000027a09b0ff20_0;  1 drivers
v0000027a09b117b0_0 .net "ImmSrc", 1 0, L_0000027a09b18ed0;  alias, 1 drivers
v0000027a09b11cb0_0 .net "Instr", 31 0, L_0000027a09aadd40;  alias, 1 drivers
v0000027a09b11030_0 .net "MemtoReg", 0 0, L_0000027a09b17530;  alias, 1 drivers
v0000027a09b11d50_0 .net "PC", 31 0, v0000027a09b0fb60_0;  alias, 1 drivers
v0000027a09b11df0_0 .net "PCNext", 31 0, L_0000027a09b173f0;  1 drivers
v0000027a09b103b0_0 .net "PCPlus4", 31 0, L_0000027a09b17210;  1 drivers
v0000027a09b104f0_0 .net "PCPlus8", 31 0, L_0000027a09b17fd0;  1 drivers
v0000027a09b11e90_0 .net "PCSrc", 0 0, L_0000027a09aad2c0;  alias, 1 drivers
v0000027a09b10590_0 .net "RA1", 3 0, L_0000027a09b17cb0;  1 drivers
v0000027a09b13790_0 .net "RA2", 3 0, L_0000027a09b18070;  1 drivers
v0000027a09b14550_0 .net "ReadData", 31 0, L_0000027a09aadf70;  alias, 1 drivers
v0000027a09b133d0_0 .net "RegSrc", 1 0, L_0000027a09b18d90;  alias, 1 drivers
v0000027a09b136f0_0 .net "RegWrite", 0 0, L_0000027a09aad790;  alias, 1 drivers
v0000027a09b14730_0 .net "Result", 31 0, L_0000027a09b17a30;  1 drivers
v0000027a09b14910_0 .net "SrcA", 31 0, L_0000027a09b17850;  1 drivers
v0000027a09b14230_0 .net "SrcB", 31 0, L_0000027a09b18570;  1 drivers
v0000027a09b130b0_0 .net "WriteData", 31 0, L_0000027a09b18390;  alias, 1 drivers
v0000027a09b14c30_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b13330_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
L_0000027a09b175d0 .part L_0000027a09aadd40, 16, 4;
L_0000027a09b17ad0 .part L_0000027a09b18d90, 0, 1;
L_0000027a09b17d50 .part L_0000027a09aadd40, 0, 4;
L_0000027a09b18110 .part L_0000027a09aadd40, 12, 4;
L_0000027a09b172b0 .part L_0000027a09b18d90, 1, 1;
L_0000027a09b184d0 .part L_0000027a09aadd40, 12, 4;
L_0000027a09b17b70 .part L_0000027a09aadd40, 0, 24;
S_0000027a09a77e80 .scope module, "alu" "alu" 10 111, 11 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000027a09aade90 .functor NOT 33, L_0000027a09b72500, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0000027a09b19440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000027a09aad6b0 .functor XNOR 1, L_0000027a09b72c80, L_0000027a09b19440, C4<0>, C4<0>;
L_0000027a09aad720 .functor AND 1, L_0000027a09aad6b0, L_0000027a09b72640, C4<1>, C4<1>;
L_0000027a09b19488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000027a09aadcd0 .functor XNOR 1, L_0000027a09b72960, L_0000027a09b19488, C4<0>, C4<0>;
L_0000027a09aad8e0 .functor XOR 1, L_0000027a09b71d80, L_0000027a09b72aa0, C4<0>, C4<0>;
L_0000027a09aad800 .functor AND 1, L_0000027a09aadcd0, L_0000027a09aad8e0, C4<1>, C4<1>;
L_0000027a09aadaa0 .functor XOR 1, L_0000027a09b72be0, L_0000027a09b71a60, C4<0>, C4<0>;
L_0000027a09aad9c0 .functor XOR 1, L_0000027a09aadaa0, L_0000027a09b72f00, C4<0>, C4<0>;
L_0000027a09aad950 .functor AND 1, L_0000027a09aad800, L_0000027a09aad9c0, C4<1>, C4<1>;
v0000027a09b0c9d0_0 .net "ALUControl", 1 0, v0000027a09b0c390_0;  alias, 1 drivers
v0000027a09b0d1f0_0 .net "ALUFlags", 3 0, L_0000027a09b71240;  alias, 1 drivers
v0000027a09b0ca70_0 .var "Result", 31 0;
v0000027a09b0cbb0_0 .net *"_ivl_0", 32 0, L_0000027a09b18610;  1 drivers
v0000027a09b0cc50_0 .net *"_ivl_10", 32 0, L_0000027a09aade90;  1 drivers
v0000027a09b0cd90_0 .net *"_ivl_12", 32 0, L_0000027a09b725a0;  1 drivers
L_0000027a09b19368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a09b0ccf0_0 .net *"_ivl_15", 0 0, L_0000027a09b19368;  1 drivers
v0000027a09b0ce30_0 .net *"_ivl_16", 32 0, L_0000027a09b71920;  1 drivers
v0000027a09b0e120_0 .net *"_ivl_18", 32 0, L_0000027a09b72460;  1 drivers
v0000027a09b0e800_0 .net *"_ivl_21", 0 0, L_0000027a09b711a0;  1 drivers
v0000027a09b0e260_0 .net *"_ivl_22", 32 0, L_0000027a09b72a00;  1 drivers
L_0000027a09b193b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a09b0ed00_0 .net *"_ivl_25", 31 0, L_0000027a09b193b0;  1 drivers
L_0000027a09b192d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a09b0e6c0_0 .net *"_ivl_3", 0 0, L_0000027a09b192d8;  1 drivers
L_0000027a09b193f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a09b0f200_0 .net/2u *"_ivl_30", 31 0, L_0000027a09b193f8;  1 drivers
v0000027a09b0e1c0_0 .net *"_ivl_35", 0 0, L_0000027a09b72c80;  1 drivers
v0000027a09b0e940_0 .net/2u *"_ivl_36", 0 0, L_0000027a09b19440;  1 drivers
v0000027a09b0e440_0 .net *"_ivl_38", 0 0, L_0000027a09aad6b0;  1 drivers
v0000027a09b0fd40_0 .net *"_ivl_41", 0 0, L_0000027a09b72640;  1 drivers
v0000027a09b0fca0_0 .net *"_ivl_45", 0 0, L_0000027a09b72960;  1 drivers
v0000027a09b0e4e0_0 .net/2u *"_ivl_46", 0 0, L_0000027a09b19488;  1 drivers
v0000027a09b0fde0_0 .net *"_ivl_48", 0 0, L_0000027a09aadcd0;  1 drivers
v0000027a09b0e300_0 .net *"_ivl_5", 0 0, L_0000027a09b18890;  1 drivers
v0000027a09b0e580_0 .net *"_ivl_51", 0 0, L_0000027a09b71d80;  1 drivers
v0000027a09b0f700_0 .net *"_ivl_53", 0 0, L_0000027a09b72aa0;  1 drivers
v0000027a09b0f520_0 .net *"_ivl_54", 0 0, L_0000027a09aad8e0;  1 drivers
v0000027a09b0fa20_0 .net *"_ivl_56", 0 0, L_0000027a09aad800;  1 drivers
v0000027a09b0f020_0 .net *"_ivl_59", 0 0, L_0000027a09b72be0;  1 drivers
v0000027a09b0f660_0 .net *"_ivl_6", 32 0, L_0000027a09b72500;  1 drivers
v0000027a09b0f5c0_0 .net *"_ivl_61", 0 0, L_0000027a09b71a60;  1 drivers
v0000027a09b0f3e0_0 .net *"_ivl_62", 0 0, L_0000027a09aadaa0;  1 drivers
v0000027a09b0e3a0_0 .net *"_ivl_65", 0 0, L_0000027a09b72f00;  1 drivers
v0000027a09b0e760_0 .net *"_ivl_66", 0 0, L_0000027a09aad9c0;  1 drivers
L_0000027a09b19320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a09b0e620_0 .net *"_ivl_9", 0 0, L_0000027a09b19320;  1 drivers
v0000027a09b0fac0_0 .net "a", 31 0, L_0000027a09b17850;  alias, 1 drivers
v0000027a09b0f2a0_0 .net "b", 31 0, L_0000027a09b18570;  alias, 1 drivers
v0000027a09b0fe80_0 .net "carry", 0 0, L_0000027a09aad720;  1 drivers
v0000027a09b0ea80_0 .net "neg", 0 0, L_0000027a09b719c0;  1 drivers
v0000027a09b0e8a0_0 .net "overflow", 0 0, L_0000027a09aad950;  1 drivers
v0000027a09b0e9e0_0 .net "sum", 32 0, L_0000027a09b72820;  1 drivers
v0000027a09b0eb20_0 .net "zero", 0 0, L_0000027a09b72140;  1 drivers
E_0000027a09a9d0b0 .event anyedge, v0000027a09b0c390_0, v0000027a09b0e9e0_0, v0000027a09b0fac0_0, v0000027a09b0f2a0_0;
L_0000027a09b18610 .concat [ 32 1 0 0], L_0000027a09b17850, L_0000027a09b192d8;
L_0000027a09b18890 .part v0000027a09b0c390_0, 0, 1;
L_0000027a09b72500 .concat [ 32 1 0 0], L_0000027a09b18570, L_0000027a09b19320;
L_0000027a09b725a0 .concat [ 32 1 0 0], L_0000027a09b18570, L_0000027a09b19368;
L_0000027a09b71920 .functor MUXZ 33, L_0000027a09b725a0, L_0000027a09aade90, L_0000027a09b18890, C4<>;
L_0000027a09b72460 .arith/sum 33, L_0000027a09b18610, L_0000027a09b71920;
L_0000027a09b711a0 .part v0000027a09b0c390_0, 0, 1;
L_0000027a09b72a00 .concat [ 1 32 0 0], L_0000027a09b711a0, L_0000027a09b193b0;
L_0000027a09b72820 .arith/sum 33, L_0000027a09b72460, L_0000027a09b72a00;
L_0000027a09b719c0 .part v0000027a09b0ca70_0, 31, 1;
L_0000027a09b72140 .cmp/eq 32, v0000027a09b0ca70_0, L_0000027a09b193f8;
L_0000027a09b72c80 .part v0000027a09b0c390_0, 1, 1;
L_0000027a09b72640 .part L_0000027a09b72820, 32, 1;
L_0000027a09b72960 .part v0000027a09b0c390_0, 1, 1;
L_0000027a09b71d80 .part L_0000027a09b72820, 31, 1;
L_0000027a09b72aa0 .part L_0000027a09b17850, 31, 1;
L_0000027a09b72be0 .part v0000027a09b0c390_0, 0, 1;
L_0000027a09b71a60 .part L_0000027a09b17850, 31, 1;
L_0000027a09b72f00 .part L_0000027a09b18570, 31, 1;
L_0000027a09b71240 .concat [ 1 1 1 1], L_0000027a09aad950, L_0000027a09aad720, L_0000027a09b72140, L_0000027a09b719c0;
S_0000027a09a78010 .scope module, "ext" "extend" 10 100, 12 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000027a09b0ff20_0 .var "ExtImm", 31 0;
v0000027a09b0eee0_0 .net "ImmSrc", 1 0, L_0000027a09b18ed0;  alias, 1 drivers
v0000027a09b0f8e0_0 .net "Instr", 23 0, L_0000027a09b17b70;  1 drivers
E_0000027a09a9d0f0 .event anyedge, v0000027a09b0d510_0, v0000027a09b0f8e0_0;
S_0000027a09a50230 .scope module, "pcadd1" "adder" 10 61, 13 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000027a09a9d230 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0000027a09b0f480_0 .net "a", 31 0, v0000027a09b0fb60_0;  alias, 1 drivers
L_0000027a09b190e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a09b0e080_0 .net "b", 31 0, L_0000027a09b190e0;  1 drivers
v0000027a09b0ebc0_0 .net "y", 31 0, L_0000027a09b17210;  alias, 1 drivers
L_0000027a09b17210 .arith/sum 32, v0000027a09b0fb60_0, L_0000027a09b190e0;
S_0000027a09a39ba0 .scope module, "pcadd2" "adder" 10 66, 13 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000027a09a9d1f0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0000027a09b0ec60_0 .net "a", 31 0, L_0000027a09b17210;  alias, 1 drivers
L_0000027a09b19128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a09b0ef80_0 .net "b", 31 0, L_0000027a09b19128;  1 drivers
v0000027a09b0f7a0_0 .net "y", 31 0, L_0000027a09b17fd0;  alias, 1 drivers
L_0000027a09b17fd0 .arith/sum 32, L_0000027a09b17210, L_0000027a09b19128;
S_0000027a09a39d30 .scope module, "pcmux" "mux2" 10 49, 14 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000027a09a9cc70 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0000027a09b0f0c0_0 .net "d0", 31 0, L_0000027a09b17210;  alias, 1 drivers
v0000027a09b0f840_0 .net "d1", 31 0, L_0000027a09b17a30;  alias, 1 drivers
v0000027a09b0eda0_0 .net "s", 0 0, L_0000027a09aad2c0;  alias, 1 drivers
v0000027a09b0ee40_0 .net "y", 31 0, L_0000027a09b173f0;  alias, 1 drivers
L_0000027a09b173f0 .functor MUXZ 32, L_0000027a09b17210, L_0000027a09b17a30, L_0000027a09aad2c0, C4<>;
S_0000027a09a39ec0 .scope module, "pcreg" "flopr" 10 55, 15 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000027a09a9cbb0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0000027a09b0f160_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b0f340_0 .net "d", 31 0, L_0000027a09b173f0;  alias, 1 drivers
v0000027a09b0fb60_0 .var "q", 31 0;
v0000027a09b0f980_0 .net "reset", 0 0, v0000027a09b170d0_0;  alias, 1 drivers
S_0000027a09a585e0 .scope module, "ra1mux" "mux2" 10 71, 14 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000027a09a9d2b0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0000027a09b0fc00_0 .net "d0", 3 0, L_0000027a09b175d0;  1 drivers
L_0000027a09b19170 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000027a09b10950_0 .net "d1", 3 0, L_0000027a09b19170;  1 drivers
v0000027a09b10090_0 .net "s", 0 0, L_0000027a09b17ad0;  1 drivers
v0000027a09b10bd0_0 .net "y", 3 0, L_0000027a09b17cb0;  alias, 1 drivers
L_0000027a09b17cb0 .functor MUXZ 4, L_0000027a09b175d0, L_0000027a09b19170, L_0000027a09b17ad0, C4<>;
S_0000027a09b12eb0 .scope module, "ra2mux" "mux2" 10 77, 14 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000027a09a9d430 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0000027a09b10ef0_0 .net "d0", 3 0, L_0000027a09b17d50;  1 drivers
v0000027a09b11530_0 .net "d1", 3 0, L_0000027a09b18110;  1 drivers
v0000027a09b115d0_0 .net "s", 0 0, L_0000027a09b172b0;  1 drivers
v0000027a09b109f0_0 .net "y", 3 0, L_0000027a09b18070;  alias, 1 drivers
L_0000027a09b18070 .functor MUXZ 4, L_0000027a09b17d50, L_0000027a09b18110, L_0000027a09b172b0, C4<>;
S_0000027a09b12870 .scope module, "resmux" "mux2" 10 94, 14 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000027a09a9d530 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0000027a09b11850_0 .net "d0", 31 0, v0000027a09b0ca70_0;  alias, 1 drivers
v0000027a09b10a90_0 .net "d1", 31 0, L_0000027a09aadf70;  alias, 1 drivers
v0000027a09b10770_0 .net "s", 0 0, L_0000027a09b17530;  alias, 1 drivers
v0000027a09b10c70_0 .net "y", 31 0, L_0000027a09b17a30;  alias, 1 drivers
L_0000027a09b17a30 .functor MUXZ 32, v0000027a09b0ca70_0, L_0000027a09aadf70, L_0000027a09b17530, C4<>;
S_0000027a09b123c0 .scope module, "rf" "regfile" 10 83, 16 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000027a09b191b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000027a09b10450_0 .net/2u *"_ivl_0", 3 0, L_0000027a09b191b8;  1 drivers
L_0000027a09b19248 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000027a09b11f30_0 .net/2u *"_ivl_12", 3 0, L_0000027a09b19248;  1 drivers
v0000027a09b11b70_0 .net *"_ivl_14", 0 0, L_0000027a09b178f0;  1 drivers
v0000027a09b118f0_0 .net *"_ivl_16", 31 0, L_0000027a09b18430;  1 drivers
v0000027a09b11a30_0 .net *"_ivl_18", 5 0, L_0000027a09b17c10;  1 drivers
v0000027a09b10130_0 .net *"_ivl_2", 0 0, L_0000027a09b181b0;  1 drivers
L_0000027a09b19290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a09b10270_0 .net *"_ivl_21", 1 0, L_0000027a09b19290;  1 drivers
v0000027a09b10d10_0 .net *"_ivl_4", 31 0, L_0000027a09b17710;  1 drivers
v0000027a09b110d0_0 .net *"_ivl_6", 5 0, L_0000027a09b182f0;  1 drivers
L_0000027a09b19200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a09b10e50_0 .net *"_ivl_9", 1 0, L_0000027a09b19200;  1 drivers
v0000027a09b10810_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b11350_0 .net "r15", 31 0, L_0000027a09b17fd0;  alias, 1 drivers
v0000027a09b11990_0 .net "ra1", 3 0, L_0000027a09b17cb0;  alias, 1 drivers
v0000027a09b11210_0 .net "ra2", 3 0, L_0000027a09b18070;  alias, 1 drivers
v0000027a09b112b0_0 .net "rd1", 31 0, L_0000027a09b17850;  alias, 1 drivers
v0000027a09b11490_0 .net "rd2", 31 0, L_0000027a09b18390;  alias, 1 drivers
v0000027a09b113f0 .array "rf", 0 14, 31 0;
v0000027a09b101d0_0 .net "wa3", 3 0, L_0000027a09b184d0;  1 drivers
v0000027a09b11670_0 .net "wd3", 31 0, L_0000027a09b17a30;  alias, 1 drivers
v0000027a09b11710_0 .net "we3", 0 0, L_0000027a09aad790;  alias, 1 drivers
E_0000027a09a9d730 .event posedge, v0000027a09aa39d0_0;
L_0000027a09b181b0 .cmp/eq 4, L_0000027a09b17cb0, L_0000027a09b191b8;
L_0000027a09b17710 .array/port v0000027a09b113f0, L_0000027a09b182f0;
L_0000027a09b182f0 .concat [ 4 2 0 0], L_0000027a09b17cb0, L_0000027a09b19200;
L_0000027a09b17850 .functor MUXZ 32, L_0000027a09b17710, L_0000027a09b17fd0, L_0000027a09b181b0, C4<>;
L_0000027a09b178f0 .cmp/eq 4, L_0000027a09b18070, L_0000027a09b19248;
L_0000027a09b18430 .array/port v0000027a09b113f0, L_0000027a09b17c10;
L_0000027a09b17c10 .concat [ 4 2 0 0], L_0000027a09b18070, L_0000027a09b19290;
L_0000027a09b18390 .functor MUXZ 32, L_0000027a09b18430, L_0000027a09b17fd0, L_0000027a09b178f0, C4<>;
S_0000027a09b120a0 .scope module, "srcbmux" "mux2" 10 105, 14 1 0, S_0000027a09a51820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000027a09a9d4b0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0000027a09b11ad0_0 .net "d0", 31 0, L_0000027a09b18390;  alias, 1 drivers
v0000027a09b108b0_0 .net "d1", 31 0, v0000027a09b0ff20_0;  alias, 1 drivers
v0000027a09b10630_0 .net "s", 0 0, L_0000027a09b17e90;  alias, 1 drivers
v0000027a09b10db0_0 .net "y", 31 0, L_0000027a09b18570;  alias, 1 drivers
L_0000027a09b18570 .functor MUXZ 32, L_0000027a09b18390, v0000027a09b0ff20_0, L_0000027a09b17e90, C4<>;
S_0000027a09b12550 .scope module, "dmem" "dmem" 3 34, 17 1 0, S_0000027a09aafb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000027a09aadf70 .functor BUFZ 32, L_0000027a09b712e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a09b13290 .array "RAM", 0 63, 31 0;
v0000027a09b14af0_0 .net *"_ivl_0", 31 0, L_0000027a09b712e0;  1 drivers
v0000027a09b14f50_0 .net *"_ivl_3", 29 0, L_0000027a09b72280;  1 drivers
v0000027a09b13510_0 .net "a", 31 0, v0000027a09b0ca70_0;  alias, 1 drivers
v0000027a09b13f10_0 .net "clk", 0 0, v0000027a09b17490_0;  alias, 1 drivers
v0000027a09b13ab0_0 .net "rd", 31 0, L_0000027a09aadf70;  alias, 1 drivers
v0000027a09b144b0_0 .net "wd", 31 0, L_0000027a09b18390;  alias, 1 drivers
v0000027a09b135b0_0 .net "we", 0 0, L_0000027a09aad640;  alias, 1 drivers
L_0000027a09b712e0 .array/port v0000027a09b13290, L_0000027a09b72280;
L_0000027a09b72280 .part v0000027a09b0ca70_0, 2, 30;
S_0000027a09b12a00 .scope module, "imem" "imem" 3 30, 18 1 0, S_0000027a09aafb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000027a09aadd40 .functor BUFZ 32, L_0000027a09b726e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a09b14e10 .array "RAM", 0 63, 31 0;
v0000027a09b14690_0 .net *"_ivl_0", 31 0, L_0000027a09b726e0;  1 drivers
v0000027a09b13e70_0 .net *"_ivl_3", 29 0, L_0000027a09b72fa0;  1 drivers
v0000027a09b147d0_0 .net "a", 31 0, v0000027a09b0fb60_0;  alias, 1 drivers
v0000027a09b13830_0 .net "rd", 31 0, L_0000027a09aadd40;  alias, 1 drivers
L_0000027a09b726e0 .array/port v0000027a09b14e10, L_0000027a09b72fa0;
L_0000027a09b72fa0 .part v0000027a09b0fb60_0, 2, 30;
    .scope S_0000027a09a51580;
T_0 ;
    %wait E_0000027a09a9d670;
    %load/vec4 v0000027a09b0d330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0000027a09b0d0b0_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000027a09b0c430_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0000027a09b0d0b0_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0000027a09b0d0b0_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000027a09b0c430_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0000027a09b0d0b0_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0000027a09b0d0b0_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0000027a09b0d0b0_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027a09a51580;
T_1 ;
    %wait E_0000027a09a9c8f0;
    %load/vec4 v0000027a09b0cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000027a09b0c430_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000027a09b0c390_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a09b0c390_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a09b0c390_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027a09b0c390_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027a09b0c390_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0000027a09b0c430_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09b0d290_0, 4, 1;
    %load/vec4 v0000027a09b0c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000027a09b0c390_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027a09b0c390_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09b0d290_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a09b0c390_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a09b0d290_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027a09a7c3c0;
T_2 ;
    %wait E_0000027a09a9d1b0;
    %load/vec4 v0000027a09aa3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027a09aa31b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027a09aa36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000027a09aa3610_0;
    %assign/vec4 v0000027a09aa31b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027a09a7c230;
T_3 ;
    %wait E_0000027a09a9d1b0;
    %load/vec4 v0000027a09aa3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027a09aa34d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027a09aa2f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027a09aa4dd0_0;
    %assign/vec4 v0000027a09aa34d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027a09a7c0a0;
T_4 ;
    %wait E_0000027a09a9c8b0;
    %load/vec4 v0000027a09aa4790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000027a09aa4bf0_0;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000027a09aa4bf0_0;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000027a09aa4290_0;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000027a09aa4290_0;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000027a09aa4ab0_0;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000027a09aa4ab0_0;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000027a09aa45b0_0;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000027a09aa45b0_0;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000027a09aa4290_0;
    %load/vec4 v0000027a09aa4bf0_0;
    %inv;
    %and;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000027a09aa4290_0;
    %load/vec4 v0000027a09aa4bf0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000027a09aa3bb0_0;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000027a09aa3bb0_0;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000027a09aa4bf0_0;
    %inv;
    %load/vec4 v0000027a09aa3bb0_0;
    %and;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000027a09aa4bf0_0;
    %inv;
    %load/vec4 v0000027a09aa3bb0_0;
    %and;
    %inv;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09aa4150_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027a09a39ec0;
T_5 ;
    %wait E_0000027a09a9d1b0;
    %load/vec4 v0000027a09b0f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a09b0fb60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027a09b0f340_0;
    %assign/vec4 v0000027a09b0fb60_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027a09b123c0;
T_6 ;
    %wait E_0000027a09a9d730;
    %load/vec4 v0000027a09b11710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000027a09b11670_0;
    %load/vec4 v0000027a09b101d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a09b113f0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027a09a78010;
T_7 ;
    %wait E_0000027a09a9d0f0;
    %load/vec4 v0000027a09b0eee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000027a09b0ff20_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a09b0f8e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a09b0ff20_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000027a09b0f8e0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a09b0ff20_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000027a09b0f8e0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000027a09b0f8e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000027a09b0ff20_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027a09a77e80;
T_8 ;
    %wait E_0000027a09a9d0b0;
    %load/vec4 v0000027a09b0c9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000027a09b0e9e0_0;
    %pad/u 32;
    %store/vec4 v0000027a09b0ca70_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000027a09b0fac0_0;
    %load/vec4 v0000027a09b0f2a0_0;
    %and;
    %store/vec4 v0000027a09b0ca70_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000027a09b0fac0_0;
    %load/vec4 v0000027a09b0f2a0_0;
    %or;
    %store/vec4 v0000027a09b0ca70_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027a09b12a00;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile.dat", v0000027a09b14e10 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000027a09b12550;
T_10 ;
    %wait E_0000027a09a9d730;
    %load/vec4 v0000027a09b135b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000027a09b144b0_0;
    %load/vec4 v0000027a09b13510_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a09b13290, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027a09aaf530;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a09b170d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a09b170d0_0, 0;
    %end;
    .thread T_11;
    .scope S_0000027a09aaf530;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a09b17490_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a09b17490_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027a09aaf530;
T_13 ;
    %wait E_0000027a09a9c530;
    %load/vec4 v0000027a09b13d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000027a09b140f0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000027a09b13dd0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 31 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000027a09b140f0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 2 36 "$display", "Simulation failed" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027a09aaf530;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./extend.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
