{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700421940533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700421940541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 21:25:40 2023 " "Processing started: Sun Nov 19 21:25:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700421940541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700421940541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700421940541 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700421940953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDC_7SEG " "Found entity 1: BDC_7SEG" {  } { { "BCD_7SEG.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/BCD_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_main.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_Main " "Found entity 1: ps2_Main" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_clock_divider " "Found entity 1: ps2_clock_divider" {  } { { "ps2_clock_divider.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Parking_Controller.v(84) " "Verilog HDL information at Parking_Controller.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700421951530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file parking_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parking_Controller " "Found entity 1: Parking_Controller" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file main_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_LCD " "Found entity 1: MAIN_LCD" {  } { { "MAIN_LCD.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_cdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_cdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CDivider " "Found entity 1: LCD_CDivider" {  } { { "LCD_CDivider.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD_CDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700421951539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700421951539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parking_Controller " "Elaborating entity \"Parking_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700421951570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Parking_Controller.v(87) " "Verilog HDL assignment warning at Parking_Controller.v(87): truncated value with size 32 to match size of target (6)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951580 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_power_led Parking_Controller.v(173) " "Verilog HDL Always Construct warning at Parking_Controller.v(173): inferring latch(es) for variable \"red_power_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700421951581 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_power_led Parking_Controller.v(173) " "Inferred latch for \"red_power_led\" at Parking_Controller.v(173)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700421951581 "|Parking_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_Main ps2_Main:keyb " "Elaborating entity \"ps2_Main\" for hierarchy \"ps2_Main:keyb\"" {  } { { "Parking_Controller.v" "keyb" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MODE ps2_Main.v(13) " "Verilog HDL or VHDL warning at ps2_Main.v(13): object \"MODE\" assigned a value but never read" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700421951582 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(51) " "Verilog HDL assignment warning at ps2_Main.v(51): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951583 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(52) " "Verilog HDL assignment warning at ps2_Main.v(52): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951583 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_Main.v(65) " "Verilog HDL assignment warning at ps2_Main.v(65): truncated value with size 32 to match size of target (3)" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951584 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ps2_Main.v(82) " "Verilog HDL Case Statement warning at ps2_Main.v(82): case item expression never matches the case expression" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1700421951584 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_Main.v(84) " "Verilog HDL Case Statement warning at ps2_Main.v(84): case item expression covers a value already covered by a previous case item" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 84 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1700421951584 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 ps2_Main.v(107) " "Verilog HDL assignment warning at ps2_Main.v(107): truncated value with size 24 to match size of target (4)" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951586 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_pressed ps2_Main.v(55) " "Verilog HDL Always Construct warning at ps2_Main.v(55): inferring latch(es) for variable \"a_pressed\", which holds its previous value in one or more paths through the always construct" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700421951587 "|Parking_Controller|ps2_Main:keyb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_pressed ps2_Main.v(64) " "Inferred latch for \"a_pressed\" at ps2_Main.v(64)" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700421951589 "|Parking_Controller|ps2_Main:keyb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_clock_divider ps2_Main:keyb\|ps2_clock_divider:inst2 " "Elaborating entity \"ps2_clock_divider\" for hierarchy \"ps2_Main:keyb\|ps2_clock_divider:inst2\"" {  } { { "ps2_Main.v" "inst2" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_Main:keyb\|ps2_keyboard:inst1 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_Main:keyb\|ps2_keyboard:inst1\"" {  } { { "ps2_Main.v" "inst1" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK ps2_keyboard.v(59) " "Verilog HDL or VHDL warning at ps2_keyboard.v(59): object \"HOST_ACK\" assigned a value but never read" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700421951607 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(25) " "Verilog HDL assignment warning at ps2_keyboard.v(25): truncated value with size 32 to match size of target (11)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951607 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(32) " "Verilog HDL assignment warning at ps2_keyboard.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951607 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(59) " "Verilog HDL assignment warning at ps2_keyboard.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951607 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(76) " "Verilog HDL assignment warning at ps2_keyboard.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951607 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(104) " "Verilog HDL assignment warning at ps2_keyboard.v(104): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951608 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_keyboard.v(156) " "Verilog HDL assignment warning at ps2_keyboard.v(156): truncated value with size 32 to match size of target (9)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951608 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(176) " "Verilog HDL assignment warning at ps2_keyboard.v(176): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951608 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_LCD MAIN_LCD:lcd_inst " "Elaborating entity \"MAIN_LCD\" for hierarchy \"MAIN_LCD:lcd_inst\"" {  } { { "Parking_Controller.v" "lcd_inst" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CDivider MAIN_LCD:lcd_inst\|LCD_CDivider:inst1 " "Elaborating entity \"LCD_CDivider\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD_CDivider:inst1\"" {  } { { "MAIN_LCD.v" "inst1" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD MAIN_LCD:lcd_inst\|LCD:inst2 " "Elaborating entity \"LCD\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD:inst2\"" {  } { { "MAIN_LCD.v" "inst2" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(61) " "Verilog HDL assignment warning at LCD.v(61): truncated value with size 32 to match size of target (18)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951615 "|Parking_Controller|MAIN_LCD:lcd|LCD:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(69) " "Verilog HDL assignment warning at LCD.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951615 "|Parking_Controller|MAIN_LCD:lcd|LCD:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller MAIN_LCD:lcd_inst\|LCD:inst2\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD:inst2\|LCD_Controller:u0\"" {  } { { "LCD.v" "u0" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700421951616 "|Parking_Controller|MAIN_LCD:lcd|LCD:inst2|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDC_7SEG BDC_7SEG:bcd_inst " "Elaborating entity \"BDC_7SEG\" for hierarchy \"BDC_7SEG:bcd_inst\"" {  } { { "Parking_Controller.v" "bcd_inst" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700421951617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1700421952764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700421952792 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1700421952792 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 64 -1 0 } } { "ps2_keyboard.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_keyboard.v" 117 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700421952803 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700421952804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD0\[7\] GND " "Pin \"BCD0\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[7\] GND " "Pin \"BCD1\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[7\] GND " "Pin \"BCD2\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[7\] GND " "Pin \"BCD3\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD4\[7\] GND " "Pin \"BCD4\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD5\[7\] GND " "Pin \"BCD5\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD6\[7\] GND " "Pin \"BCD6\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700421953187 "|Parking_Controller|BCD6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700421953187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700421953301 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|digits_counter\[0\] High " "Register ps2_Main:keyb\|digits_counter\[0\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/ps2_Main.v" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1700421953472 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1700421953472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700421955040 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~0 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~0\"" {  } { { "MAIN_LCD.v" "Add1~0" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~2 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~2\"" {  } { { "MAIN_LCD.v" "Add1~2" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~4 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~4\"" {  } { { "MAIN_LCD.v" "Add1~4" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~6 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~6\"" {  } { { "MAIN_LCD.v" "Add1~6" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~8 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~8\"" {  } { { "MAIN_LCD.v" "Add1~8" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~10 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~10\"" {  } { { "MAIN_LCD.v" "Add1~10" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~12 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~12\"" {  } { { "MAIN_LCD.v" "Add1~12" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~14 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~14\"" {  } { { "MAIN_LCD.v" "Add1~14" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~16 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~16\"" {  } { { "MAIN_LCD.v" "Add1~16" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~18 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~18\"" {  } { { "MAIN_LCD.v" "Add1~18" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~20 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~20\"" {  } { { "MAIN_LCD.v" "Add1~20" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~22 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~22\"" {  } { { "MAIN_LCD.v" "Add1~22" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~24 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~24\"" {  } { { "MAIN_LCD.v" "Add1~24" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~26 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~26\"" {  } { { "MAIN_LCD.v" "Add1~26" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~28 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~28\"" {  } { { "MAIN_LCD.v" "Add1~28" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~30 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~30\"" {  } { { "MAIN_LCD.v" "Add1~30" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~32 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~32\"" {  } { { "MAIN_LCD.v" "Add1~32" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~34 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~34\"" {  } { { "MAIN_LCD.v" "Add1~34" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~36 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~36\"" {  } { { "MAIN_LCD.v" "Add1~36" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~38 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~38\"" {  } { { "MAIN_LCD.v" "Add1~38" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~40 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~40\"" {  } { { "MAIN_LCD.v" "Add1~40" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~42 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~42\"" {  } { { "MAIN_LCD.v" "Add1~42" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~44 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~44\"" {  } { { "MAIN_LCD.v" "Add1~44" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~46 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~46\"" {  } { { "MAIN_LCD.v" "Add1~46" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""} { "Info" "ISCL_SCL_CELL_NAME" "MAIN_LCD:lcd_inst\|Add1~48 " "Logic cell \"MAIN_LCD:lcd_inst\|Add1~48\"" {  } { { "MAIN_LCD.v" "Add1~48" { Text "C:/Users/user/Desktop/Digital Project/Part1/MAIN_LCD.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955051 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1700421955051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Digital Project/Part1/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Digital Project/Part1/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1700421955102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700421955272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flr " "No output dependent on input pin \"flr\"" {  } { { "Parking_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Project/Part1/Parking_Controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700421955378 "|Parking_Controller|flr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700421955378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "860 " "Implemented 860 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700421955380 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700421955380 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1700421955380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "782 " "Implemented 782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700421955380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700421955380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700421955411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 21:25:55 2023 " "Processing ended: Sun Nov 19 21:25:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700421955411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700421955411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700421955411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700421955411 ""}
