Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY INSTANCE
---------------------------------
Instance                  Parent                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    <root>                     9/   0/   9      100%
  add                     main                       8/   0/   8      100%
  bit0                    add                        2/   0/   2      100%
  bit1                    add                        2/   0/   2      100%
  bit2                    add                        2/   0/   2      100%
  bit3                    add                        2/   0/   2      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY INSTANCE
-----------------------------------
Instance                  Parent                           Toggle 0 -> 1                    Toggle 1 -> 0
                                                  Hit/Miss/Total    Percent hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                    <root>                    21/  29/  50       42%           18/  32/  50       36%
  add                     main                      12/  20/  32       38%           10/  22/  32       31%
  bit0                    add                        0/   4/   4        0%            2/   2/   4       50%
  bit1                    add                        0/   4/   4        0%            0/   4/   4        0%
  bit2                    add                        2/   2/   4       50%            2/   2/   4       50%
  bit3                    add                        4/   0/   4      100%            1/   3/   4       25%

Module: main, File: instance2.v, Instance: main
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 4'b1000
......................... 1->0: 4'b0000 ...
b                         0->1: 4'b1100
......................... 1->0: 4'b0101 ...
z                         0->1: 4'b1100
......................... 1->0: 4'b1101 ...
carry                     0->1: 1'b1
......................... 1->0: 1'b0 ...
result                    0->1: 5'b11100
......................... 1->0: 5'b01101 ...

Module: adder4, File: ./lib/adder4.v, Instance: add
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 4'b1000
......................... 1->0: 4'b0000 ...
b                         0->1: 4'b1100
......................... 1->0: 4'b0101 ...
c                         0->1: 1'b1
......................... 1->0: 1'b0 ...
z                         0->1: 4'b1100
......................... 1->0: 4'b1101 ...
c2                        0->1: 1'b0
......................... 1->0: 1'b0 ...
c1                        0->1: 1'b0
......................... 1->0: 1'b0 ...
c0                        0->1: 1'b0
......................... 1->0: 1'b0 ...

Module: adder1, File: ./lib/adder1.v, Instance: bit0
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 1'b0
......................... 1->0: 1'b0 ...
b                         0->1: 1'b0
......................... 1->0: 1'b1 ...
c                         0->1: 1'b0
......................... 1->0: 1'b0 ...
z                         0->1: 1'b0
......................... 1->0: 1'b1 ...

Module: adder1, File: ./lib/adder1.v, Instance: bit1
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 1'b0
......................... 1->0: 1'b0 ...
b                         0->1: 1'b0
......................... 1->0: 1'b0 ...
c                         0->1: 1'b0
......................... 1->0: 1'b0 ...
z                         0->1: 1'b0
......................... 1->0: 1'b0 ...

Module: adder1, File: ./lib/adder1.v, Instance: bit2
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 1'b0
......................... 1->0: 1'b0 ...
c                         0->1: 1'b0
......................... 1->0: 1'b0 ...

Module: adder1, File: ./lib/adder1.v, Instance: bit3
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 1'b1
......................... 1->0: 1'b0 ...
b                         0->1: 1'b1
......................... 1->0: 1'b0 ...
c                         0->1: 1'b1
......................... 1->0: 1'b0 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY INSTANCE
------------------------------------------------
Instance                  Parent                       Logic Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    <root>                    13/   5/  18       72%
  add                     main                      12/   4/  16       75%
  bit0                    add                        3/   1/   4       75%
  bit1                    add                        2/   2/   4       50%
  bit2                    add                        3/   1/   4       75%
  bit3                    add                        4/   0/   4      100%

Module: main, File: instance2.v, Instance: main
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
      9:    {carry,  z }
            |----1-----|


Expression 1
^^^^^^^^^^^^^ - {}
 Value
-------
   0



Module: adder4, File: ./lib/adder4.v, Instance: add
--------------------------------------------------------
Missed Combinations


Module: adder1, File: ./lib/adder1.v, Instance: bit0
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     16:     a  &  b 
            |---1---|


Expression 1
^^^^^^^^^^^^^ - &
 L | R | Value
---+---+------
 1 | 0 |    0
 1 | 1 |    1



Module: adder1, File: ./lib/adder1.v, Instance: bit1
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     15:     a  ^  b 
            |---1---|


Expression 1
^^^^^^^^^^^^^ - ^
 L | R | Value
---+---+------
 0 | 1 |    1
 1 | 0 |    1
 1 | 1 |    0

====================================================
 Line #     Expression
====================================================
     16:     a  &  b 
            |---1---|


Expression 1
^^^^^^^^^^^^^ - &
 L | R | Value
---+---+------
 0 | 1 |    0
 1 | 0 |    0
 1 | 1 |    1



Module: adder1, File: ./lib/adder1.v, Instance: bit2
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     16:     a  &  b 
            |---1---|


Expression 1
^^^^^^^^^^^^^ - &
 L | R | Value
---+---+------
 1 | 0 |    0
 1 | 1 |    1


