# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000128 4096 160 1780 124928 37.025 28.3728 1024.85 838.059 1928.43 1928.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 3.2e-05 2048 280 1370 581632 85.8506 55.9556 2673.8 1675.31 4491.06 4491.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 6.4e-05 512 80 270 290816 11.8142 6.71466 57.998 241.29 317.973 318.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 6.4e-05 512 195 210 155648 26.1168 6.7072 32.7603 208.949 274.772 274.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 6.4e-05 4096 270 10970 290816 49.5193 60.2375 11770.9 1791.62 13672.4 13672.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 3.2e-05 1024 160 460 601600 41.9116 27.6501 370.116 837.931 1277.75 1277.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 0.000128 1024 180 800 134144 11.262 6.87587 141.389 209.626 369.283 369.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 490 3.2e-05 4096 160 1540 247808 1199.6 317.004 3863.23 9426.63 14807.2 14807.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 0.001024 1024 245 520 11264 1.23821 0.69632 7.51805 26.3263 35.8787 35.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 3.2e-05 2048 350 3890 409600 250.892 76.7543 3642.6 2241.53 6212.23 6212.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000128 4096 160 1780 124992 37.0918 28.4046 1158.18 837.551 2061.34 2061.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 3.2e-05 2048 280 1370 581184 86.0814 56.1929 3107.89 1674.32 4924.62 4924.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 6.4e-05 512 80 270 291456 11.8356 6.73011 63.7458 243.264 325.735 325.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 6.4e-05 512 195 210 147456 26.0344 6.58186 36.4348 204.099 273.396 273.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 6.4e-05 4096 270 10970 290880 49.6666 60.3299 14140.7 1790.95 16041.8 16042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 3.2e-05 1024 160 460 601344 42.0177 26.9492 419.635 843.515 1332.25 1332.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 0.000128 1024 180 800 133632 11.2947 6.84611 162.543 209.507 390.32 390.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 490 3.2e-05 4096 160 1540 248832 918.592 250.09 4192.66 7381.85 12743.8 12744.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 0.001024 1024 245 520 11232 1.23133 0.694272 8.7256 26.1128 36.8633 36.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 3.2e-05 2048 350 3890 410112 251.084 76.8118 4301.3 2236.99 6866.62 6866.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000128 4096 160 1780 124800 37.0435 28.3965 1204.83 838.69 2109.07 2109.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 3.2e-05 2048 280 1370 581760 85.7307 56.0475 3252.7 1676.53 5071.14 5071.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 6.4e-05 512 80 270 290560 11.8401 6.72666 66.3093 244.73 329.763 329.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 6.4e-05 512 195 210 153600 25.808 6.62506 39.9745 206.35 278.993 279.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 6.4e-05 4096 270 10970 290880 49.3943 60.2695 14746.7 1792.55 16649.1 16649.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 3.2e-05 1024 160 460 601600 41.8551 26.9146 439.766 838.478 1347.14 1347.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 0.000128 1024 180 800 133760 11.2853 6.84022 170.241 209.934 398.435 398.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 490 3.2e-05 4096 160 1540 248320 1198.24 317.014 4401.68 9414.01 15331.7 15332.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 0.001024 1024 245 520 11200 1.22198 0.688128 9.0928 26.0184 37.118 37.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 3.2e-05 2048 350 3890 409600 253.169 77.2625 4479.84 2254.08 7064.78 7065.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000128 4096 160 1780 124800 36.9433 28.3447 1125.37 836.973 2027.74 2027.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 3.2e-05 2048 280 1370 581376 85.6953 55.9596 3032.76 1675.03 4849.58 4849.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 6.4e-05 512 80 270 290304 11.7911 6.71174 61.707 242.084 322.45 322.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 6.4e-05 512 195 210 147456 26.3004 6.61357 35.5445 206.249 274.952 275.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 6.4e-05 4096 270 10970 290880 49.3565 60.2253 13703.4 1792.63 15605.8 15605.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 3.2e-05 1024 160 460 601344 41.8214 26.8857 409.844 837.734 1316.42 1316.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 0.000128 1024 180 800 133632 11.2577 6.82803 157.998 209.36 385.567 385.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 490 3.2e-05 4096 160 1540 245760 1199.39 317.741 2719.75 9431.63 13669.2 13669.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 0.001024 1024 245 520 11136 1.22432 0.689984 8.3913 26.0255 36.4299 36.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 3.2e-05 2048 350 3890 405504 252.578 76.8126 4127.52 2242.09 6699.43 6699.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000128 4096 160 1780 124800 37.2248 28.4283 1137.4 837.176 2040.35 2040.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 3.2e-05 2048 280 1370 581600 86.2129 56.2688 3070.81 1675.56 4888.99 4889.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 6.4e-05 512 80 270 291200 11.8297 6.73024 62.563 241.928 323.207 323.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 6.4e-05 512 195 210 153600 25.8524 6.6335 37.458 206.177 276.36 276.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 6.4e-05 4096 270 10970 290800 49.7156 60.3806 13904.2 1794.12 15808.6 15808.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 3.2e-05 1024 160 460 601600 42.0332 26.9701 414.694 838.037 1321.86 1321.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 0.000128 1024 180 800 133600 11.3195 6.84851 160.395 209.412 388.1 388.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 490 3.2e-05 4096 160 1540 246400 1202.54 318.645 2761.23 9423.4 13706.5 13707.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 0.001024 1024 245 520 11200 1.23094 0.69072 8.59046 26.0205 36.6336 36.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 3.2e-05 2048 350 3890 409600 250.179 76.5446 4219.93 2231.49 6778.58 6778.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000128 4096 160 1780 124544 36.9928 28.3803 1162 837.721 2065.21 2065.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 3.2e-05 2048 280 1370 581504 85.7748 56.128 3138.89 1676.81 4957.73 4957.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 6.4e-05 512 80 270 290304 11.8174 6.71968 64.4054 241.845 324.944 325.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 6.4e-05 512 195 210 143360 25.9508 6.56749 36.1741 202.309 271.239 271.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 6.4e-05 4096 270 10970 290752 49.3639 60.2516 14148.9 1806.98 16065.7 16065.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 3.2e-05 1024 160 460 601216 41.8906 26.9435 424.691 851.958 1345.62 1345.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 0.000128 1024 180 800 133504 11.2604 6.83418 164.355 209.546 392.127 392.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 490 3.2e-05 4096 160 1540 247296 916.799 250.045 2830.04 7410.31 11407.8 11408.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 0.001024 1024 245 520 11200 1.22678 0.689408 8.84819 26.153 37.02 37.1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 3.2e-05 2048 350 3890 408576 252.956 77.1955 4307.55 2265.64 6903.78 6904.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000128 4096 160 1780 124800 37.0992 28.3873 1172.49 837.643 2075.73 2075.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 3.2e-05 2048 280 1370 580800 86.0175 56.0415 3160.35 1674.1 4976.65 4976.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 6.4e-05 512 80 270 289920 11.7962 6.71638 64.891 240.035 323.598 323.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 6.4e-05 512 195 210 153600 25.8381 6.62726 38.8644 206.276 277.852 278.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 6.4e-05 4096 270 10970 290640 49.6189 60.3227 14291.2 1820.88 16222.2 16222.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 3.2e-05 1024 160 460 600960 41.9811 26.9327 427.425 851.59 1348.07 1348.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 0.000128 1024 180 800 133440 11.2471 6.84032 165.133 208.879 392.23 392.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 490 3.2e-05 4096 160 1540 245760 1199.94 317.316 2838.66 9400.27 13757 13757.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 0.001024 1024 245 520 11040 1.23274 0.691264 8.78333 26.0557 36.8625 36.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 3.2e-05 2048 350 3890 407040 265.554 77.0417 4322.41 2258.81 6924.26 6924.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000128 4096 160 1780 124416 36.9239 28.3361 1131.92 835.664 2032.96 2033.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 3.2e-05 2048 280 1370 581632 85.8153 56.049 3060.78 1675.59 4878.38 4878.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 6.4e-05 512 80 270 288768 11.827 6.70803 62.3562 243.345 324.394 324.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 6.4e-05 512 195 210 147456 26.9287 6.70925 36.1727 208.992 279.042 279.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 6.4e-05 4096 270 10970 290816 49.402 60.2305 13827.4 1792.33 15729.5 15729.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 3.2e-05 1024 160 460 601088 41.8492 26.882 413.072 837.995 1319.93 1320.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 0.000128 1024 180 800 133120 11.2501 6.83008 159.5 209.035 386.744 386.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 490 3.2e-05 4096 160 1540 245760 916.152 249.756 2742.73 7384.13 11293.4 11293.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 0.001024 1024 245 520 10752 1.21731 0.681984 8.3151 25.7211 36.0371 36.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 3.2e-05 2048 350 3890 409600 250.643 76.7396 4207.21 2242.05 6777.09 6777.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000128 4096 160 1780 124416 37.0323 28.3405 1141.64 838.155 2045.28 2045.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 3.2e-05 2048 280 1370 580608 85.6732 55.9551 3073.34 1674.56 4889.67 4889.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 6.4e-05 512 80 270 288768 11.7526 6.68106 62.7904 239.398 320.777 320.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 6.4e-05 512 195 210 122880 26.9364 6.53312 30.5774 198.243 262.525 262.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 6.4e-05 4096 270 10970 290688 49.3403 60.2071 13948.9 1794.03 15852.6 15852.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 3.2e-05 1024 160 460 600576 41.8609 26.8648 415.631 837.458 1321.94 1322.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 0.000128 1024 180 800 132096 11.2497 6.83216 159.482 208.629 386.319 386.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 490 3.2e-05 4096 160 1540 239616 1209.7 319.12 2697.84 9471.69 13699.1 13699.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 0.001024 1024 245 520 10752 1.23715 0.691712 8.23075 26.2423 36.5004 36.5918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 3.2e-05 2048 350 3890 393216 256.197 76.585 4078.87 2244.36 6656.45 6656.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000128 4096 160 1780 124800 37.1324 28.416 1217.99 838.05 2121.71 2121.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 3.2e-05 2048 280 1370 580800 85.9665 56.0849 3279.5 1674.3 5096 5096.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 6.4e-05 512 80 270 288000 11.8313 6.7105 66.7015 239.575 324.981 325.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 6.4e-05 512 195 210 153600 25.8508 6.63347 41.0248 206.331 280.08 280.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 6.4e-05 4096 270 10970 290400 49.6046 60.3293 14844.3 1792.2 16746.6 16746.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 3.2e-05 1024 160 460 600000 41.9675 26.9505 442.107 837.447 1348.61 1348.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 0.000128 1024 180 800 132800 11.2783 6.83974 171.391 208.562 398.205 398.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 490 3.2e-05 4096 160 1540 243200 1201.23 317.876 2918.57 9411.71 13850.2 13850.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 0.001024 1024 245 520 11200 1.23414 0.692448 9.24493 26.1637 37.4363 37.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 3.2e-05 2048 350 3890 396800 254.543 76.1453 4404.79 2233.46 6969.4 6969.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000128 4096 160 1780 123904 37.0341 28.3342 1415.69 836.584 2317.76 2317.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 3.2e-05 2048 280 1370 581632 85.5024 56.0476 3834.26 1676.14 5652.09 5652.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 6.4e-05 512 80 270 286720 11.9051 6.70867 78.519 241.917 339.207 339.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 6.4e-05 512 195 210 131072 26.2509 6.53498 41.1257 198.12 272.274 272.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 6.4e-05 4096 270 10970 290304 49.2522 60.1668 17291 1792.13 19192.8 19192.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 3.2e-05 1024 160 460 600064 41.7768 26.8861 517.53 838.356 1424.68 1424.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 0.000128 1024 180 800 133120 11.2451 6.83181 200.188 209.228 427.625 427.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 490 3.2e-05 4096 160 1540 245760 914.705 249.71 3447.55 7387.36 11999.9 12000.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 0.001024 1024 245 520 10240 1.20218 0.667648 9.65661 25.2162 36.8413 36.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 3.2e-05 2048 350 3890 409600 250.542 76.6792 5274.65 2242.98 7845.3 7845.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.000128 4096 160 1785 124928 37.077 28.3648 1909.78 837.896 2813.23 2813.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1870 3.2e-05 2048 280 1365 581632 85.8801 56.0335 2713.48 1675.98 4531.52 4531.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1030 6.4e-05 512 80 270 290304 11.8809 6.71744 89.8811 247.514 356.156 356.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 6.4e-05 512 195 210 155648 26.1521 6.7072 47.0815 208.928 289.108 289.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 6.4e-05 4096 270 10980 290944 49.3556 60.21 12124.1 1791.84 14025.7 14025.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1970 3.2e-05 1024 160 465 601600 42.0853 26.8882 614.696 838.219 1522.02 1522.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 0.000128 1024 180 810 133888 11.2567 6.83088 149.528 209.591 377.334 377.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 490 3.2e-05 4096 160 1545 250880 912.668 249.004 4083.19 7360.66 12606.1 12606.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 740 0.001024 1024 245 525 11392 1.23082 0.695552 11.9391 26.2831 40.2453 40.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 990 3.2e-05 2048 350 3900 411648 252.198 77.002 3769.91 2247.04 6346.58 6346.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000128 4096 160 1785 124800 37.3026 28.4119 2025.79 837.922 2929.54 2929.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1870 3.2e-05 2048 280 1365 581760 86.2534 56.1562 2696.84 1676.14 4515.52 4515.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 6.4e-05 512 80 270 290560 11.8802 6.72973 56.7749 243.794 319.335 319.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 6.4e-05 512 195 210 153600 26.5851 6.73354 48.442 209.62 291.623 291.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 6.4e-05 4096 270 10980 290880 49.6105 60.2999 12223 1793.83 14126.9 14127.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1970 3.2e-05 1024 160 465 601600 42.243 26.9517 653.249 838.263 1560.83 1560.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 0.000128 1024 180 810 133760 11.322 6.84035 142.495 215.475 376.264 376.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 490 3.2e-05 4096 160 1545 250880 914.5 249.544 4261.65 7365.43 12791.7 12792.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 0.001024 1024 245 525 11200 1.23494 0.69632 7.53155 26.1624 35.7228 35.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 990 3.2e-05 2048 350 3900 412160 252.206 76.9815 3827.86 2245.51 6402.98 6403.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000128 4096 160 1785 124800 37.0075 28.3749 1001.46 838.405 1905.36 1905.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 3.2e-05 2048 280 1365 581376 86.0578 56.1487 2672.6 1677.26 4492.21 4492.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 6.4e-05 512 80 270 289536 11.8524 6.71891 56.3071 241.728 316.772 316.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 6.4e-05 512 195 210 147456 26.3679 6.62467 45.0292 206.394 284.671 284.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 6.4e-05 4096 270 10980 290880 49.4409 60.2729 12197.6 1795.67 14103.1 14103.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 3.2e-05 1024 160 465 601344 42.0343 26.9155 361.759 857.442 1288.31 1288.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 0.000128 1024 180 810 133632 11.2739 6.83939 141.135 209.463 368.837 368.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 490 3.2e-05 4096 160 1545 248832 916.297 249.511 3931.42 7416.11 12513.9 12514.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 0.001024 1024 245 525 11328 1.23059 0.693088 7.50973 26.239 35.769 35.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 990 3.2e-05 2048 350 3900 411648 251.134 76.8669 3709.63 2253.03 6291.11 6291.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000128 4096 160 1785 124768 37.1587 28.4036 1025.91 838.616 1930.2 1930.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 3.2e-05 2048 280 1365 581056 86.2081 56.2931 2741.97 1676.58 4561.19 4561.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 6.4e-05 512 80 270 289408 11.9144 6.7311 57.9449 241.257 318.008 318.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 6.4e-05 512 195 210 150528 26.2778 6.64739 32.8234 207.078 273.073 273.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 6.4e-05 4096 270 10980 290864 49.5744 60.293 12418.6 1793.39 14322 14322.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 3.2e-05 1024 160 465 601216 42.0977 26.9573 373.5 838.429 1281.12 1281.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 0.000128 1024 180 810 133504 11.3148 6.85891 144.36 209.469 372.134 372.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 490 3.2e-05 4096 160 1545 249088 917.204 249.753 4011.74 7370.72 12550 12550.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 0.001024 1024 245 525 11200 1.22717 0.693344 7.72627 26.0791 35.8429 35.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 3.2e-05 2048 350 3900 408576 254.134 77.275 3777.48 2251.75 6361.09 6361.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000128 4096 160 1785 124928 37.0094 28.3645 1053.4 838.078 1956.96 1957.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 3.2e-05 2048 280 1365 581120 85.9368 55.9984 2752.3 1675.4 4569.78 4569.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 6.4e-05 512 80 270 289792 11.8665 6.7113 56.9415 243.376 319.055 319.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 6.4e-05 512 195 210 155648 26.1353 6.7113 34.0507 208.949 276.091 276.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 6.4e-05 4096 270 10980 290816 49.3431 60.193 12128.1 1791.54 14029.4 14029.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 3.2e-05 1024 160 465 601088 41.9171 26.8861 381.468 837.905 1288.32 1288.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 0.000128 1024 180 810 133632 11.2713 6.82803 146.936 209.633 374.804 374.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 490 3.2e-05 4096 160 1545 249856 917.485 249.497 3765.48 7372.25 12305.3 12305.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 0.001024 1024 245 525 11264 1.23818 0.695072 7.91622 26.324 36.2932 36.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 3.2e-05 2048 350 3900 409600 251.945 76.7974 3757.76 2241.61 6328.56 6328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000128 4096 160 1785 124704 37.1421 28.416 1176.55 837.736 2079.96 2080.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 3.2e-05 2048 280 1365 581184 85.9636 56.17 3163.27 1674.66 4980.2 4980.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 6.4e-05 512 80 270 290304 11.8772 6.73014 64.8991 241.702 325.361 325.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 6.4e-05 512 195 210 147456 26.0386 8.4784 37.67 204.144 276.571 276.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 6.4e-05 4096 270 10980 290736 49.5279 60.3111 14297.1 1794.71 16201.8 16202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 3.2e-05 1024 160 465 600768 41.9773 26.9471 428.271 837.537 1334.86 1334.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 0.000128 1024 180 810 133632 11.293 6.84672 167.481 209.554 395.303 395.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 490 3.2e-05 4096 160 1545 248832 917.068 250.115 2886.93 7383.55 11438.2 11438.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 0.001024 1024 245 525 11232 1.23494 0.691488 9.09437 26.1177 37.2373 37.3392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 3.2e-05 2048 350 3900 410112 250.876 76.7569 4376.56 2237.46 6942.08 6942.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000128 4096 160 1785 124800 37.059 28.392 1148.01 838.005 2051.57 2051.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 3.2e-05 2048 280 1365 581120 85.849 56.189 3089.55 1675.26 4906.99 4907.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 6.4e-05 512 80 270 290560 11.8417 6.72557 63.2528 241.856 323.833 323.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 6.4e-05 512 195 210 143360 26.7674 6.62499 35.7132 207.17 276.509 276.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 6.4e-05 4096 270 10980 290720 49.382 60.2859 13916.2 1791.93 15817.9 15818.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 3.2e-05 1024 160 465 600960 41.8753 26.9251 419.272 837.868 1326.07 1326.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 0.000128 1024 180 810 133760 11.2659 6.84442 163.931 209.68 391.85 391.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 490 3.2e-05 4096 160 1545 250880 911.463 249.299 2836.19 7363.36 11360.9 11361.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 0.001024 1024 245 525 10880 1.2296 0.690176 8.53754 25.9951 36.5507 36.6559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 3.2e-05 2048 350 3900 409600 253.687 77.1891 4265.64 2252.17 6849.12 6849.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000128 4096 160 1785 124416 36.9422 28.3449 1221.54 836.913 2123.86 2123.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 3.2e-05 2048 280 1365 580608 85.5912 55.9427 3282.44 1674.89 5099.01 5099.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 6.4e-05 512 80 270 288768 11.8539 6.7151 67.269 240.991 326.988 327.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 6.4e-05 512 195 210 147456 26.3009 6.6215 39.4715 206.244 278.885 279.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 6.4e-05 4096 270 10980 290880 49.2771 60.2175 14794.3 1794.25 16698.2 16698.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 3.2e-05 1024 160 465 600576 41.7418 26.8832 446.767 837.756 1353.28 1353.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 0.000128 1024 180 810 133632 11.2295 6.83328 175.15 209.428 402.773 402.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 490 3.2e-05 4096 160 1545 248832 912.336 249.226 2999.02 7367.42 11528.6 11529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 0.001024 1024 245 525 11136 1.2273 0.690176 9.28579 26.0255 37.3258 37.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 3.2e-05 2048 350 3900 405504 252.318 76.8615 4499.61 2242.25 7071.47 7071.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000128 4096 160 1785 124400 37.2898 28.4327 1211.17 837.178 2114.19 2114.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 3.2e-05 2048 280 1365 581600 85.9772 56.4226 3265.26 1675.48 5083.28 5083.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 6.4e-05 512 80 270 289600 11.9059 6.73178 67.0639 241.151 327.012 327.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 6.4e-05 512 195 210 140800 27.0669 6.63366 37.2991 206.172 277.418 277.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 6.4e-05 4096 270 10980 290800 49.6301 60.3729 14741.1 1792.66 16644 16644.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 3.2e-05 1024 160 465 601600 41.9349 26.974 444.812 837.991 1351.85 1351.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 0.000128 1024 180 810 133600 11.313 6.87309 172.787 209.407 400.514 400.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 490 3.2e-05 4096 160 1545 249600 914.187 249.915 2988.81 7363.43 11516.9 11517.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 0.001024 1024 245 525 10800 1.23619 0.692224 9.05219 26.0232 37.1014 37.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 3.2e-05 2048 350 3900 403200 255.234 77.165 4439.22 2248.74 7020.81 7021.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000128 4096 160 1785 124544 36.9949 28.373 1225.73 837.049 2128.26 2128.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 3.2e-05 2048 280 1365 580608 85.7669 56.0476 3288.03 1675.42 5105.4 5105.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 6.4e-05 512 80 270 288512 11.8869 6.72547 67.2156 240.484 326.473 326.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 6.4e-05 512 195 210 143360 25.9495 6.57162 38.2224 202.146 273.129 273.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 6.4e-05 4096 270 10980 290752 49.3469 60.2419 14860.7 1791.96 16762.5 16762.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 3.2e-05 1024 160 465 601216 41.8462 26.9202 447.121 844.739 1360.76 1360.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 0.000128 1024 180 810 133504 11.2653 6.83341 175.033 209.381 402.644 402.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 490 3.2e-05 4096 160 1545 247296 916.441 250.021 2985.99 7388.78 11541.8 11542.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 0.001024 1024 245 525 11200 1.22704 0.691968 9.42099 26.1334 37.5769 37.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 3.2e-05 2048 350 3900 408576 253.328 77.3806 4540.43 2250.51 7122.08 7122.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000128 4096 160 1785 124320 37.1528 28.3969 1206.42 838.081 2110.17 2110.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 3.2e-05 2048 280 1365 580800 85.8945 56.0508 3237.8 1675.03 5054.92 5055.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 6.4e-05 512 80 270 288000 11.888 6.71734 65.8517 241.078 325.692 325.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 6.4e-05 512 195 210 138240 27.2506 6.63098 36.2516 206.39 276.764 276.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 6.4e-05 4096 270 10980 290640 49.4892 60.3042 14689.5 1793.61 16593 16593.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 3.2e-05 1024 160 465 600000 41.9364 26.9459 438.981 837.685 1345.68 1345.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 0.000128 1024 180 810 132480 11.2763 6.84586 171.235 208.995 398.484 398.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 490 3.2e-05 4096 160 1545 245760 1199.49 317.28 2930.95 9401.39 13849.9 13850.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 0.001024 1024 245 525 11040 1.23171 0.692032 9.27302 26.0727 37.3732 37.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 3.2e-05 2048 350 3900 407040 253.773 76.9413 4451.74 2247.59 7030.48 7030.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000128 4096 160 1785 124416 36.9125 28.3464 1156.62 836.274 2058.27 2058.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 3.2e-05 2048 280 1365 580608 85.8083 55.9863 3101.42 1676.8 4920.16 4920.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 6.4e-05 512 80 270 288768 11.813 6.70742 63.2703 241.399 323.347 323.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 6.4e-05 512 195 210 147456 26.909 6.70787 37.0066 209.147 280.016 280.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 6.4e-05 4096 270 10980 290816 49.3662 60.2614 14093.2 1795.61 15998.6 15998.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 3.2e-05 1024 160 465 601088 41.8034 26.8779 421.044 843.56 1333.42 1333.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 0.000128 1024 180 810 133120 11.2405 6.83008 164.757 209.244 392.203 392.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 490 3.2e-05 4096 160 1545 245760 915.594 249.743 2806.86 7390.66 11363.4 11363.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 0.001024 1024 245 525 10752 1.2177 0.6824 8.57014 25.7407 36.3146 36.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 3.2e-05 2048 350 3900 409600 251.594 76.5928 4291.64 2243.61 6863.88 6864.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000128 4096 160 1785 124416 37.0449 28.3423 1340.31 838.157 2243.97 2244.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 3.2e-05 2048 280 1365 579072 85.6846 56.0282 3586.67 1674.54 5403.05 5403.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 6.4e-05 512 80 270 285696 11.8673 6.68672 73.5137 240.62 332.848 332.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 6.4e-05 512 195 210 122880 26.9404 6.53005 36.3011 198.232 268.247 268.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 6.4e-05 4096 270 10980 290688 49.3279 60.2236 16230.8 1795.54 18136 18136.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 3.2e-05 1024 160 465 599040 41.8353 26.8616 488.432 837.48 1394.74 1394.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 0.000128 1024 180 810 132096 11.2433 6.82598 189.366 208.626 416.19 416.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 490 3.2e-05 4096 160 1545 245760 1189.53 315.629 3245.16 9372.2 14123.2 14123.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 0.001024 1024 245 525 10752 1.2375 0.690656 9.8064 26.177 38.0099 38.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 3.2e-05 2048 350 3900 393216 256.009 76.5768 4770.66 2244.43 7348.1 7348.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000128 4096 160 1785 124000 37.2044 28.4194 1346.43 837.713 2249.89 2249.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 3.2e-05 2048 280 1365 580800 85.8808 56.2156 3608.13 1673.56 5423.93 5424.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 6.4e-05 512 80 270 288000 11.8442 6.70538 74.377 241.07 334.156 334.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 6.4e-05 512 195 210 128000 28.2124 6.63072 38.2063 206.239 279.532 279.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 6.4e-05 4096 270 10980 290400 49.5316 60.3271 16424.2 1791.11 18325.3 18325.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 3.2e-05 1024 160 465 600000 41.9342 27.0029 490.162 836.957 1396.19 1396.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 0.000128 1024 180 810 132800 11.2777 6.84662 191.56 208.472 418.288 418.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 490 3.2e-05 4096 160 1545 243200 1200.63 317.811 3228.78 9411.49 14159.5 14160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 0.001024 1024 245 525 10400 1.24688 0.692224 9.71459 26.1564 37.909 38.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 3.2e-05 2048 350 3900 396800 254.459 76.2075 4860.31 2232.12 7423.53 7423.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000128 4096 160 1785 123904 37.0548 28.3369 1230.05 836.121 2131.67 2131.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 3.2e-05 2048 280 1365 579584 85.8679 56.0892 3295.28 1675.48 5112.86 5112.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 6.4e-05 512 80 270 286720 11.9059 6.7113 67.4399 240.764 326.976 327.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 6.4e-05 512 195 210 131072 26.2371 6.54042 35.6481 198.044 266.711 266.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 6.4e-05 4096 270 10980 290304 49.2765 60.154 14950.9 1790.57 16851 16851.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 3.2e-05 1024 160 465 600064 41.7918 27.0122 448.342 838.04 1355.32 1355.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 0.000128 1024 180 810 133120 11.2564 6.82918 176.264 209.154 403.634 403.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 490 3.2e-05 4096 160 1545 245760 914.736 249.691 2984.91 7384.59 11534.5 11535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 0.001024 1024 245 525 10240 1.2008 0.66992 8.84253 25.2021 36.0124 36.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 3.2e-05 2048 350 3900 409600 250.874 76.3761 4569.99 2242.06 7139.73 7140.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.000128 4096 160 1780 125056 37.0309 28.3518 1859.49 838.672 2763.65 2763.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1870 3.2e-05 2048 280 1380 581120 85.9418 56.1645 2541.95 1677.56 4361.75 4361.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1030 6.4e-05 512 80 280 289792 11.8903 6.7152 87.7542 243.904 350.423 350.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 6.4e-05 512 195 220 143360 27.3272 6.70982 42.2789 209.121 285.684 285.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 6.4e-05 4096 270 10980 290880 49.3551 60.2162 11409.1 1793.86 13312.7 13312.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1970 3.2e-05 1024 160 460 601856 42.043 26.882 603.932 838.854 1511.84 1511.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 0.000128 1024 180 800 134144 11.2517 6.8297 140.303 209.784 368.297 368.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 490 3.2e-05 4096 160 1540 247808 1198 316.966 4030.24 9424.04 14970 14970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 0.001024 1024 245 520 11264 1.23274 0.69632 10.9959 26.3044 39.3268 39.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 990 3.2e-05 2048 350 3900 405504 256.544 77.6104 3519.57 2265.48 6119.64 6119.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000128 4096 160 1780 124960 37.2021 28.4064 1908.91 838.709 2813.34 2813.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 3.2e-05 2048 280 1380 581120 86.1977 56.2405 2858.67 1677.89 4679.14 4679.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 6.4e-05 512 80 280 289920 11.9011 6.73344 61.9394 241.631 322.362 322.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 6.4e-05 512 195 220 143360 27.5071 6.73059 48.5274 209.819 292.824 293.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 6.4e-05 4096 270 10980 290800 49.6255 60.3399 12843.3 1793.86 14747.2 14747.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1970 3.2e-05 1024 160 460 601920 42.0146 26.9576 395.913 839.034 1304.05 1304.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 0.000128 1024 180 800 134080 11.3025 6.84381 148.629 209.798 376.702 376.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 490 3.2e-05 4096 160 1540 247040 1203 318.271 4089.16 9441.65 15052.8 15053.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 0.001024 1024 245 520 11200 1.23475 0.691008 7.92547 26.1852 36.135 36.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 990 3.2e-05 2048 350 3900 404480 257.625 77.9018 3953.77 2268.27 6558 6558.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000128 4096 160 1780 124992 36.9728 28.3756 979.642 838.326 1883.43 1883.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 3.2e-05 2048 280 1380 580992 86.0175 56.1439 2650.57 1677.1 4469.97 4470.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 6.4e-05 512 80 280 289536 11.8555 6.72358 56.8754 241.147 316.755 316.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 6.4e-05 512 195 220 141312 26.9764 6.61974 30.2092 206.37 270.417 270.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 6.4e-05 4096 270 10980 290784 49.4633 60.311 11918.1 1793.67 13821.7 13821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 3.2e-05 1024 160 460 601728 41.8946 26.9313 356.327 852.341 1277.63 1277.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 0.000128 1024 180 800 133632 11.2732 6.8431 137.78 209.436 365.469 365.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 490 3.2e-05 4096 160 1540 245760 1202.5 318.054 3621.31 9444.98 14587.6 14588.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 0.001024 1024 245 520 11136 1.23501 0.692 7.31078 26.2399 35.5787 35.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 3.2e-05 2048 350 3900 405504 255.727 77.4022 3596.3 2259.79 6189.66 6190.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000128 4096 160 1780 124992 37.1227 28.3976 1005.29 837.828 1908.76 1908.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 3.2e-05 2048 280 1380 580608 86.1646 56.1063 2687.21 1674.98 4504.6 4504.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 6.4e-05 512 80 280 289408 11.8743 6.72768 56.3808 240.945 316.085 316.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 6.4e-05 512 195 220 143360 26.9565 6.65155 31.5116 206.88 272.237 272.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 6.4e-05 4096 270 10980 290752 49.607 60.3294 12084.7 1792.11 13987 13987.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 3.2e-05 1024 160 460 601216 42.0348 26.9584 364.891 837.674 1271.69 1271.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 0.000128 1024 180 800 133504 11.3026 6.84442 139.906 209.272 367.457 367.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 490 3.2e-05 4096 160 1540 245504 1205.09 318.396 3859.43 9451.21 14834.9 14835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 0.001024 1024 245 520 10976 1.23434 0.689792 7.41453 26.057 35.4978 35.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 3.2e-05 2048 350 3900 404992 256.278 77.4224 3644.99 2259.33 6238.46 6238.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000128 4096 160 1780 124928 36.9988 28.3585 1017.22 837.938 1920.63 1920.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 3.2e-05 2048 280 1380 580608 85.9456 56.1111 2680.31 1675.16 4497.66 4497.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 6.4e-05 512 80 280 289792 11.8702 6.71744 56.6467 241.201 316.594 316.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 6.4e-05 512 195 220 139264 27.6522 6.70925 30.1625 208.919 273.684 273.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 6.4e-05 4096 270 10980 290688 49.408 60.2256 11678.9 1796.67 13585.3 13585.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 3.2e-05 1024 160 460 601600 41.8945 26.886 369.176 843.079 1281.17 1281.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 0.000128 1024 180 800 134144 11.2509 6.83389 141.649 209.6 369.459 369.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 490 3.2e-05 4096 160 1540 247808 1199.22 317.001 3603.76 9414.58 14535.3 14535.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 0.001024 1024 245 520 11264 1.23827 0.697984 7.68621 26.3201 36.0385 36.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 3.2e-05 2048 350 3900 401408 257.91 77.6069 3567.35 2263.28 6166.58 6166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000128 4096 160 1780 124992 37.0625 28.4005 1232.32 837.754 2135.65 2135.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 3.2e-05 2048 280 1380 580608 85.9654 56.1801 3329.65 1674.7 5146.64 5146.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 6.4e-05 512 80 280 289152 11.917 6.73178 69.7868 242.256 330.852 330.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 6.4e-05 512 195 220 138240 26.8879 6.58557 37.9355 204.148 275.798 275.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 6.4e-05 4096 270 10980 290736 49.5033 60.3033 14951.2 1792.38 16853.6 16853.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 3.2e-05 1024 160 460 601344 41.9131 26.9476 449.032 837.552 1355.58 1355.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 0.000128 1024 180 800 133632 11.2835 6.84851 173.479 209.546 401.28 401.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 490 3.2e-05 4096 160 1540 246528 1201.48 318.383 2985.81 9430.61 13937 13937.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 0.001024 1024 245 520 10944 1.24282 0.690432 9.26307 26.1214 37.4217 37.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 3.2e-05 2048 350 3900 400896 257.85 77.7929 4478.28 2262.23 7076.59 7076.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000128 4096 160 1780 124992 36.9995 28.3897 856.472 838.932 1760.9 1761.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 3.2e-05 2048 280 1380 580608 85.6897 56.082 2310.44 1676.61 4128.97 4129.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 6.4e-05 512 80 280 288000 11.8623 6.7065 52.2081 240.709 311.641 311.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 6.4e-05 512 195 220 129024 26.446 6.54307 25.1118 198.205 256.549 256.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 6.4e-05 4096 270 10980 290592 49.361 60.3006 10340.7 1794.85 12245.4 12245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 3.2e-05 1024 160 460 601344 41.7786 26.9252 312.667 838.441 1219.95 1220.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 0.000128 1024 180 800 132480 11.2419 6.83853 120.444 209.075 347.731 347.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 490 3.2e-05 4096 160 1540 244224 1201.47 317.899 3988.65 9442.27 14951.1 14951.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 0.001024 1024 245 520 10368 1.23315 0.685952 6.25338 25.8522 34.1269 34.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 3.2e-05 2048 350 3900 396288 256.762 77.4689 3073.95 2256.6 5665.21 5665.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000128 4096 160 1780 124800 37.0579 28.4025 1186.06 838.263 2089.91 2090.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 3.2e-05 2048 280 1380 580480 85.8346 56.2135 3223.57 1675.67 5041.43 5041.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 6.4e-05 512 80 280 289280 11.8917 6.72378 67.2153 247.186 333.175 333.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 6.4e-05 512 195 220 133120 27.7092 6.62118 35.1063 206.239 275.918 276.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 6.4e-05 4096 270 10980 290720 49.3924 60.2974 14527.9 1792.58 16430.3 16430.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 3.2e-05 1024 160 460 601600 41.8156 26.921 433.696 838.093 1340.65 1340.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 0.000128 1024 180 800 133760 11.2675 6.8423 168.529 209.681 396.447 396.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 490 3.2e-05 4096 160 1540 245760 1202.5 318.621 2884.61 9450.2 13856.7 13857.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 0.001024 1024 245 520 10880 1.22861 0.690176 8.79299 26.0053 36.8174 36.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 3.2e-05 2048 350 3900 404480 257.004 78.0068 4375.67 2266.62 6977.75 6978.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000128 4096 160 1780 124160 36.8276 28.3201 822.521 835.827 1723.61 1723.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 3.2e-05 2048 280 1380 579840 85.6906 56.224 2236.58 1677.26 4055.9 4056.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 6.4e-05 512 80 280 289280 11.872 6.71754 47.5199 241.61 307.876 308.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 6.4e-05 512 195 220 122880 28.5762 6.61936 23.0983 206.435 264.965 265.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 6.4e-05 4096 270 10980 290560 49.3033 60.3234 10037.9 1795.42 11943.1 11943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 3.2e-05 1024 160 460 601600 41.6846 26.8902 302.846 838.718 1210.27 1210.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 0.000128 1024 180 800 131840 11.2116 6.82134 116.008 208.21 342.376 342.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 490 3.2e-05 4096 160 1540 245760 1202.87 318.567 3749.46 9458.54 14730.2 14730.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 0.001024 1024 245 520 10880 1.23386 0.692224 6.3151 26.127 34.4699 34.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 3.2e-05 2048 350 3900 399360 260.033 78.6862 3005.39 2282.34 5626.89 5627.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000128 4096 160 1780 124800 36.9357 28.3587 1116.59 837.552 2019.55 2019.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 3.2e-05 2048 280 1380 580608 85.619 56.0631 3020.8 1676.19 4838.81 4838.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 6.4e-05 512 80 280 288768 11.8554 6.71683 62.8376 241.673 323.24 323.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 6.4e-05 512 195 220 135168 27.4314 6.6192 33.4671 206.399 274.154 274.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 6.4e-05 4096 270 10980 290688 49.3308 60.2595 13612.3 1794.75 15516.8 15516.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 3.2e-05 1024 160 460 601344 41.7675 26.88 407.168 838.354 1314.3 1314.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 0.000128 1024 180 800 133632 11.2487 6.83008 158.305 209.507 386.024 386.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 490 3.2e-05 4096 160 1540 245760 1198.59 317.712 2707.04 9439.24 13663.3 13663.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 0.001024 1024 245 520 10752 1.23155 0.689376 8.1752 26.045 36.2374 36.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 3.2e-05 2048 350 3900 399360 256.977 77.2718 4060.63 2260.11 6655.42 6655.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000128 4096 160 1780 124416 36.9807 28.3485 794.878 838.177 1698.49 1698.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 3.2e-05 2048 280 1380 579072 85.7057 55.8971 2139.29 1674.64 3955.67 3955.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 6.4e-05 512 80 280 285696 11.8672 6.68694 44.9006 239.01 302.624 302.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 6.4e-05 512 195 220 122880 26.9533 6.53475 22.2068 198.232 254.167 254.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 6.4e-05 4096 270 10980 290304 49.3658 60.3182 9570.54 1795.98 11476.4 11476.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 3.2e-05 1024 160 460 600576 41.7598 26.8677 290.224 837.374 1196.35 1196.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 0.000128 1024 180 800 132096 11.2333 6.83411 111.336 208.623 338.16 338.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 490 3.2e-05 4096 160 1540 239616 1208.63 319.127 1881.06 9516.92 12940.6 12941.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 0.001024 1024 245 520 10752 1.24042 0.69024 6.06765 26.1778 34.2724 34.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 3.2e-05 2048 350 3900 393216 255.999 76.5979 2848.51 2249.53 5431.08 5431.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000128 4096 160 1780 124800 37.1944 28.4303 1162.94 837.394 2066.07 2066.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 3.2e-05 2048 280 1380 580800 86.1643 56.1635 3146.47 1675.91 4964.86 4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 6.4e-05 512 80 280 289600 11.893 6.73283 65.963 241.337 326.085 326.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 6.4e-05 512 195 220 140800 27.0657 6.63347 36.4681 206.227 276.642 276.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 6.4e-05 4096 270 10980 290800 49.6502 60.3919 14142 1792.93 16045.1 16045.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 3.2e-05 1024 160 460 601600 41.9504 26.9699 424.686 838.22 1331.96 1332.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 0.000128 1024 180 800 133600 11.3117 6.85059 164.458 209.464 392.218 392.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 490 3.2e-05 4096 160 1540 246400 1201.91 318.637 2827.69 9444.56 13793.6 13794.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 0.001024 1024 245 520 10800 1.2424 0.690176 8.73472 26.0313 36.7976 36.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 3.2e-05 2048 350 3900 396800 259.749 78.006 4189.78 2266.57 6794.55 6794.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000128 4096 160 1780 124800 37.1118 28.4003 817.021 838.631 1721.28 1721.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 3.2e-05 2048 280 1380 579200 86.0667 56.2341 2203.14 1675.49 4021.07 4021.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 6.4e-05 512 80 280 288000 11.8402 6.70106 46.6178 240.239 305.555 305.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 6.4e-05 512 195 220 128000 28.2179 6.62733 23.7229 206.467 265.274 265.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 6.4e-05 4096 270 10980 290400 49.5156 60.3271 9864.75 1793.25 11768 11768.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 3.2e-05 1024 160 460 600000 41.9501 26.9372 298.397 837.88 1205.29 1205.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 0.000128 1024 180 800 132800 11.2818 6.84646 115.314 208.702 342.275 342.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 490 3.2e-05 4096 160 1540 243200 1200.79 317.876 1960.88 9418.25 12898.5 12899.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 0.001024 1024 245 520 10400 1.24896 0.69216 5.94646 26.1833 34.1719 34.2619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 3.2e-05 2048 350 3900 384000 262.812 78.0596 2845.42 2268.88 5455.6 5455.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000128 4096 160 1780 124544 36.9715 28.3792 1475.33 836.946 2377.75 2377.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 3.2e-05 2048 280 1380 580608 85.7381 56.0356 3985.28 1675.19 5802.38 5802.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 6.4e-05 512 80 280 288512 11.8891 6.72893 84.0862 241.303 344.164 344.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 6.4e-05 512 195 220 129024 27.2347 6.56829 42.8398 202.124 279.007 279.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 6.4e-05 4096 270 10980 290528 49.3668 60.3064 17863.8 1808.83 19782.5 19782.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 3.2e-05 1024 160 460 601216 41.8057 26.9255 537.486 837.842 1444.19 1444.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 0.000128 1024 180 800 133504 11.2512 6.87565 208.467 209.347 436.067 436.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 490 3.2e-05 4096 160 1540 243712 1204.56 319.043 3543.54 9460.42 14528.3 14528.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 0.001024 1024 245 520 10752 1.23722 0.691552 10.9773 26.1269 39.1322 39.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 3.2e-05 2048 350 3900 401408 258.429 78.3348 5355.46 2269.24 7961.89 7962.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000128 4096 160 1780 124544 36.9463 28.3382 968.626 837.36 1871.38 1871.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 3.2e-05 2048 280 1380 578816 85.6699 56.0804 2607.61 1672.7 4422.2 4422.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 6.4e-05 512 80 280 286720 11.9497 6.71949 55.5181 241.91 316.25 316.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 6.4e-05 512 195 220 114688 26.6353 8.3456 25.5255 192.547 253.29 253.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 6.4e-05 4096 270 10980 290304 49.4817 60.3377 11781.7 1794.85 13686.6 13686.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 3.2e-05 1024 160 460 600320 41.7349 26.8676 353.364 836.436 1258.53 1258.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1050 0.000128 1024 180 800 132608 11.267 6.93782 136.393 209.453 364.178 364.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 490 3.2e-05 4096 160 1540 243712 1202.77 318.706 2340.41 9471.91 13334.5 13335.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 0.001024 1024 245 520 9856 1.23338 0.680032 6.57024 25.6741 34.2585 34.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 3.2e-05 2048 350 3900 387072 261.53 77.9621 3401.79 2269.29 6011 6011.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000128 4096 160 1780 124800 37.0408 28.395 1419.05 838.2 2322.79 2322.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 3.2e-05 2048 280 1380 579840 85.9936 56.1842 3819.79 1675.23 5637.35 5637.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 6.4e-05 512 80 280 288000 11.8886 6.716 80.7667 242.647 342.176 342.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 6.4e-05 512 195 220 138240 27.2524 6.62944 44.1682 206.416 284.712 284.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 6.4e-05 4096 270 10980 290640 49.4709 60.2973 17277.2 1793.89 19181 19181.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 3.2e-05 1024 160 460 600960 41.9169 26.9338 516.139 837.866 1422.99 1423.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 0.000128 1024 180 800 133440 11.2515 6.84384 201.002 209.02 428.243 428.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 490 3.2e-05 4096 160 1540 241920 1209.01 319.39 3382.48 9464.28 14375.9 14376.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 0.001024 1024 245 520 11040 1.23043 0.689248 10.9739 26.0748 39.0666 39.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 3.2e-05 2048 350 3900 399360 259.275 77.958 5130.62 2268.55 7736.84 7737.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000128 4096 160 1780 123840 36.9613 28.3759 955.113 836.361 1856.92 1857.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 3.2e-05 2048 280 1380 579840 85.7932 56.236 2584.86 1675.72 4402.74 4402.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 6.4e-05 512 80 280 288000 11.8494 6.71104 54.6657 240.714 314.097 314.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 6.4e-05 512 195 220 122880 28.5944 6.62528 26.7905 206.528 268.775 268.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 6.4e-05 4096 270 10980 290400 49.3752 60.337 11612.7 1793.86 13516.4 13516.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 3.2e-05 1024 160 460 600960 41.7986 26.9213 349.025 837.944 1255.82 1255.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 0.000128 1024 180 800 132480 11.2576 6.84256 134.671 209.206 362.104 362.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 490 3.2e-05 4096 160 1540 238080 1214.46 321.681 2257.16 9540.55 13334.6 13335.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 0.001024 1024 245 520 10560 1.24566 0.694272 7.07923 26.2402 35.3607 35.4542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 3.2e-05 2048 350 3900 384000 262.481 78.0897 3330.93 2269.27 5941.2 5941.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000128 4096 160 1780 124416 36.8906 28.3343 1376.09 835.766 2277.2 2277.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 3.2e-05 2048 280 1380 580608 85.6949 55.9988 3718.05 1675.78 5535.67 5535.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 6.4e-05 512 80 280 288768 11.8106 6.71235 78.7837 239.725 337.188 337.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 6.4e-05 512 195 220 131072 28.4336 6.70886 40.7729 209.024 285.184 285.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 6.4e-05 4096 270 10980 290560 49.3668 60.3241 16840.9 1793.87 18744.6 18744.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 3.2e-05 1024 160 460 601088 41.7486 26.8861 499.601 838.172 1406.54 1406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 0.000128 1024 180 800 133120 11.2477 6.82998 193.295 209.059 420.563 420.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 490 3.2e-05 4096 160 1540 245760 915.218 249.76 3348.33 7385.13 11899 11899.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 0.001024 1024 245 520 10752 1.22032 0.68512 10.4762 25.7303 38.212 38.3134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 3.2e-05 2048 350 3900 401408 257.079 77.8331 5019.71 2264.2 7619.27 7619.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000128 4096 160 1780 123904 37.0184 28.3345 925.718 836.339 1827.52 1827.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 3.2e-05 2048 280 1380 579584 85.848 55.9903 2493.82 1675.89 4311.67 4311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 6.4e-05 512 80 280 286720 11.9202 6.71194 52.7326 240.824 312.35 312.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 6.4e-05 512 195 220 98304 29.246 6.53517 20.9074 198.1 255.028 255.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 6.4e-05 4096 270 10980 289792 49.3919 60.2822 11219.9 1795.41 13125.1 13125.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 3.2e-05 1024 160 460 600064 41.7953 26.8867 335.858 840.412 1245.08 1245.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1050 0.000128 1024 180 800 133120 11.2497 6.83366 130.567 209.2 357.98 358.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 490 3.2e-05 4096 160 1540 245760 914.912 249.717 2254.45 7393.01 10812.7 10813.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 0.001024 1024 245 520 10240 1.20253 0.667648 6.9184 25.2071 34.0941 34.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 3.2e-05 2048 350 3900 393216 262.171 78.1605 3292.46 2286.53 5919.76 5920.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000128 4096 160 1780 124416 37.0157 28.348 1207.37 837.376 2110.23 2110.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 3.2e-05 2048 280 1380 579072 85.7629 55.9555 3250.36 1673.04 5065.25 5065.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 6.4e-05 512 80 280 285696 11.8612 6.68675 67.6485 241.965 328.317 328.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 6.4e-05 512 195 220 122880 26.9483 6.85261 33.4253 198.05 265.516 265.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 6.4e-05 4096 270 10980 290304 49.4054 60.3123 14729 1794.1 16633 16633.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 3.2e-05 1024 160 460 600576 41.7932 26.8676 437.258 843.547 1349.6 1349.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 0.000128 1024 180 800 132096 11.2417 6.8369 168.974 208.425 395.605 395.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 490 3.2e-05 4096 160 1540 239616 1208.63 319.132 2840.43 9466.07 13835 13835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 0.001024 1024 245 520 10752 1.23894 0.692224 9.03875 26.1492 37.2179 37.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 3.2e-05 2048 350 3900 393216 255.946 76.6164 4312.49 2242.25 6887.72 6888.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000128 4096 160 1780 122880 37.0193 28.3192 832.143 834.876 1732.47 1732.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 3.2e-05 2048 280 1380 577536 86.0818 55.9458 2268.12 1674.66 4084.94 4085.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 6.4e-05 512 80 280 282624 11.7624 6.62192 47.2715 238.131 303.946 304.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 6.4e-05 512 195 220 98304 29.2783 6.53722 19.4121 198.32 253.784 253.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 6.4e-05 4096 270 10980 289536 49.5242 60.3541 10163.2 1797.52 12070.8 12070.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 3.2e-05 1024 160 460 599040 41.8621 26.8718 307.014 837.517 1213.39 1213.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 0.000128 1024 180 800 129024 11.2222 6.80755 115.623 206.773 340.554 340.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 490 3.2e-05 4096 160 1540 233472 1206.48 317.965 1946.47 9444.28 12916 12916.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 0.001024 1024 245 520 9216 1.22886 0.673792 5.87389 25.3967 33.2732 33.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 3.2e-05 2048 350 3900 393216 256.177 76.7218 3007.69 2244.96 5585.98 5586.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000128 4096 160 1780 124800 37.1075 28.4046 1244.27 838.853 2148.75 2148.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 3.2e-05 2048 280 1380 579200 86.1279 56.0988 3348.24 1675.6 5166.21 5166.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 6.4e-05 512 80 280 288000 11.831 6.70515 70.6963 240.265 329.656 329.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 6.4e-05 512 195 220 128000 28.2324 6.63078 36.0991 206.49 277.686 277.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 6.4e-05 4096 270 10980 290400 49.5069 60.3183 15033.9 1793.5 16937.4 16937.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 3.2e-05 1024 160 460 600000 41.9556 26.9398 452.084 838.132 1359.25 1359.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 0.000128 1024 180 800 132800 11.2839 6.84253 175.655 208.725 402.639 402.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 490 3.2e-05 4096 160 1540 243200 1200.9 317.825 2981.07 9423.48 13924 13924.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 0.001024 1024 245 520 10400 1.24979 0.692384 8.96029 26.188 37.194 37.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 3.2e-05 2048 350 3900 384000 262.996 78.1294 4329.59 2269.2 6940.36 6940.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000128 4096 160 1780 123200 37.0338 28.3588 875.198 834.818 1775.52 1775.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 3.2e-05 2048 280 1380 579200 85.9151 56.1705 2394.11 1674.8 4211.13 4211.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 6.4e-05 512 80 280 281600 11.8101 6.63254 49.2766 238.145 306.023 306.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 6.4e-05 512 195 220 102400 30.554 6.63347 21.3145 206.466 265.212 265.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 6.4e-05 4096 270 10980 290400 49.4137 60.3919 10845.1 1794.12 12749.2 12749.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 3.2e-05 1024 160 460 598400 41.9358 26.9094 321.528 848.078 1238.58 1238.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 0.000128 1024 180 800 131200 11.1553 6.81085 123.08 206.682 347.857 347.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 490 3.2e-05 4096 160 1540 230400 1212.81 322.31 2026.31 9489.1 13051.3 13051.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 0.001024 1024 245 520 8000 1.19174 0.644 5.30211 24.2946 31.5318 31.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 3.2e-05 2048 350 3900 384000 262.53 78.08 3137 2268.39 5746.43 5746.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 0.000128 4096 160 1800 124672 37.1125 28.3544 1807.38 838.008 2710.97 2711.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1870 3.2e-05 2048 280 1368 581120 85.8774 55.9788 2503.79 1676.25 4322.04 4322.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1030 6.4e-05 512 80 264 287744 11.9682 6.71149 83.5771 243.409 345.822 345.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 6.4e-05 512 195 216 151552 26.5657 6.70966 43.8532 208.957 286.326 286.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 6.4e-05 4096 270 10968 291008 49.4365 60.2235 11295 1791.63 13196.5 13196.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1970 3.2e-05 1024 160 456 601088 42.0971 26.8882 580.535 838.296 1487.96 1488.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 0.000128 1024 180 816 133888 11.2603 6.82973 141.078 209.623 368.923 369.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 490 3.2e-05 4096 160 1560 242688 1208.99 319.805 3811.33 9498.73 14839.6 14840.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 0.001024 1024 245 528 11136 1.23808 0.695008 10.9281 26.2826 39.2428 39.3346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 990 3.2e-05 2048 350 3888 415744 247.829 76.671 3552.44 2236.16 6113.54 6113.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000128 4096 160 1800 124640 37.1937 28.4053 991.424 838.736 1895.88 1895.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 3.2e-05 2048 280 1368 581120 86.171 56.1499 2639.75 1677.78 4460 4460.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 6.4e-05 512 80 264 288000 11.9677 6.73059 56.438 241.779 317.077 317.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 6.4e-05 512 195 216 148480 27.0241 6.73258 44.3854 209.822 288.214 288.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 6.4e-05 4096 270 10968 290960 49.7074 60.3407 11879.9 1793.06 13783.2 13783.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1970 3.2e-05 1024 160 456 601280 42.0189 26.9559 363.872 839.078 1272.07 1272.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 0.000128 1024 180 816 133760 11.3163 7.00698 139.843 209.8 368.095 368.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 490 3.2e-05 4096 160 1560 241920 1214.44 321.081 3641.48 9519.25 14697 14697.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 0.001024 1024 245 528 11040 1.23702 0.691872 7.42026 26.187 35.6347 35.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 990 3.2e-05 2048 350 3888 414720 249.136 76.6836 3737.23 2240.84 6304.33 6304.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000128 4096 160 1800 124608 37.0441 28.373 971.477 837.436 1874.44 1874.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 3.2e-05 2048 280 1368 580992 85.8916 56.0972 2598.35 1675.28 4415.76 4415.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 6.4e-05 512 80 264 287232 11.9312 6.72307 56.11 243.05 317.968 318.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 6.4e-05 512 195 216 147456 26.3324 6.62102 31.386 206.149 270.728 270.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 6.4e-05 4096 270 10968 290880 49.4653 60.2759 11694.9 1791.17 13596 13596.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 3.2e-05 1024 160 456 600960 41.9551 26.9199 349.434 837.787 1256.23 1256.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 0.000128 1024 180 816 133632 11.2597 6.84166 138.157 209.215 365.601 365.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 490 3.2e-05 4096 160 1560 241152 1211.38 320.544 3694.32 9505.45 14732.5 14733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 0.001024 1024 245 528 11136 1.23459 0.692224 7.42826 26.2114 35.6675 35.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 3.2e-05 2048 350 3888 414720 248.218 76.6955 3615.55 2232.68 6173.6 6173.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000128 4096 160 1800 124416 37.021 28.3422 1690.26 836.856 2592.59 2592.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 3.2e-05 2048 280 1368 580608 85.8857 55.9759 1678.66 1674.78 3495.44 3495.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 6.4e-05 512 80 264 287232 11.9091 6.71549 38.5624 240.53 297.881 298.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 6.4e-05 512 195 216 147456 26.3306 6.61898 39.2575 206.302 278.75 278.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 6.4e-05 4096 270 10968 290880 49.3916 60.2411 7572.84 1792.05 9474.69 9474.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1970 3.2e-05 1024 160 456 600576 41.774 26.878 239.44 837.469 1145.7 1145.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 0.000128 1024 180 816 133632 11.2405 6.82909 89.4634 209.33 316.996 317.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 490 3.2e-05 4096 160 1560 239616 1211.03 321.012 3338.12 9535.7 14406.7 14407.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 0.001024 1024 245 528 10752 1.23363 0.688128 4.80022 26.0242 32.8478 32.9438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 990 3.2e-05 2048 350 3888 411648 247.422 76.4675 2430.85 2225.25 4980.44 4980.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000128 4096 160 1800 124544 37.18 28.3961 1132.9 838.536 2037.12 2037.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 3.2e-05 2048 280 1368 580608 86.0971 56.1562 3002.02 1676.41 4820.82 4820.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 6.4e-05 512 80 264 286720 11.9883 6.72781 62.125 241.595 322.602 322.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 6.4e-05 512 195 216 143360 26.9437 6.65395 35.6324 207.054 276.518 276.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 6.4e-05 4096 270 10968 290864 49.6181 60.3413 13552.5 1793.31 15456 15456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 3.2e-05 1024 160 456 600768 41.9913 26.95 403.692 838.482 1311.25 1311.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 0.000128 1024 180 816 133504 11.2893 6.85014 159.201 210.837 388.312 388.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 490 3.2e-05 4096 160 1560 241920 1209.53 320.261 4384.93 9500.18 15415.7 15416.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 0.001024 1024 245 528 10976 1.23645 0.689088 8.49459 26.075 36.5937 36.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 3.2e-05 2048 350 3888 412160 249.988 76.8579 4165.01 2242 6734.3 6734.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000128 4096 160 1800 124096 37.0644 28.3802 717.357 836.921 1619.84 1619.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 3.2e-05 2048 280 1368 580608 85.7626 56.0312 1902.61 1675.5 3720.04 3720.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 6.4e-05 512 80 264 286720 11.9411 6.72614 44.3274 241.462 304.611 304.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 6.4e-05 512 195 216 129024 27.21 6.5695 39.449 202.184 275.649 275.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 6.4e-05 4096 270 10968 290752 49.3484 60.2494 8523.23 1791.58 10424.6 10424.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 3.2e-05 1024 160 456 600320 41.901 26.9408 258.342 837.644 1164.96 1165.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 0.000128 1024 180 816 133504 11.2463 6.83613 101.126 209.358 328.696 328.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 490 3.2e-05 4096 160 1560 240128 1211.99 321.057 3950.55 9529.43 15013.8 15014.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 0.001024 1024 245 528 10752 1.23776 0.692224 5.53805 26.1326 33.7001 33.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 990 3.2e-05 2048 350 3888 408576 252.674 77.0744 2604.1 2250.15 5184.43 5184.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000128 4096 160 1800 124672 37.04 28.36 1099.55 838.004 2003.07 2003.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 3.2e-05 2048 280 1368 580608 85.8288 56.0122 2869.13 1675.29 4686.4 4686.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 6.4e-05 512 80 264 287744 11.9429 6.71552 60.1509 241.799 320.769 320.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 6.4e-05 512 195 216 147456 26.9156 6.7072 34.7684 208.936 277.561 277.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 6.4e-05 4096 270 10968 290816 49.4394 60.2304 12498.6 1791.44 14399.9 14400
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 3.2e-05 1024 160 456 600576 41.8139 26.8894 394.374 837.918 1301.12 1301.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 0.000128 1024 180 816 133632 11.2658 6.83776 153.509 209.62 381.361 381.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 490 3.2e-05 4096 160 1560 241664 1209.6 320.464 2599.66 9524.13 13654.6 13655.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 0.001024 1024 245 528 11008 1.24154 0.69632 8.09222 26.3251 36.4527 36.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 3.2e-05 2048 350 3888 413696 247.357 76.6358 3933.56 2230.5 6488.48 6488.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000128 4096 160 1800 123904 36.9621 28.3412 731.11 835.626 1632.16 1632.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 3.2e-05 2048 280 1368 580608 85.7142 56.0804 1879.31 1675.52 3696.76 3696.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 6.4e-05 512 80 264 286720 11.8958 6.7113 44.4084 240.137 303.307 303.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 6.4e-05 512 195 216 147456 26.9264 6.70429 23.4925 209.073 266.443 266.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 6.4e-05 4096 270 10968 290816 49.3464 60.2358 7949.53 1792.82 9852.1 9852.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 3.2e-05 1024 160 456 600064 41.7888 26.8862 263.792 838.874 1171.48 1171.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 0.000128 1024 180 816 133120 11.24 6.82691 101.518 209.031 328.746 328.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 490 3.2e-05 4096 160 1560 237568 1215.82 321.234 3547.46 9540.67 14626 14626.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 0.001024 1024 245 528 10240 1.23037 0.682752 5.14918 25.723 32.8842 32.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 3.2e-05 2048 350 3888 409600 250.551 76.6843 2531.88 2241.89 5101.43 5101.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000128 4096 160 1800 124704 37.0731 28.4037 1191.35 837.733 2094.67 2094.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 3.2e-05 2048 280 1368 580608 85.9342 56.0829 3187.37 1674.65 5004.18 5004.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 6.4e-05 512 80 264 286848 12.0051 6.72637 65.4756 242.265 326.631 326.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 6.4e-05 512 195 216 138240 26.8974 6.58637 36.3282 204.153 274.219 274.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 6.4e-05 4096 270 10968 290880 49.6304 60.3116 14393.4 1791.39 16294.9 16295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 3.2e-05 1024 160 456 600192 41.9992 27.4544 427.839 837.612 1335.11 1335.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 0.000128 1024 180 816 133632 11.2844 6.84269 170.416 209.551 398.228 398.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 490 3.2e-05 4096 160 1560 241920 1209.74 320.868 2841.09 9504.59 13877.1 13877.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 0.001024 1024 245 528 10944 1.23658 0.69376 9.00266 26.1204 37.1554 37.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 3.2e-05 2048 350 3888 410112 250.745 76.7455 4403.73 2237.5 6969.17 6969.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000128 4096 160 1800 124416 37.0668 28.3928 830.348 838.021 1733.94 1734.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 3.2e-05 2048 280 1368 580608 85.6676 56.1039 2225.59 1674.68 4042.18 4042.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 6.4e-05 512 80 264 285696 11.9335 6.71133 46.0988 239.432 304.333 304.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 6.4e-05 512 195 216 129024 26.432 6.54336 24.1103 197.993 255.319 255.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 6.4e-05 4096 270 10968 290592 49.3507 60.3191 10003.6 1792.69 11906.1 11906.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 3.2e-05 1024 160 456 600192 41.8448 26.917 299.392 837.428 1205.73 1205.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 0.000128 1024 180 816 132480 11.2484 6.84259 117.781 208.853 344.852 344.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 490 3.2e-05 4096 160 1560 239616 1210.82 320.435 3538.45 9497.83 14568.3 14569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 0.001024 1024 245 528 10368 1.23245 0.684512 6.108 25.8255 33.9512 34.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 3.2e-05 2048 350 3888 405504 249.452 76.5891 3037.07 2225.22 5588.77 5589.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000128 4096 160 1800 124480 37.0929 28.394 1129.7 838.265 2033.57 2033.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 3.2e-05 2048 280 1368 580480 85.9284 56.0472 3032.73 1675.65 4850.5 4850.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 6.4e-05 512 80 264 288000 11.9396 6.72006 62.3926 243.516 324.727 324.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 6.4e-05 512 195 216 143360 26.7252 6.62739 35.694 206.246 275.538 275.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 6.4e-05 4096 270 10968 290880 49.3315 60.2795 13703.2 1809.64 15622.7 15622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 3.2e-05 1024 160 456 600960 41.8323 26.9209 406.636 854.924 1330.45 1330.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 0.000128 1024 180 816 133760 11.2597 6.84032 161.671 209.679 389.581 389.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 490 3.2e-05 4096 160 1560 240640 1211.46 321.366 2689.85 9536.71 13760.2 13760.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 0.001024 1024 245 528 10880 1.23085 0.689856 8.48669 26.0081 36.5151 36.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 3.2e-05 2048 350 3888 414720 248.342 76.6314 4238.11 2239.32 6802.84 6803.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000128 4096 160 1800 123520 36.933 28.3248 800.92 835.838 1702.12 1702.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 3.2e-05 2048 280 1368 579840 85.723 56.0364 2157.51 1677.04 3976.44 3976.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 6.4e-05 512 80 264 286720 11.9622 6.71536 44.943 242.676 306.454 306.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 6.4e-05 512 195 216 143360 26.7085 6.6151 26.0628 206.5 266.13 266.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 6.4e-05 4096 270 10968 290880 49.2507 60.2194 9681.31 1799.23 11590.2 11590.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 3.2e-05 1024 160 456 600320 41.7565 26.8877 291.041 847.913 1207.73 1207.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 0.000128 1024 180 816 131840 11.207 6.81702 114.106 208.216 340.474 340.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 490 3.2e-05 4096 160 1560 240640 1211.17 321.226 1920.58 9556.25 13010 13010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 0.001024 1024 245 528 10880 1.23613 0.691744 6.26544 26.1297 34.4217 34.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 3.2e-05 2048 350 3888 409600 252.44 77.1521 2974.96 2254.95 5559.92 5560.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000128 4096 160 1800 124416 36.934 28.3402 1442.29 836.972 2344.66 2344.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 3.2e-05 2048 280 1368 580608 85.55 55.9473 3857.69 1675.01 5674.35 5674.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 6.4e-05 512 80 264 287232 11.91 6.71949 79.9986 239.958 338.745 338.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 6.4e-05 512 195 216 147456 26.3057 6.61914 47.3253 206.256 286.746 286.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 6.4e-05 4096 270 10968 290880 49.3645 60.2683 17269.1 1792.4 19171.3 19171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 3.2e-05 1024 160 456 600576 41.7266 26.8776 517.568 837.701 1424.01 1424.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 0.000128 1024 180 816 133632 11.2418 6.82957 205.846 209.36 433.406 433.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 490 3.2e-05 4096 160 1560 239616 1209.14 321.018 3402.52 9527.23 14460.7 14461.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 0.001024 1024 245 528 10752 1.23085 0.691552 10.966 26.0255 39.0155 39.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 3.2e-05 2048 350 3888 411648 247.135 76.4878 5325.89 2225.62 7875.59 7875.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000128 4096 160 1800 124416 37.0102 28.3546 930.551 838.274 1834.31 1834.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 3.2e-05 2048 280 1368 579072 85.7067 55.9756 2471.58 1674.55 4287.94 4288.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 6.4e-05 512 80 264 285696 11.8701 7.38819 52.2691 239.009 310.693 310.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 6.4e-05 512 195 216 122880 26.9458 6.54243 26.0094 198.245 257.982 258.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 6.4e-05 4096 270 10968 290688 49.3052 60.2317 11162.1 1793.73 13065.5 13065.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 3.2e-05 1024 160 456 599040 41.8372 26.8623 334.393 837.358 1240.58 1240.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 0.000128 1024 180 816 132096 11.2433 6.8265 131.555 208.632 358.385 358.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 490 3.2e-05 4096 160 1560 233472 1220.58 322.858 2141.28 9575.28 13260.8 13261.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 0.001024 1024 245 528 10752 1.23872 0.693312 7.26602 26.1783 35.478 35.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 3.2e-05 2048 350 3888 405504 246.229 75.8791 3386.62 2211.26 5920.43 5920.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000128 4096 160 1800 124400 37.2274 28.4307 1419.46 838.115 2323.34 2323.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 3.2e-05 2048 280 1368 580800 86.1173 56.1951 3795.07 1677.32 5614.84 5614.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 6.4e-05 512 80 264 286400 12.0335 6.73382 78.9153 241.393 339.233 339.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 6.4e-05 512 195 216 140800 27.0503 6.76944 44.6674 206.394 285.12 285.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 6.4e-05 4096 270 10968 290800 49.6415 60.3818 17137.3 1794.35 19041.9 19042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 3.2e-05 1024 160 456 600800 41.9949 27.153 510.113 838.929 1418.32 1418.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 0.000128 1024 180 816 133600 11.3112 6.8481 202.321 209.639 430.243 430.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 490 3.2e-05 4096 160 1560 240000 1213.53 322.129 3365.45 9536.42 14438.3 14438.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 0.001024 1024 245 528 10800 1.24179 0.688128 10.6204 26.0536 38.6996 38.7889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 3.2e-05 2048 350 3888 409600 249.903 76.6071 5219.65 2234.13 7780.72 7781.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000128 4096 160 1800 124000 37.1896 28.4102 963.313 838.719 1867.74 1867.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 3.2e-05 2048 280 1368 579200 86.0728 56.1094 2566.36 1675.64 4384.32 4384.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 6.4e-05 512 80 264 284800 11.9726 6.69763 53.0035 242.375 314.204 314.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 6.4e-05 512 195 216 128000 28.2316 6.62755 27.6623 206.497 269.251 269.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 6.4e-05 4096 270 10968 290400 49.5494 60.3218 11552.2 1793.46 13455.7 13455.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 3.2e-05 1024 160 456 600000 41.9181 26.939 345.345 837.941 1252.27 1252.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 0.000128 1024 180 816 132800 11.2608 6.84646 136.584 208.726 363.542 363.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 490 3.2e-05 4096 160 1560 236800 1213.82 321.209 2254.18 9529.53 13319.5 13320.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 0.001024 1024 245 528 10400 1.24886 0.692128 7.07123 26.1858 35.2974 35.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 3.2e-05 2048 350 3888 396800 254.324 76.093 3426.02 2234.72 5991.59 5991.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000128 4096 160 1800 124096 37.0606 28.3751 1393.5 836.909 2295.96 2296.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 3.2e-05 2048 280 1368 580608 85.7285 56.0709 3729.61 1675.11 5546.66 5546.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 6.4e-05 512 80 264 286720 11.9483 6.71923 77.2988 239.935 336.058 336.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 6.4e-05 512 195 216 129024 27.2313 6.56266 40.4621 202.106 276.606 276.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 6.4e-05 4096 270 10968 290752 49.306 60.2517 16834.2 1791.67 18735.6 18735.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 3.2e-05 1024 160 456 600320 41.8826 26.9271 500.749 837.839 1407.53 1407.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 0.000128 1024 180 816 133504 11.2496 6.83773 200.494 209.347 428.058 428.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 490 3.2e-05 4096 160 1560 240128 1210.93 321.022 3308.13 9522.14 14363 14363.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 0.001024 1024 245 528 10752 1.23507 0.691936 10.6075 26.1299 38.7664 38.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 3.2e-05 2048 350 3888 408576 252.626 77.1366 5131.79 2250.08 7712.08 7712.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000128 4096 160 1800 123648 37.0107 28.3443 916.496 837.519 1819.48 1819.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 3.2e-05 2048 280 1368 578816 85.6433 56.0026 2453.76 1673.02 4268.56 4268.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 6.4e-05 512 80 264 286720 11.9495 6.71178 51.2785 240.902 311.002 311.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 6.4e-05 512 195 216 114688 26.6323 6.43421 23.7928 192.575 249.675 249.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 6.4e-05 4096 270 10968 290752 49.372 60.2642 11038.3 1792.78 12940.8 12941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 3.2e-05 1024 160 456 598528 41.8366 26.8713 330.879 836.65 1236.37 1236.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 0.000128 1024 180 816 132608 11.2705 7.01338 130.915 211.877 361.201 361.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 490 3.2e-05 4096 160 1560 236544 1218.93 322.414 2152.84 9581.88 13276.8 13277.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 0.001024 1024 245 528 9856 1.2351 0.68192 6.40915 25.6813 34.1093 34.2016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 3.2e-05 2048 350 3888 401408 251.063 76.5436 3315.82 2231.57 5875.43 5875.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000128 4096 160 1800 124320 37.1464 28.3894 1346.06 838.199 2249.91 2250.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 3.2e-05 2048 280 1368 579840 85.9699 56.0646 3607.13 1675.23 5424.53 5424.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 6.4e-05 512 80 264 286080 11.9525 6.71949 75.1588 242.633 336.624 336.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 6.4e-05 512 195 216 138240 27.2668 6.6335 41.9974 206.411 282.547 282.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 6.4e-05 4096 270 10968 290640 49.5777 60.3156 16206 1793.65 18109.7 18109.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 3.2e-05 1024 160 456 600000 41.952 26.9394 486.734 845.521 1401.28 1401.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 0.000128 1024 180 816 132480 11.2739 6.84256 191.806 209.024 419.072 419.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 490 3.2e-05 4096 160 1560 238080 1214.11 321.646 3166.81 9526.49 14229.8 14230.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 0.001024 1024 245 528 10560 1.24186 0.688608 9.86963 26.0788 37.9798 38.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 3.2e-05 2048 350 3888 407040 253.707 77.0958 4941.32 2247.91 7520.46 7520.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000128 4096 160 1800 123840 36.9554 28.3648 867.52 836.357 1769.3 1769.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 3.2e-05 2048 280 1368 579840 85.7401 56.0947 2324.62 1675.72 4142.31 4142.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 6.4e-05 512 80 264 284160 11.993 6.70944 48.476 241.772 309.107 309.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 6.4e-05 512 195 216 122880 28.6058 6.62938 24.3278 206.515 266.314 266.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 6.4e-05 4096 270 10968 290400 49.3575 60.3125 10406.5 1793.95 12310.3 12310.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 3.2e-05 1024 160 456 599040 41.8892 26.9066 313.446 837.946 1220.32 1220.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 0.000128 1024 180 816 132480 11.2613 6.84646 123.864 209.2 351.301 351.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 490 3.2e-05 4096 160 1560 238080 1214.22 321.624 2045.76 9540.81 13123.2 13123.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 0.001024 1024 245 528 10560 1.24512 0.693664 6.51552 26.2375 34.794 34.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 3.2e-05 2048 350 3888 399360 251.674 76.2668 3114.88 2228.31 5671.56 5671.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000128 4096 160 1800 123904 36.9663 28.336 1285.82 836.149 2187.38 2187.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 3.2e-05 2048 280 1368 580608 85.6928 56.0359 3452.11 1676.55 5270.53 5270.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 6.4e-05 512 80 264 286720 11.9036 6.71334 71.8667 240.869 331.512 331.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 6.4e-05 512 195 216 147456 26.91 6.70525 42.6957 209.116 285.67 285.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 6.4e-05 4096 270 10968 290816 49.3246 60.2243 15492.6 1793.62 17395.9 17396.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 3.2e-05 1024 160 456 600064 41.8011 26.88 464.335 838.552 1371.7 1371.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 0.000128 1024 180 816 133120 11.2386 6.82845 184.007 209.154 411.359 411.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 490 3.2e-05 4096 160 1560 237568 1214.35 321.261 3022.63 9547.33 14106.4 14107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 0.001024 1024 245 528 10240 1.23206 0.681504 9.10259 25.7388 36.8566 36.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 3.2e-05 2048 350 3888 409600 250.5 76.9811 4741.05 2243.24 7312.21 7312.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000128 4096 160 1800 123904 37.0423 28.3361 869.552 844.519 1779.56 1779.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 3.2e-05 2048 280 1368 579584 85.8698 55.991 2329.88 1692.31 4164.18 4164.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 6.4e-05 512 80 264 286720 11.9106 6.7113 49.1198 242.868 310.764 310.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 6.4e-05 512 195 216 131072 26.2635 6.53699 25.9786 200.035 259.055 259.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 6.4e-05 4096 270 10968 290304 49.2631 60.1592 10522.2 1808.35 12440.1 12440.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 3.2e-05 1024 160 456 600064 41.7824 26.8882 314.541 846.238 1229.58 1229.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 0.000128 1024 180 816 133120 11.2538 6.89334 124.499 211.251 354.028 354.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 490 3.2e-05 4096 160 1560 237568 1214.43 321.297 2049.38 9644.36 13230.2 13230.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 0.001024 1024 245 528 9216 1.22208 0.667648 5.55424 25.4566 32.9995 33.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 3.2e-05 2048 350 3888 409600 250.461 76.689 3212.39 2264.52 5804.51 5804.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 0.000128 4096 160 1800 124416 37.0956 28.3566 2076.04 837.674 2979.29 2979.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1870 3.2e-05 2048 280 1375 581632 85.7545 56.0772 2834.95 1675.56 4652.48 4652.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1030 6.4e-05 512 80 275 291840 11.7835 6.71734 95.3351 244.482 358.475 358.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 6.4e-05 512 195 225 143360 27.3019 6.7072 47.8718 208.873 290.999 291.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 6.4e-05 4096 270 10975 290944 49.2953 60.2141 12722.4 1821.85 14654 14654.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1970 3.2e-05 1024 160 475 600576 42.0969 26.8867 657.423 860.627 1587.17 1587.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 0.000128 1024 180 800 133632 11.2525 6.82864 159.419 213.856 391.492 391.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 490 3.2e-05 4096 160 1550 243712 1208.78 319.188 4208.21 9478.73 15215.7 15216.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 0.001024 1024 245 525 11392 1.23075 0.695232 12.6379 26.2749 40.9426 41.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 990 3.2e-05 2048 350 3900 415744 248.219 76.5676 4031 2235.61 6591.83 6592.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000128 4096 160 1800 124480 37.219 28.4058 953.738 837.916 1857.4 1857.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 3.2e-05 2048 280 1375 581440 86.1149 56.185 2542.68 1676.16 4361.28 4361.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 6.4e-05 512 80 275 291840 11.818 6.72835 53.6822 241.362 313.747 313.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 6.4e-05 512 195 225 143360 27.5087 6.72829 42.1893 209.625 286.298 286.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 6.4e-05 4096 270 10975 290880 49.5732 60.3031 11425.3 1791.84 13327.2 13327.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1970 3.2e-05 1024 160 475 600640 42.1404 26.9552 360.433 838.297 1267.97 1268.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 0.000128 1024 180 800 133760 11.3121 6.84394 133.366 209.597 361.253 361.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 490 3.2e-05 4096 160 1550 243200 1211.61 320.301 3531.37 9497.07 14561.1 14561.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 0.001024 1024 245 525 11200 1.23402 0.692512 7.2009 26.1649 35.3921 35.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 990 3.2e-05 2048 350 3900 414720 249.743 76.9373 3531.33 2238.54 6097.01 6097.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 0.000128 4096 160 1800 124480 37.2217 28.4096 1788.33 838.938 2693.01 2693.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1870 3.2e-05 2048 280 1375 581120 85.9019 56.0378 1640.87 1677.01 3459.95 3460.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1030 6.4e-05 512 80 275 291840 11.84 6.72358 78.1436 244.401 341.265 341.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 6.4e-05 512 195 225 133120 27.7599 7.12704 33.9479 206.423 275.495 275.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 6.4e-05 4096 270 10975 290720 49.3624 60.2789 7361.23 1793.76 9264.78 9264.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1970 3.2e-05 1024 160 475 600320 42.2457 26.9271 543.272 840.284 1452.86 1452.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 0.000128 1024 180 800 133760 11.2711 6.84214 97.9336 209.861 326.035 326.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 490 3.2e-05 4096 160 1550 243200 1210.67 319.943 3378.82 9508.22 14418.4 14419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 0.001024 1024 245 525 10880 1.23114 0.688512 9.95158 26.0272 38.0036 38.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 990 3.2e-05 2048 350 3900 414720 249.8 76.8167 2379.51 2241.11 4947.67 4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000128 4096 160 1800 124416 37.061 28.3909 1008.63 838.324 1912.51 1912.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 3.2e-05 2048 280 1375 581376 85.8787 56.143 2700.83 1677.1 4520.08 4520.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 6.4e-05 512 80 275 291072 11.7865 6.72202 57.3495 243.388 319.4 319.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 6.4e-05 512 195 225 141312 26.9699 6.62368 31.8311 206.362 272.029 272.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 6.4e-05 4096 270 10975 290880 49.3955 60.2732 12186.8 1796.41 14093 14093.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 3.2e-05 1024 160 475 600576 41.9922 26.9251 372.841 845.236 1287.12 1287.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 0.000128 1024 180 800 133248 11.2672 6.83827 141.422 209.445 369.099 369.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 490 3.2e-05 4096 160 1550 242688 1208.96 319.498 3692 9485.88 14707.1 14707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 0.001024 1024 245 525 11328 1.22992 0.694784 7.7833 26.2392 36.0422 36.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 3.2e-05 2048 350 3900 414720 248.217 76.5621 3760.39 2235.15 6320.74 6321.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000128 4096 160 1800 124032 37.066 28.3528 1675.59 837.551 2583.54 2583.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 3.2e-05 2048 280 1375 580608 85.7543 55.9929 1749.91 1676.16 3567.96 3568.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 6.4e-05 512 80 275 290304 11.7913 6.71146 38.9071 241.824 299.393 299.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 6.4e-05 512 195 225 135168 27.4733 6.62093 37.0884 206.402 277.831 278.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 6.4e-05 4096 270 10975 290880 49.3173 60.2343 7890.12 1793.72 9793.55 9793.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1970 3.2e-05 1024 160 475 599808 41.8352 26.8781 255.374 838.259 1162.48 1162.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 0.000128 1024 180 800 132864 11.2681 6.83008 91.5047 209.503 319.235 319.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 490 3.2e-05 4096 160 1550 242688 1206.13 319.195 3347.7 9494.44 14368.2 14368.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 0.001024 1024 245 525 11136 1.22429 0.689216 5.08147 26.0451 33.1411 33.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 990 3.2e-05 2048 350 3900 411648 247.519 76.4982 2526.12 2227.16 5077.75 5078.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000128 4096 160 1800 124320 37.1923 28.4152 1089.25 837.704 1992.67 1992.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 3.2e-05 2048 280 1375 581056 85.9324 56.2077 2901.21 1674.74 4718.24 4718.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 6.4e-05 512 80 275 291200 11.8097 6.72768 59.7569 241.51 319.964 320.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 6.4e-05 512 195 225 136192 27.5461 6.64986 33.334 206.852 274.626 274.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 6.4e-05 4096 270 10975 290864 49.6293 60.3157 13029.5 1791.37 14931 14931.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 3.2e-05 1024 160 475 600320 42.0004 26.9468 400.356 837.563 1307 1307.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 0.000128 1024 180 800 133504 11.2978 6.84115 151.446 209.237 378.952 379.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 490 3.2e-05 4096 160 1550 241920 1209.63 320.262 4170.69 9491.47 15192.8 15193.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 0.001024 1024 245 525 11200 1.2289 0.690112 8.29574 26.0515 36.3668 36.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 3.2e-05 2048 350 3900 412160 250.884 76.9331 4011.9 2239.83 6579.99 6580.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000128 4096 160 1800 124096 37.0442 28.3709 694.897 837.73 1598.16 1598.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 3.2e-05 2048 280 1375 580608 85.8074 56.2995 1833.5 1676.75 3652.49 3652.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 6.4e-05 512 80 275 290304 11.8187 6.71562 41.8713 241.627 302.187 302.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 6.4e-05 512 195 225 129024 27.241 6.57014 39.7963 202.566 276.412 276.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 6.4e-05 4096 270 10975 290752 49.3114 60.246 8208.48 1794.03 10112.2 10112.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 3.2e-05 1024 160 475 600320 41.849 26.923 256.723 838.571 1164.2 1164.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 0.000128 1024 180 800 133504 11.2627 6.84688 96.2952 209.55 324.083 324.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 490 3.2e-05 4096 160 1550 240128 1211.7 321.025 3755.13 9536.65 14825.3 14825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 0.001024 1024 245 525 11200 1.22726 0.687776 5.41014 26.1549 33.5788 33.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 990 3.2e-05 2048 350 3900 408576 253.251 77.1133 2500.46 2252.18 5083.43 5083.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000128 4096 160 1800 124416 37.0756 28.3668 1127.66 838.829 2032.04 2032.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 3.2e-05 2048 280 1375 581120 85.7481 55.9657 2978.99 1676.93 4797.76 4797.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 6.4e-05 512 80 275 291840 11.7667 6.71718 62.0784 242.041 322.756 322.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 6.4e-05 512 195 225 139264 27.6493 6.70918 34.5455 209.928 279.073 279.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 6.4e-05 4096 270 10975 290816 49.324 60.202 13142.7 1793.3 15045.7 15045.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 3.2e-05 1024 160 475 600064 41.8196 27.1372 418.327 838.683 1326.1 1326.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 0.000128 1024 180 800 133632 11.2629 6.82893 157.777 209.826 385.824 385.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 490 3.2e-05 4096 160 1550 243712 1207.05 319.225 2682.89 9493.63 13703.5 13704.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 0.001024 1024 245 525 11264 1.23952 0.698784 8.6711 26.3468 37.0588 37.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 3.2e-05 2048 350 3900 413696 247.735 76.3892 4108.37 2232.66 6665.58 6665.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000128 4096 160 1800 123904 36.9327 28.3579 751.829 836.23 1653.46 1653.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 3.2e-05 2048 280 1375 580608 85.718 55.9891 1948.29 1676.72 3766.85 3766.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 6.4e-05 512 80 275 290816 11.7325 6.7113 44.613 239.87 303.077 303.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 6.4e-05 512 195 225 131072 28.4683 6.70637 21.8601 209.134 266.402 266.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 6.4e-05 4096 270 10975 290816 49.3386 60.2525 8341.71 1794.02 10245.5 10245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 3.2e-05 1024 160 475 600064 41.7946 26.9958 279.765 838.558 1187.24 1187.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 0.000128 1024 180 800 133120 11.2435 6.8305 103.611 209.18 330.994 331.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 490 3.2e-05 4096 160 1550 241664 1207.06 318.946 3580.6 9488.42 14595.8 14596.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 0.001024 1024 245 525 10752 1.2193 0.684032 5.6567 25.7432 33.3991 33.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 3.2e-05 2048 350 3900 409600 251.47 76.6993 2634.8 2243.39 5206.78 5207.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000128 4096 160 1800 124416 37.1813 28.4004 1191.12 837.889 2094.7 2094.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 3.2e-05 2048 280 1375 580608 86.033 56.0701 3190.38 1674.99 5007.61 5007.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 6.4e-05 512 80 275 291456 11.8124 6.72973 65.566 240.752 325.014 325.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 6.4e-05 512 195 225 138240 26.89 6.58026 37.0451 204.185 274.942 275.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 6.4e-05 4096 270 10975 290736 49.5369 60.3349 14422.2 1792.83 16325.1 16325.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 3.2e-05 1024 160 475 600192 41.9859 26.9429 441.966 837.707 1348.73 1348.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 0.000128 1024 180 800 133632 11.288 6.84416 168.773 209.592 396.627 396.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 490 3.2e-05 4096 160 1550 241920 1209.83 320.896 2833.39 9506.6 13871.5 13872.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 0.001024 1024 245 525 11232 1.23123 0.691712 9.27744 26.1237 37.4247 37.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 3.2e-05 2048 350 3900 410112 250.862 76.738 4415.61 2238.15 6981.8 6982.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000128 4096 160 1800 124416 37.0865 28.3887 853.552 838.842 1757.98 1758.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 3.2e-05 2048 280 1375 580608 85.705 56.1221 2279.41 1676.32 4097.69 4097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 6.4e-05 512 80 275 290304 11.7465 6.70598 47.2789 241.73 307.617 307.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 6.4e-05 512 195 225 129024 26.4369 6.5407 25.181 198.184 256.578 256.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 6.4e-05 4096 270 10975 290592 49.3421 60.2975 10247 1794.71 12151.5 12151.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 3.2e-05 1024 160 475 600192 41.8238 26.9188 316.118 838.365 1223.36 1223.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 0.000128 1024 180 800 132480 11.2334 6.83946 119.613 209.052 346.866 346.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 490 3.2e-05 4096 160 1550 239616 1210.74 320.457 3476.39 9507.03 14515.4 14516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 0.001024 1024 245 525 10944 1.2191 0.684352 6.6607 25.8515 34.5158 34.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 3.2e-05 2048 350 3900 405504 249.442 76.573 3117.47 2227.27 5671.18 5671.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000128 4096 160 1800 124480 37.0783 28.3926 1155.45 838.928 2059.96 2060.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 3.2e-05 2048 280 1375 581120 85.6991 56.0435 3101.25 1676.99 4920.12 4920.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 6.4e-05 512 80 275 291840 11.79 6.71811 63.9134 241.65 324.226 324.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 6.4e-05 512 195 225 133120 27.7225 6.62314 34.8635 206.407 275.855 276.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 6.4e-05 4096 270 10975 290720 49.3437 60.2829 13952.3 1812.73 15874.8 15874.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 3.2e-05 1024 160 475 600320 41.8292 26.9328 428.746 838.685 1336.33 1336.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 0.000128 1024 180 800 133760 11.2555 6.84656 164.374 209.847 392.453 392.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 490 3.2e-05 4096 160 1550 243200 1207.29 319.996 2761.79 9498.85 13788.7 13789.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 0.001024 1024 245 525 10880 1.23078 0.688128 8.75498 26.0275 36.8034 36.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 3.2e-05 2048 350 3900 414720 249.448 76.8683 4329.84 2241.07 6897.66 6898.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000128 4096 160 1800 123520 36.8969 28.3238 805.681 835.924 1706.94 1707.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 3.2e-05 2048 280 1375 581120 85.4911 56.0003 2173.09 1677.23 3991.95 3992.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 6.4e-05 512 80 275 291840 11.7595 6.71334 45.3015 241.642 305.571 305.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 6.4e-05 512 195 225 122880 28.5365 6.62563 22.933 206.463 264.798 264.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 6.4e-05 4096 270 10975 290560 49.3105 60.2994 9708.53 1795.53 11613.8 11614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 3.2e-05 1024 160 475 600320 41.7668 26.9005 301.54 838.733 1209.07 1209.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 0.000128 1024 180 800 131840 11.2115 6.84902 113.582 208.238 340.012 340.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 490 3.2e-05 4096 160 1550 240640 1211.38 321.23 1919.01 9553.7 13006.1 13006.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 0.001024 1024 245 525 10880 1.23347 0.692896 6.34845 26.1352 34.5097 34.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 3.2e-05 2048 350 3900 409600 252.688 76.8746 2990.47 2255.07 5575.54 5575.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000128 4096 160 1800 124032 36.9801 28.3546 1403.05 836.96 2305.47 2305.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 3.2e-05 2048 280 1375 580608 85.539 55.9446 3753.25 1675.04 5569.92 5570.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 6.4e-05 512 80 275 290304 11.777 6.71517 78.0857 239.957 336.701 336.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 6.4e-05 512 195 225 135168 27.4452 6.61709 43.4558 206.256 284.015 284.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 6.4e-05 4096 270 10975 290880 49.269 60.2199 16897.4 1794.5 18801.5 18801.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 3.2e-05 1024 160 475 599808 41.811 27.001 520.49 837.716 1427.16 1427.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 0.000128 1024 180 800 132864 11.2419 6.82563 198.301 214.053 430.554 430.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 490 3.2e-05 4096 160 1550 242688 1204.37 319.138 3347.23 9478.03 14349.6 14350.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 0.001024 1024 245 525 11136 1.22675 0.687392 10.8733 26.0282 38.9162 39.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 3.2e-05 2048 350 3900 411648 247.199 76.4572 5198.39 2225.59 7748.09 7748.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000128 4096 160 1800 123648 37.0626 28.3424 940.908 838.145 1844.57 1844.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 3.2e-05 2048 280 1375 579072 85.7282 56.0037 2516.95 1674.54 4333.36 4333.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 6.4e-05 512 80 275 288768 11.7444 6.68467 52.167 239.581 310.332 310.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 6.4e-05 512 195 225 122880 26.9422 6.82592 26.7194 198.242 258.965 259.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 6.4e-05 4096 270 10975 290688 49.3083 60.229 11322.6 1793.8 13226.1 13226.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 3.2e-05 1024 160 475 599040 41.8341 26.8684 349.452 837.34 1255.63 1255.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 0.000128 1024 180 800 132096 11.2411 6.82595 132.118 208.621 358.934 359.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 490 3.2e-05 4096 160 1550 239616 1208.7 319.164 2220.66 9482.12 13231.4 13232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 0.001024 1024 245 525 10752 1.23792 0.692 7.404 26.1763 35.6086 35.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 3.2e-05 2048 350 3900 405504 246.248 75.7165 3442.74 2211.33 5976.46 5976.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000128 4096 160 1800 124000 37.2984 28.4265 1408.72 837.175 2311.74 2311.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 3.2e-05 2048 280 1375 580800 86.1071 56.3105 3764.92 1675.46 5582.94 5583.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 6.4e-05 512 80 275 291200 11.8297 6.73178 78.5698 242.219 339.51 339.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 6.4e-05 512 195 225 140800 27.0772 6.63926 45.4286 206.177 285.562 285.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 6.4e-05 4096 270 10975 290800 49.6541 60.3862 17088.7 1792.49 18991.4 18991.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 3.2e-05 1024 160 475 600000 41.9949 26.9742 520.632 838.02 1427.75 1427.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 0.000128 1024 180 800 133600 11.3212 6.85056 200.373 209.406 428.088 428.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 490 3.2e-05 4096 160 1550 243200 1208 320.126 3373.41 9474.33 14376.7 14377.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 0.001024 1024 245 525 10800 1.23904 0.690176 10.4828 26.0203 38.537 38.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 3.2e-05 2048 350 3900 409600 249.96 76.7557 5190.65 2231.64 7749.46 7749.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000128 4096 160 1800 124000 37.2102 28.4045 950.138 838.632 1854.5 1854.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 3.2e-05 2048 280 1375 579200 86.0656 56.312 2511.97 1675.41 4329.9 4330.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 6.4e-05 512 80 275 288000 11.8459 6.70195 52.0416 241.304 312.056 312.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 6.4e-05 512 195 225 128000 28.233 6.63008 27.8682 206.469 269.44 269.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 6.4e-05 4096 270 10975 290400 49.5308 60.3362 11357 1793.22 13260.2 13260.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 3.2e-05 1024 160 475 598400 42.0281 26.9396 346.194 837.97 1253.27 1253.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 0.000128 1024 180 800 132800 11.2716 6.84426 132.286 208.703 359.234 359.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 490 3.2e-05 4096 160 1550 236800 1214.02 321.271 2204.49 9528.65 13269.2 13269.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 0.001024 1024 245 525 10400 1.24874 0.690176 6.90493 26.1867 35.1313 35.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 3.2e-05 2048 350 3900 396800 254.387 76.0912 3351.86 2234.72 5917.51 5917.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000128 4096 160 1800 124096 37.061 28.3763 1360.96 837.715 2264.23 2264.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 3.2e-05 2048 280 1375 580608 85.6981 56.0569 3647.51 1676.74 5466.14 5466.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 6.4e-05 512 80 275 290304 11.8103 6.71731 75.5109 243.294 337.49 337.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 6.4e-05 512 195 225 129024 27.2158 6.56384 40.4795 202.3 276.794 276.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 6.4e-05 4096 270 10975 290752 49.323 60.2489 16404.6 1793.33 18307.7 18307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 3.2e-05 1024 160 475 600320 41.8439 26.9193 507.558 838.78 1415.24 1415.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 0.000128 1024 180 800 133504 11.2631 6.84032 194.356 209.552 422.142 422.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 490 3.2e-05 4096 160 1550 240128 1210.96 321.027 3211.07 9527.16 14271 14271.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 0.001024 1024 245 525 11200 1.22906 0.689792 10.626 26.1546 38.7988 38.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 3.2e-05 2048 350 3900 408576 253.321 77.0704 5017.06 2252.17 7600.06 7600.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000128 4096 160 1800 123648 37.016 28.3423 891.359 837.658 1794.49 1794.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 3.2e-05 2048 280 1375 578816 85.6796 55.964 2383.54 1673.31 4198.63 4198.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 6.4e-05 512 80 275 290304 11.8001 6.71533 49.6842 239.889 308.244 308.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 6.4e-05 512 195 225 114688 26.6514 6.43482 23.5476 192.607 249.479 249.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 6.4e-05 4096 270 10975 290752 49.3601 60.2761 10689.2 1793.13 12592.1 12592.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 3.2e-05 1024 160 475 598528 41.8356 26.8749 331.008 836.844 1236.69 1236.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 0.000128 1024 180 800 132608 11.2747 6.836 125.726 209.529 353.496 353.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 490 3.2e-05 4096 160 1550 236544 1218.93 322.453 2074.97 9582.99 13200.1 13200.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 0.001024 1024 245 525 10752 1.21776 0.6848 6.78669 25.6839 34.4736 34.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 3.2e-05 2048 350 3900 401408 251.68 75.7407 3216.11 2231.91 5775.88 5776.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000128 4096 160 1800 124320 37.1569 28.3998 1320.94 838.124 2224.74 2224.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 3.2e-05 2048 280 1375 579840 85.9279 56.0561 3525.79 1675.05 5342.96 5343.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 6.4e-05 512 80 275 289920 11.7868 6.71949 73.1756 240.527 332.362 332.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 6.4e-05 512 195 225 138240 27.2598 6.6335 41.8922 206.391 282.415 282.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 6.4e-05 4096 270 10975 290640 49.4957 60.3136 15833.4 1793.59 17737 17737.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 3.2e-05 1024 160 475 599040 42.0026 27.1073 488.621 837.699 1395.57 1395.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 0.000128 1024 180 800 132480 11.2807 6.84387 184.907 208.998 412.158 412.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 490 3.2e-05 4096 160 1550 238080 1214.18 321.643 3078.75 9529.25 14144.6 14145.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 0.001024 1024 245 525 11040 1.23405 0.688128 10.2685 26.0735 38.3638 38.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 3.2e-05 2048 350 3900 407040 253.668 77.0489 4822.54 2247.63 7401.33 7401.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000128 4096 160 1800 123840 36.9824 28.3779 873.557 836.723 1775.75 1775.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 3.2e-05 2048 280 1375 579840 85.7718 56.0549 2347.52 1675.76 4165.25 4165.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 6.4e-05 512 80 275 288000 11.8602 6.71306 48.9995 240.722 308.452 308.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 6.4e-05 512 195 225 122880 28.6016 6.62464 25.037 206.514 267.012 267.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 6.4e-05 4096 270 10975 290400 49.3519 60.3137 10535.6 1793.86 12439.3 12439.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 3.2e-05 1024 160 475 599040 41.8765 26.9122 326.669 850.333 1245.92 1246.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 0.000128 1024 180 800 132480 11.2596 6.83827 123.784 209.21 351.222 351.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 490 3.2e-05 4096 160 1550 238080 1222.15 321.604 2060.45 9565.28 13175.9 13176.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 0.001024 1024 245 525 10560 1.24646 0.690272 6.46819 26.2395 34.7451 34.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 3.2e-05 2048 350 3900 399360 251.682 76.3658 3155.41 2237.49 5721.39 5721.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000128 4096 160 1800 123904 36.9273 28.3505 1259.22 836.439 2161.05 2161.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 3.2e-05 2048 280 1375 580608 85.7064 56.0665 3369.21 1677.11 5188.23 5188.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 6.4e-05 512 80 275 290816 11.738 6.70736 70.3223 240.935 330.261 330.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 6.4e-05 512 195 225 131072 28.4399 6.7031 37.7217 209.183 282.293 282.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 6.4e-05 4096 270 10975 290816 49.3208 60.2416 15224.4 1815.82 17150 17150.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 3.2e-05 1024 160 475 600064 41.8284 26.887 466.828 845.48 1381.16 1381.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 0.000128 1024 180 800 133120 11.2444 6.83008 177.832 209.222 405.263 405.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 490 3.2e-05 4096 160 1550 241664 1205.7 318.991 2989.99 9484.61 14000.1 14000.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 0.001024 1024 245 525 10752 1.22061 0.680704 9.54019 25.7482 37.2924 37.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 3.2e-05 2048 350 3900 409600 251.502 76.7131 4632.13 2244.04 7204.82 7205.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000128 4096 160 1800 123904 37.0309 28.3394 897.067 836.372 1798.93 1799.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 3.2e-05 2048 280 1375 579584 85.8698 56.0177 2389.53 1675.88 4207.43 4207.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 6.4e-05 512 80 275 290816 11.752 6.70666 50.0753 240.822 309.514 309.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 6.4e-05 512 195 225 98304 29.2409 6.53885 20.5799 198.088 254.691 254.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 6.4e-05 4096 270 10975 290304 49.2375 60.164 10837 1790.74 12737.3 12737.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 3.2e-05 1024 160 475 600064 41.7825 26.8882 331.546 838.027 1238.38 1238.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 0.000128 1024 180 800 133120 11.2549 6.92224 125.95 209.193 353.449 353.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 490 3.2e-05 4096 160 1550 237568 1214.21 321.298 2096.08 9552.02 13184.4 13185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 0.001024 1024 245 525 10240 1.20134 0.668288 6.50688 25.2065 33.682 33.7753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 3.2e-05 2048 350 3900 409600 250.776 76.1797 3294.33 2242.46 5864.2 5864.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 0.000128 4096 160 1792 124544 37.138 28.3484 1730.55 838.66 2634.81 2634.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1870 3.2e-05 2048 280 1376 581120 85.8621 56.0247 2485.17 1677.55 4304.75 4304.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 6.4e-05 512 80 288 288768 11.9405 6.71539 84.3984 241.515 344.731 344.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 6.4e-05 512 195 224 147456 26.9507 6.70973 41.6708 209.122 284.697 284.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 6.4e-05 4096 270 10976 290944 49.3058 60.2059 11132.1 1793.48 13035.2 13035.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1970 3.2e-05 1024 160 480 601856 42.2015 26.9844 557.953 838.965 1466.24 1466.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 0.000128 1024 180 800 133888 11.2609 6.83728 129.038 209.894 357.165 357.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 490 3.2e-05 4096 160 1568 245760 1204.02 318.272 3633 9467.6 14623.7 14624.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 0.001024 1024 245 544 11136 1.23696 0.696768 10.7412 26.3066 39.0803 39.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 990 3.2e-05 2048 350 3904 411648 251.894 76.9508 3488.1 2249.4 6066.81 6067.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.000128 4096 160 1792 124416 37.2333 28.3693 1731.71 838.043 2635.47 2635.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1870 3.2e-05 2048 280 1376 580608 85.9255 56.0517 1656.56 1675.35 3474.03 3474.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1030 6.4e-05 512 80 288 288768 11.9721 6.7143 79.1636 244.601 342.612 342.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 6.4e-05 512 195 224 147456 26.9851 6.70858 36.1934 208.961 279.095 279.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 6.4e-05 4096 270 10976 290816 49.326 60.2229 7158.84 1791.32 9059.87 9060.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1970 3.2e-05 1024 160 480 601600 42.1492 26.8759 527.966 837.752 1434.88 1435.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 0.000128 1024 180 800 133632 11.2604 6.83315 93.3236 209.624 321.177 321.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 490 3.2e-05 4096 160 1568 245760 1205.45 318.36 3375.41 9459.61 14359.6 14360.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 740 0.001024 1024 245 544 11008 1.24339 0.700352 9.95146 26.3252 38.3248 38.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 990 3.2e-05 2048 350 3904 409600 251.83 76.7432 2283.34 2241.49 4853.87 4854.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000128 4096 160 1792 124480 37.2238 28.4021 943.973 837.933 1847.65 1847.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 3.2e-05 2048 280 1376 581120 86.1553 56.132 2530.37 1676.16 4348.95 4349.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 6.4e-05 512 80 288 288640 11.9438 6.72829 57.2683 243.481 319.581 319.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 6.4e-05 512 195 224 148480 27.0224 6.73264 43.5221 209.629 287.151 287.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 6.4e-05 4096 270 10976 290880 49.5446 60.3054 11399.7 1791.88 13301.6 13301.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 3.2e-05 1024 160 480 601920 41.9665 26.954 351.334 838.215 1258.61 1258.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 0.000128 1024 180 800 134080 11.3086 6.84144 133.11 209.603 360.999 361.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 490 3.2e-05 4096 160 1568 245760 1206.5 318.995 3657.33 9459.13 14642.7 14643.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 0.001024 1024 245 544 11040 1.23638 0.692544 7.35968 26.1635 35.5505 35.6459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 990 3.2e-05 2048 350 3904 412160 251.862 77.4177 3508.12 2245.53 6083.37 6083.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000128 4096 160 1792 124480 37.2285 28.4057 1775.35 838.931 2680.03 2680.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1870 3.2e-05 2048 280 1376 580480 85.9273 56.0575 1636.42 1676.98 3455.52 3455.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 6.4e-05 512 80 288 288000 11.9453 6.89642 39.13 243.31 301.434 301.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 6.4e-05 512 195 224 143360 26.7972 6.62522 36.7808 206.414 276.855 277.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 6.4e-05 4096 270 10976 290720 49.3931 60.2657 7356.95 1793.79 9260.55 9260.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1970 3.2e-05 1024 160 480 601600 42.168 26.926 546.488 838.667 1454.38 1454.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 0.000128 1024 180 800 133760 11.2641 6.84237 85.6654 209.888 313.787 313.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 490 3.2e-05 4096 160 1568 245760 1204.72 318.653 3258.58 9462.97 14245.7 14246.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 0.001024 1024 245 544 10880 1.22698 0.687264 4.73245 26.0243 32.7715 32.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 990 3.2e-05 2048 350 3904 409600 253.84 77.2624 2347.72 2254.8 4934.06 4934.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000128 4096 160 1792 124416 37.0482 28.3697 1017.68 837.631 1920.84 1920.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 3.2e-05 2048 280 1376 580992 85.7828 56.0415 2746.92 1675.7 4564.58 4564.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 6.4e-05 512 80 288 288000 11.9013 6.71952 62.7462 241.605 323.13 323.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 6.4e-05 512 195 224 141312 26.9526 6.61914 32.4271 206.193 272.429 272.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 6.4e-05 4096 270 10976 290880 49.3275 60.2731 12332.4 1791.62 14233.8 14233.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 3.2e-05 1024 160 480 601728 41.8188 26.9228 376.195 838.08 1283.15 1283.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 0.000128 1024 180 800 133632 11.2533 6.84237 142.394 209.271 369.894 370.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 490 3.2e-05 4096 160 1568 244224 1205.57 318.772 4015.12 9451.42 14991.6 14992.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 0.001024 1024 245 544 11136 1.23482 0.694272 8.02803 26.2167 36.2741 36.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 3.2e-05 2048 350 3904 411648 250.66 76.88 3792.12 2241.49 6361.59 6361.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000128 4096 160 1792 124032 37.006 28.3461 649.087 837.65 1552.2 1552.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 3.2e-05 2048 280 1376 580608 85.5993 56.0943 1752.81 1676.39 3571.03 3571.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 6.4e-05 512 80 288 287232 11.9151 6.71136 42.6931 242.63 304.108 304.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 6.4e-05 512 195 224 135168 27.462 6.61779 38.062 206.507 278.891 279.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 6.4e-05 4096 270 10976 290880 49.2684 60.2119 7832.19 1794.55 9736.37 9736.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 3.2e-05 1024 160 480 601344 41.7403 26.88 243.215 840.196 1152.17 1152.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 0.000128 1024 180 800 133632 11.2453 6.82803 92.3625 209.531 320.092 320.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 490 3.2e-05 4096 160 1568 242688 1205.29 319.137 3625.54 9520.24 14671 14671.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 0.001024 1024 245 544 10752 1.23373 0.690176 5.07334 26.0467 33.1437 33.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 990 3.2e-05 2048 350 3904 405504 252.28 76.8015 2388.27 2243.99 4961.78 4962.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000128 4096 160 1792 124544 37.1687 28.4058 1005.63 838.433 1909.75 1909.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 3.2e-05 2048 280 1376 580608 86.1328 56.1238 2692.04 1676.23 4510.66 4510.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 6.4e-05 512 80 288 287616 11.9461 6.73168 58.5133 242.659 320.005 320.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 6.4e-05 512 195 224 143360 26.9418 6.64576 32.3238 207.034 273.18 273.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 6.4e-05 4096 270 10976 290864 49.5077 60.3122 12049.2 1805.44 13964.6 13964.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 3.2e-05 1024 160 480 601216 41.9508 26.9496 373.024 851.895 1293.95 1294.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 0.000128 1024 180 800 133504 11.2925 6.84678 140.716 210.239 369.221 369.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 490 3.2e-05 4096 160 1568 243712 1208.63 319.378 3682.43 9493.72 14704.9 14705.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 0.001024 1024 245 544 10976 1.23494 0.690176 7.86954 26.0729 35.9682 36.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 3.2e-05 2048 350 3904 412160 250.952 76.8664 3718.13 2255.35 6301.74 6302.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000128 4096 160 1792 124096 37.0574 28.3775 651.584 836.922 1554.05 1554.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 3.2e-05 2048 280 1376 580608 85.7715 56.0945 1732.33 1675.16 3549.49 3549.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 6.4e-05 512 80 288 286720 11.9416 6.72605 41.2802 240.29 300.397 300.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 6.4e-05 512 195 224 129024 27.2344 6.56797 19.2016 202.2 255.441 255.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 6.4e-05 4096 270 10976 290752 49.3411 60.2724 7742.85 1792.43 9645.05 9645.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 3.2e-05 1024 160 480 601216 41.8224 26.9202 242.474 837.668 1149.02 1149.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 0.000128 1024 180 800 133504 11.2582 6.83366 90.5461 209.352 318.124 318.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 490 3.2e-05 4096 160 1568 243712 1206.2 319.097 3282.6 9470.51 14279.2 14279.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 0.001024 1024 245 544 10752 1.23664 0.688128 5.13258 26.1306 33.2841 33.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 3.2e-05 2048 350 3904 408576 253.305 77.1606 2368.94 2250.03 4949.89 4950.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000128 4096 160 1792 124320 37.1174 28.3949 540.217 837.945 1443.78 1443.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 3.2e-05 2048 280 1376 579264 85.938 56.1219 1417.77 1674.29 3234.26 3234.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 6.4e-05 512 80 288 287616 11.9524 6.73382 35.6642 239.996 294.499 294.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 6.4e-05 512 195 224 129024 27.3163 7.36666 33.2999 202.378 270.601 270.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 6.4e-05 4096 270 10976 290640 49.4679 60.3131 6368.05 1793.08 8271.06 8271.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 3.2e-05 1024 160 480 599424 41.923 26.9181 200.494 837.326 1106.79 1106.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 0.000128 1024 180 800 133056 11.3167 6.84067 74.3203 209.597 302.199 302.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 490 3.2e-05 4096 160 1568 241920 1211.73 320.556 3184.64 9526.27 14244 14244.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 0.001024 1024 245 544 10080 1.23392 0.676256 4.0735 25.6277 31.7078 31.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 990 3.2e-05 2048 350 3904 408576 253.539 77.2079 1942.28 2252.55 4526 4526.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000128 4096 160 1792 124416 37.036 28.3709 1027.18 837.865 1930.57 1930.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 3.2e-05 2048 280 1376 580608 85.7979 56.0067 2705.99 1675.01 4522.93 4523.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 6.4e-05 512 80 288 288768 11.8855 6.71539 60.0752 241.827 320.662 320.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 6.4e-05 512 195 224 147456 26.9069 6.70518 33.2736 208.907 276.034 276.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 6.4e-05 4096 270 10976 290816 49.3429 60.224 11770.9 1791.17 13671.8 13672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 3.2e-05 1024 160 480 601600 41.7944 26.8859 381.764 837.767 1288.35 1288.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 0.000128 1024 180 800 133632 11.2618 6.83066 142.305 209.584 370.113 370.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 490 3.2e-05 4096 160 1568 245760 1202.39 318.367 2490.16 9450.46 13462.1 13462.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 0.001024 1024 245 544 11008 1.24346 0.696896 8.06816 26.3154 36.4248 36.5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 3.2e-05 2048 350 3904 409600 251.618 76.8636 3676.86 2241.08 6246.87 6247.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000128 4096 160 1792 123904 36.9459 28.3496 697.12 836.328 1598.86 1598.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 3.2e-05 2048 280 1376 580608 85.7722 56.0313 1789.58 1676.93 3608.45 3608.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 6.4e-05 512 80 288 286720 11.8941 6.70618 40.8664 240.374 300.001 300.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 6.4e-05 512 195 224 147456 26.96 6.70749 22.5302 209.164 265.6 265.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 6.4e-05 4096 270 10976 290816 49.3426 60.2648 7590.5 1793.71 9493.97 9494.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 3.2e-05 1024 160 480 601088 41.7464 26.8849 258.886 838.542 1166.19 1166.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 0.000128 1024 180 800 133120 11.2311 6.83418 94.8712 209.204 322.266 322.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 490 3.2e-05 4096 160 1568 241664 1207.56 318.971 3110.32 9532.99 14170.6 14171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 0.001024 1024 245 544 10240 1.23312 0.682432 5.28957 25.7419 33.0474 33.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 3.2e-05 2048 350 3904 409600 251.568 76.8649 2412.64 2258.06 4999.58 4999.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000128 4096 160 1792 123648 37.0456 28.3386 575.854 837.354 1478.71 1478.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 3.2e-05 2048 280 1376 579072 85.7087 56.0938 1480.7 1672.96 3295.6 3295.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 6.4e-05 512 80 288 285696 11.878 7.00211 37.0509 239.876 295.971 296.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 6.4e-05 512 195 224 122880 26.9543 6.53328 16.0143 198.047 247.784 247.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 6.4e-05 4096 270 10976 290688 49.2987 60.2131 6303.24 1792 8204.91 8205.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 3.2e-05 1024 160 480 600576 41.7772 26.8646 215.371 836.547 1120.69 1120.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 0.000128 1024 180 800 132096 11.2433 6.82083 78.6819 208.42 305.294 305.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 490 3.2e-05 4096 160 1568 239616 1209.86 319.114 2967.59 9469.62 13966.9 13967.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 0.001024 1024 245 544 10752 1.24106 0.691424 4.49706 26.1554 32.6848 32.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 3.2e-05 2048 350 3904 393216 255.977 76.7633 1924.31 2242.53 4500.02 4500.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000128 4096 160 1792 124416 37.1098 28.3982 1443.1 837.654 2346.38 2346.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 3.2e-05 2048 280 1376 580608 85.9082 56.1947 3870.92 1674.5 5687.66 5687.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 6.4e-05 512 80 288 288000 11.9373 6.72918 84.2781 241.197 344.301 344.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 6.4e-05 512 195 224 138240 26.8704 6.58061 45.0844 204.127 282.9 283.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 6.4e-05 4096 270 10976 290880 49.4743 60.2842 17284.5 1791.04 19185.5 19185.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 3.2e-05 1024 160 480 601344 41.9253 26.9434 533.052 837.409 1439.46 1439.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 0.000128 1024 180 800 133632 11.2835 6.84442 202.432 209.525 430.209 430.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 490 3.2e-05 4096 160 1568 244224 1207.46 319.55 3488.34 9467 14483.1 14483.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 0.001024 1024 245 544 10944 1.23722 0.69632 11.4429 26.1167 39.5913 39.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 3.2e-05 2048 350 3904 410112 250.7 76.8973 5317.66 2237.09 7882.79 7883.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000128 4096 160 1792 124416 37.0633 28.3953 918.569 838.747 1822.89 1822.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 3.2e-05 2048 280 1376 580608 85.6944 56.0943 2455.8 1676.13 4273.86 4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 6.4e-05 512 80 288 285696 11.9262 8.45139 54.827 240.646 316.012 316.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 6.4e-05 512 195 224 129024 26.4518 6.54291 27.9101 198.174 259.318 259.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 6.4e-05 4096 270 10976 290592 49.3557 60.3015 11200.4 1793.42 13103.6 13103.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 3.2e-05 1024 160 480 601344 41.7729 26.9455 341.667 838.139 1248.65 1248.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 0.000128 1024 180 800 132480 11.2465 6.83597 128.56 209.03 355.798 355.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 490 3.2e-05 4096 160 1568 239616 1209.66 320.396 2199.62 9523.75 13255.8 13256.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 0.001024 1024 245 544 10368 1.23258 0.683424 7.22848 25.847 35.0938 35.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 3.2e-05 2048 350 3904 405504 249.488 76.5894 3376.46 2227.01 5929.98 5930.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000128 4096 160 1792 123552 37.1375 28.3886 747.975 835.247 1648.86 1648.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 3.2e-05 2048 280 1376 578880 86.0858 56.0565 2022.26 1673.16 3837.69 3837.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 6.4e-05 512 80 288 286848 11.9059 6.71795 45.6469 240.385 304.818 304.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 6.4e-05 512 195 224 138240 26.9209 6.58262 24.8488 204.193 262.783 262.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 6.4e-05 4096 270 10976 290304 49.4804 60.3018 9156.84 1790.95 11057.7 11057.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 3.2e-05 1024 160 480 599616 41.9598 26.9374 283.133 836.647 1188.81 1188.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 0.000128 1024 180 800 133056 11.284 6.84042 107.548 208.933 334.731 334.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 490 3.2e-05 4096 160 1568 241920 1209.15 319.471 4506.58 9469.9 15505.9 15506.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 0.001024 1024 245 544 10368 1.24038 0.684032 5.92454 25.9234 33.8724 33.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 3.2e-05 2048 350 3904 400896 258.126 77.8254 2754.85 2262.39 5353.63 5353.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000128 4096 160 1792 124480 37.0676 28.3902 1346.7 838.143 2250.42 2250.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 3.2e-05 2048 280 1376 580480 85.7371 56.0558 3614.27 1675.44 5431.64 5431.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 6.4e-05 512 80 288 288000 11.9397 6.72573 79.6988 240.333 338.855 338.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 6.4e-05 512 195 224 143360 26.7462 6.62736 44.2058 206.218 284.044 284.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 6.4e-05 4096 270 10976 290720 49.3169 60.2644 16285.9 1794.43 18190.1 18190.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 3.2e-05 1024 160 480 601600 41.7865 26.9192 500.212 837.993 1407.05 1407.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 0.000128 1024 180 800 133760 11.253 6.84442 189.815 209.652 417.694 417.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 490 3.2e-05 4096 160 1568 245760 1202.14 318.615 3297.5 9448.71 14267.7 14268.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 0.001024 1024 245 544 10880 1.22896 0.688 10.4856 26.0021 38.5032 38.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 3.2e-05 2048 350 3904 409600 253.426 77.3426 4970.45 2252.51 7554.17 7554.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000128 4096 160 1792 123520 36.9197 28.3238 907.406 835.928 1808.69 1808.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 3.2e-05 2048 280 1376 579840 85.7068 55.9657 2419.52 1677.24 4238.56 4238.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 6.4e-05 512 80 288 286720 11.9627 6.71427 53.0123 242.693 314.535 314.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 6.4e-05 512 195 224 143360 26.7186 6.62109 29.767 206.464 269.812 269.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 6.4e-05 4096 270 10976 290560 49.2995 60.2923 10942.4 1795.76 12847.9 12848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 3.2e-05 1024 160 480 601600 41.6845 26.8759 332.801 838.779 1240.27 1240.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 0.000128 1024 180 800 131840 11.2057 6.82394 125.271 208.237 351.664 351.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 490 3.2e-05 4096 160 1568 245760 1201.7 318.541 2221.5 9464.5 13207 13207.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 0.001024 1024 245 544 10880 1.23533 0.691168 7.23613 26.1325 35.395 35.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 3.2e-05 2048 350 3904 409600 252.672 76.8475 3328.87 2255.18 5914 5914.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000128 4096 160 1792 123840 36.9884 28.3723 761.473 836.29 1663.24 1663.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 3.2e-05 2048 280 1376 579840 85.7443 56.1128 2029.43 1675.62 3847.05 3847.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 6.4e-05 512 80 288 284160 11.9922 6.71069 44.573 240.706 304.139 304.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 6.4e-05 512 195 224 122880 28.5974 6.62733 21.6748 206.498 263.635 263.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 6.4e-05 4096 270 10976 290400 49.3512 60.3002 9221.21 1793.58 11124.6 11124.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 3.2e-05 1024 160 480 600960 41.7996 26.9292 280.624 837.872 1187.36 1187.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 0.000128 1024 180 800 132480 11.2705 6.84237 106.061 209.185 333.488 333.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 490 3.2e-05 4096 160 1568 238080 1214.66 321.601 4114.4 9533.76 15185.2 15185.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 0.001024 1024 245 544 10560 1.24954 0.693632 5.75315 26.2382 34.0348 34.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 3.2e-05 2048 350 3904 399360 251.717 76.4222 2731.21 2227.85 5287.61 5287.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000128 4096 160 1792 124032 36.9855 28.3572 1268.57 837.647 2171.67 2171.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 3.2e-05 2048 280 1376 580608 85.5192 56.0465 3429.59 1676.35 5247.64 5247.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 6.4e-05 512 80 288 287232 11.9153 6.71037 75.096 241.185 335.054 335.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 6.4e-05 512 195 224 135168 27.4398 6.61731 39.3261 206.414 280.04 280.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 6.4e-05 4096 270 10976 290880 49.2809 60.2301 15371.9 1795.31 17276.9 17277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 3.2e-05 1024 160 480 601344 41.7563 26.8739 476.432 838.459 1383.65 1383.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 0.000128 1024 180 800 133632 11.231 6.82662 180.838 209.525 408.549 408.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 490 3.2e-05 4096 160 1568 242688 1204.33 319.164 3071.07 9485.36 14080.7 14081.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 0.001024 1024 245 544 10752 1.23117 0.687136 9.76602 26.0466 37.8268 37.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 3.2e-05 2048 350 3904 405504 252.302 76.804 4674.06 2244.1 7247.68 7248.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000128 4096 160 1792 123648 37.0659 28.3399 823.662 837.181 1726.36 1726.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 3.2e-05 2048 280 1376 579072 85.7071 55.9616 2221.19 1672.61 4035.6 4035.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 6.4e-05 512 80 288 285696 11.8673 6.68422 49.2323 238.762 306.701 306.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 6.4e-05 512 195 224 122880 26.9518 6.53235 23.9106 198.002 255.629 255.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 6.4e-05 4096 270 10976 290688 49.3036 60.224 9956.01 1791.76 11857.5 11857.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 3.2e-05 1024 160 480 600576 41.7567 26.9312 310.846 836.45 1216.11 1216.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 0.000128 1024 180 800 132096 11.2376 6.82595 116.637 208.386 343.218 343.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 490 3.2e-05 4096 160 1568 239616 1208.69 319.118 1980.17 9471.8 12980.5 12981.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 0.001024 1024 245 544 10752 1.24195 0.69264 6.35232 26.1442 34.5338 34.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 3.2e-05 2048 350 3904 393216 255.93 76.6372 2954.77 2241.71 5529.47 5529.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000128 4096 160 1792 123264 36.9844 28.336 715.982 836.596 1618.01 1618.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 3.2e-05 2048 280 1376 580608 85.6096 55.978 1933.63 1676.86 3752.21 3752.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 6.4e-05 512 80 288 281088 11.9266 6.64774 41.8206 239.344 299.895 300.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 6.4e-05 512 195 224 110592 28.1135 6.53715 18.8492 198.303 252.043 252.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 6.4e-05 4096 270 10976 290304 49.3923 60.3401 8618.49 1796.93 10525.3 10525.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 3.2e-05 1024 160 480 601344 41.6956 26.8759 268.279 838.704 1175.69 1175.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 0.000128 1024 180 800 131328 11.1765 6.81565 100.243 207.728 326.092 326.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 490 3.2e-05 4096 160 1568 230400 1218.15 323.35 1661.04 9562.18 12765.5 12766.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 0.001024 1024 245 544 9216 1.22227 0.67024 4.90685 25.2744 32.1726 32.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 3.2e-05 2048 350 3904 387072 255.136 76.5232 2511.14 2228.27 5071.49 5071.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000128 4096 160 1792 124400 37.257 28.4321 1256.28 838.083 2160.17 2160.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 3.2e-05 2048 280 1376 580800 86.0893 56.1459 3365.33 1677.31 5185.01 5185.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 6.4e-05 512 80 288 288000 11.946 6.7297 74.0975 243.503 336.432 336.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 6.4e-05 512 195 224 140800 27.0683 6.6345 40.3611 206.401 280.704 280.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 6.4e-05 4096 270 10976 290800 49.6502 60.3754 15123.9 1794.34 17028.4 17028.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 3.2e-05 1024 160 480 601600 41.9233 26.968 466.067 844.173 1379.26 1379.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 0.000128 1024 180 800 133600 11.3224 6.84442 177.105 209.639 405.04 405.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 490 3.2e-05 4096 160 1568 243200 1207.93 320.106 3024.73 9489.01 14042.5 14043.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 0.001024 1024 245 544 10800 1.23734 0.689408 9.83533 26.0485 37.9094 38.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 3.2e-05 2048 350 3904 409600 249.924 76.602 4619.61 2234.03 7180.59 7180.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000128 4096 160 1792 124000 37.2018 28.4127 879.603 837.913 1783.25 1783.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 3.2e-05 2048 280 1376 579200 86.0978 56.0712 2354.3 1674 4170.61 4170.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 6.4e-05 512 80 288 284800 11.9753 6.70525 51.6224 241.132 311.591 311.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 6.4e-05 512 195 224 128000 28.2343 6.63066 26.135 206.295 267.539 267.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 6.4e-05 4096 270 10976 290400 49.5228 60.3306 10684.7 1791.7 12586.4 12586.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 3.2e-05 1024 160 480 600000 41.9169 26.9353 325.857 839.458 1234.3 1234.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 0.000128 1024 180 800 132800 11.2789 6.8383 123.297 208.529 350.072 350.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 490 3.2e-05 4096 160 1568 236800 1213.94 321.242 2074.74 9520.16 13130.9 13131.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 0.001024 1024 245 544 10400 1.25056 0.695264 6.60141 26.1611 34.8064 34.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 3.2e-05 2048 350 3904 396800 254.375 76.151 3152.1 2232.55 5715.62 5715.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000128 4096 160 1792 122400 37.1565 28.3709 717.399 832.04 1615.08 1615.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 3.2e-05 2048 280 1376 578400 86.3065 56.105 1942.49 1674.32 3759.36 3759.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 6.4e-05 512 80 288 288000 11.9806 6.73706 43.6087 241.265 303.746 303.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 6.4e-05 512 195 224 115200 29.3851 6.63459 19.9536 206.36 262.575 262.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 6.4e-05 4096 270 10976 290400 49.6172 60.3766 8797.04 1792.72 10699.9 10700.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 3.2e-05 1024 160 480 600000 42.0217 26.964 271.837 839.352 1180.31 1180.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 0.000128 1024 180 800 129600 11.2584 6.84464 100.269 206.522 325.021 325.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 490 3.2e-05 4096 160 1568 240000 1216.39 323.317 1756.86 9543.85 12841.2 12841.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 0.001024 1024 245 544 10800 1.25114 0.696384 6.19462 26.2956 34.5414 34.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 3.2e-05 2048 350 3904 403200 249.408 75.1578 2652.25 2216.21 5193.46 5193.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000128 4096 160 1792 124096 37.0481 28.3684 1220.42 837.573 2123.52 2123.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 3.2e-05 2048 280 1376 580608 85.7488 56.2936 3294.24 1676.42 5112.84 5112.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 6.4e-05 512 80 288 286720 11.9644 6.72374 72.0115 241.142 331.994 332.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 6.4e-05 512 195 224 129024 27.2404 6.56499 36.072 202.271 272.386 272.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 6.4e-05 4096 270 10976 290752 49.3256 60.246 14888.5 1811.66 16809.9 16810.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 3.2e-05 1024 160 480 601216 41.7887 26.923 454.745 838.643 1362.23 1362.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 0.000128 1024 180 800 133504 11.2601 6.83504 172.302 209.509 400.037 400.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 490 3.2e-05 4096 160 1568 243712 1204.6 319.061 2979.58 9467.64 13971.7 13972.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 0.001024 1024 245 544 10752 1.23642 0.691552 9.60522 26.1489 37.7831 37.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 3.2e-05 2048 350 3904 408576 253.283 76.9827 4533.56 2251.73 7115.99 7116.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000128 4096 160 1792 123648 37.0242 28.3464 850.201 837.646 1753.33 1753.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 3.2e-05 2048 280 1376 578816 85.6649 55.9358 2292.97 1673.6 4108.31 4108.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 6.4e-05 512 80 288 286720 11.9464 6.71558 50.6618 241.998 311.481 311.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 6.4e-05 512 195 224 114688 26.646 6.43123 22.8162 192.608 248.744 248.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 6.4e-05 4096 270 10976 290752 49.3525 60.2921 10364.3 1793.06 12267.1 12267.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 3.2e-05 1024 160 480 600320 41.7491 26.8712 318.451 836.852 1224.05 1224.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 0.000128 1024 180 800 132608 11.2712 6.83043 120.239 209.525 348 348.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 490 3.2e-05 4096 160 1568 243712 1202.81 318.699 2089.38 9475.71 13087.3 13087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 0.001024 1024 245 544 9856 1.23638 0.683072 6.0201 25.684 33.7209 33.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 3.2e-05 2048 350 3904 401408 251.694 75.516 3113.02 2231.63 5672.3 5672.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000128 4096 160 1792 123648 37.1124 28.3933 700.276 838.273 1604.17 1604.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 3.2e-05 2048 280 1376 577920 86.1191 56.0824 1877.06 1673.63 3693.03 3693.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 6.4e-05 512 80 288 284928 12.0323 6.72115 41.7294 241.055 301.694 301.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 6.4e-05 512 195 224 129024 27.2755 6.56659 21.6617 202.362 258.111 258.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 6.4e-05 4096 270 10976 290304 49.3481 60.28 8474.43 1792.68 10376.9 10377.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 3.2e-05 1024 160 480 599424 41.8387 27.0476 261.755 839.973 1170.75 1170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 0.000128 1024 180 800 131712 11.3455 6.84016 98.6972 209.69 326.702 326.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 490 3.2e-05 4096 160 1568 236544 1229.97 325.339 1666.02 9639.57 12866.8 12867.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 0.001024 1024 245 544 9408 1.25334 0.685824 5.14352 25.835 33.0204 33.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 3.2e-05 2048 350 3904 408576 253.139 76.9321 2592.97 2275.63 5205.23 5205.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000128 4096 160 1792 124320 37.1374 28.4099 1209.98 837.574 2113.22 2113.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1870 3.2e-05 2048 280 1376 579840 85.9382 56.0787 3219.58 1673.97 5035.71 5035.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 6.4e-05 512 80 288 286080 11.9429 6.71728 70.1877 241.447 330.45 330.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 6.4e-05 512 195 224 138240 27.2437 6.63142 37.9979 206.262 278.374 278.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 6.4e-05 4096 270 10976 290640 49.4899 60.3182 14663.7 1808.08 16581.8 16581.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 3.2e-05 1024 160 480 600960 41.9185 26.9424 441.687 855.007 1365.69 1365.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 0.000128 1024 180 800 133440 11.2546 6.8448 169.397 208.869 396.495 396.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 490 3.2e-05 4096 160 1568 241920 1208.79 319.396 2913.57 9465.8 13910.9 13911.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 0.001024 1024 245 544 10560 1.24125 0.68816 9.18419 26.0617 37.2711 37.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 3.2e-05 2048 350 3904 407040 253.69 76.9824 4432.93 2264.36 7028.4 7028.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000128 4096 160 1792 123840 36.94 28.3646 855.935 836.365 1757.72 1757.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 3.2e-05 2048 280 1376 579840 85.7638 56.084 2301.47 1675.71 4119.16 4119.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 6.4e-05 512 80 288 284160 11.9943 6.70982 50.2219 241.782 310.871 310.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 6.4e-05 512 195 224 122880 28.6044 6.62778 24.3896 206.518 266.375 266.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 6.4e-05 4096 270 10976 290400 49.3588 60.3183 10292.5 1793.84 12196.2 12196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 3.2e-05 1024 160 480 600960 41.7832 26.908 319.705 837.945 1226.48 1226.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 0.000128 1024 180 800 132480 11.2536 6.84944 120.47 209.204 347.911 348.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 490 3.2e-05 4096 160 1568 238080 1214.14 321.61 2031.49 9550.79 13118.8 13119.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 0.001024 1024 245 544 10560 1.2497 0.6912 6.52422 26.2407 34.8021 34.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 3.2e-05 2048 350 3904 399360 251.666 76.3453 3086.98 2228.04 5643.46 5643.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000128 4096 160 1792 123840 37.1659 28.4192 711.991 836.171 1613.86 1613.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1870 3.2e-05 2048 280 1376 576000 86.1908 55.9689 1894.92 1669.27 3706.49 3706.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 6.4e-05 512 80 288 282240 12.1184 6.7249 41.7369 240.171 300.907 301.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 6.4e-05 512 195 224 92160 27.4579 6.06157 15.9974 185.867 235.623 235.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 6.4e-05 4096 270 10976 290160 49.4731 60.3092 8653.07 1792.87 10555.9 10556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 3.2e-05 1024 160 480 599040 41.8708 26.8817 264.995 834.691 1168.57 1168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 0.000128 1024 180 800 132480 11.3021 6.8431 100.377 209.159 327.81 327.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 490 3.2e-05 4096 160 1568 241920 1207.67 320.426 1734.92 9497.47 12767 12767.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 0.001024 1024 245 544 10080 1.23994 0.68176 5.52634 25.7322 33.2818 33.3722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 3.2e-05 2048 350 3904 391680 264.159 77.6485 2522.85 2288.48 5153.57 5153.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000128 4096 160 1792 123904 36.9552 28.3295 1202.16 836.251 2103.81 2103.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 3.2e-05 2048 280 1376 580608 85.6947 56.2718 3240.48 1676.76 5059.33 5059.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 6.4e-05 512 80 288 286720 11.9034 6.70288 70.6749 239.853 329.292 329.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 6.4e-05 512 195 224 147456 26.9243 6.70566 40.3897 209.141 283.401 283.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 6.4e-05 4096 270 10976 290816 49.3311 60.2342 14533.1 1793.5 16436.4 16436.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 3.2e-05 1024 160 480 601088 41.7545 26.8766 448.973 845.372 1363.11 1363.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 0.000128 1024 180 800 133120 11.2282 6.82675 170.303 209.179 397.668 397.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 490 3.2e-05 4096 160 1568 241664 1205.47 318.98 2899.5 9483.24 13907.9 13908.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 0.001024 1024 245 544 10240 1.22986 0.682144 9.1351 25.741 36.8866 36.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 3.2e-05 2048 350 3904 409600 251.481 76.6036 4457.78 2243.53 7029.83 7030.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000128 4096 160 1792 123904 37.034 28.3436 814.157 836.302 1715.95 1716.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 3.2e-05 2048 280 1376 579584 85.8843 55.9875 2193.73 1675.82 4011.55 4011.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 6.4e-05 512 80 288 286720 11.9072 6.71334 48.5735 241.877 309.231 309.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 6.4e-05 512 195 224 131072 26.2487 9.14218 24.8562 198.088 258.575 258.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 6.4e-05 4096 270 10976 290304 49.2532 60.1731 9829.9 1793.57 11733 11733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 3.2e-05 1024 160 480 600064 41.7838 26.9184 304.665 838.131 1211.64 1211.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 0.000128 1024 180 800 133120 11.247 6.82803 115.574 209.191 342.97 343.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 490 3.2e-05 4096 160 1568 237568 1214.35 321.243 1933.94 9551.27 13021.6 13022.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 0.001024 1024 245 544 9216 1.22054 0.667648 5.75875 25.2089 32.9577 33.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 3.2e-05 2048 350 3904 409600 250.835 76.1673 3025.02 2242.44 5594.91 5595.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000128 4096 160 1792 122880 37.0216 28.33 740.705 834.521 1640.69 1640.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 3.2e-05 2048 280 1376 577536 86.1058 55.9944 1981.64 1673.75 3797.62 3797.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 6.4e-05 512 80 288 282624 11.7578 6.62253 43.4181 238.031 299.985 300.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 6.4e-05 512 195 224 98304 29.3 6.53302 17.5187 198.207 251.8 251.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 6.4e-05 4096 270 10976 290304 49.3553 60.2593 9022.95 1796.54 10929.3 10929.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 3.2e-05 1024 160 480 599040 41.8584 26.874 274.755 836.951 1180.58 1180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 0.000128 1024 180 800 129024 11.2106 6.8089 101.655 206.655 326.457 326.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 490 3.2e-05 4096 160 1568 233472 1206.41 317.901 1750.67 9446.31 12722.1 12722.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 0.001024 1024 245 544 9216 1.23165 0.6728 5.23392 25.3812 32.6153 32.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 3.2e-05 2048 350 3904 393216 256.125 76.6812 2639.34 2243.58 5216.16 5216.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 0.000128 4096 160 1800 124800 37.0731 28.359 1797 837.882 2700.44 2700.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1870 3.2e-05 2048 280 1400 580096 85.8853 56.0403 2542.96 1676.46 4361.49 4361.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 6.4e-05 512 80 280 286720 11.9619 6.71792 56.1482 241.205 316.189 316.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 6.4e-05 512 195 240 126976 28.7941 6.70906 37.8198 208.932 282.504 282.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 6.4e-05 4096 270 11000 290880 49.4084 60.2424 11338.3 1792.27 13240.4 13240.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1970 3.2e-05 1024 160 480 601600 42.0764 26.886 570.867 838.221 1478.19 1478.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 0.000128 1024 180 800 134144 11.2408 6.83354 131.249 209.586 359.038 359.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 490 3.2e-05 4096 160 1560 246784 1201.77 317.598 3797.95 9436.08 14754.2 14754.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 0.001024 1024 245 520 11008 1.23926 0.69632 7.07773 26.2817 35.3959 35.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 990 3.2e-05 2048 350 3920 405504 256.144 77.5889 3520.54 2263.37 6118.08 6118.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.000128 4096 160 1800 124672 37.1648 28.3636 1799.22 838.177 2703.04 2703.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1870 3.2e-05 2048 280 1400 579584 86.0499 55.9698 1702.24 1675.63 3520.02 3520.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1030 6.4e-05 512 80 280 286720 12.0402 6.71968 78.5014 240.976 338.394 338.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 6.4e-05 512 195 240 122880 29.196 6.7073 32.5201 208.993 277.66 277.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 6.4e-05 4096 270 11000 290688 49.3962 60.2947 7303.17 1792.31 9205.33 9205.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1970 3.2e-05 1024 160 480 601088 42.1207 26.8822 537.445 837.903 1444.48 1444.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 0.000128 1024 180 800 134144 11.2591 6.83622 95.2291 209.67 323.124 323.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 490 3.2e-05 4096 160 1560 245760 1205.07 318.404 3502.64 9463.24 14490.1 14490.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 740 0.001024 1024 245 520 11008 1.24141 0.696704 9.72858 26.3282 38.0981 38.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 990 3.2e-05 2048 350 3920 401408 257.773 77.7363 2301.76 2263.88 4901.6 4901.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000128 4096 160 1800 124800 37.1187 28.4266 1075.88 838.681 1980.22 1980.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 3.2e-05 2048 280 1400 580160 86.1449 56.1239 2895.52 1677.66 4715.59 4715.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 6.4e-05 512 80 280 286720 12.0123 9.51318 63.8082 240.937 326.43 326.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 6.4e-05 512 195 240 128000 28.9111 6.72771 44.101 209.812 289.797 289.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 6.4e-05 4096 270 11000 290800 49.5867 60.3821 12991.4 1793.85 14895.4 14895.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 3.2e-05 1024 160 480 601600 41.9436 26.9565 396.57 839.096 1304.7 1304.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 0.000128 1024 180 800 134080 11.3073 6.84032 151.116 209.799 379.206 379.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 490 3.2e-05 4096 160 1560 247040 1201.99 318.288 4102.13 9436.1 15059.3 15060
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 0.001024 1024 245 520 10880 1.24195 0.694272 7.88445 26.1854 36.1043 36.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 990 3.2e-05 2048 350 3920 404480 257.358 78.0457 3926.98 2268.13 6530.96 6531.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000128 4096 160 1800 124800 37.087 28.3916 1804.41 838.049 2708.05 2708.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1870 3.2e-05 2048 280 1400 579840 85.9098 56.1471 1833.18 1675.25 3650.63 3650.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 6.4e-05 512 80 280 286720 11.985 6.72333 42.8053 240.817 302.489 302.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 6.4e-05 512 195 240 122880 28.6224 6.62502 36.6428 206.19 278.325 278.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 6.4e-05 4096 270 11000 290720 49.3933 60.303 8202.95 1791.87 10104.7 10104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1970 3.2e-05 1024 160 480 600960 41.8019 26.9476 269.382 837.709 1175.98 1176.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 0.000128 1024 180 800 133760 11.2739 6.84131 95.9103 209.632 323.792 323.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 490 3.2e-05 4096 160 1560 245760 1203.29 318.644 3680.97 9452.88 14656.6 14657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 0.001024 1024 245 520 10560 1.23789 0.69056 5.09216 26.0005 33.123 33.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 990 3.2e-05 2048 350 3920 404480 257.139 77.9967 2606.6 2266.12 5208.3 5208.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 0.000128 4096 160 1800 124320 37.241 28.394 2039.86 838.285 2943.9 2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1870 3.2e-05 2048 280 1400 578880 86.0962 56.1745 1492.05 1675.38 3309.84 3309.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 6.4e-05 512 80 280 284160 12.063 6.71597 86.3029 240.613 345.853 345.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 6.4e-05 512 195 240 122880 28.6642 6.62854 35.2657 206.442 277.243 277.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 6.4e-05 4096 270 11000 290640 49.5581 60.355 6668.02 1793.74 8571.82 8571.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1970 3.2e-05 1024 160 480 600000 42.1583 26.9332 598.529 841.513 1509.27 1509.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 0.000128 1024 180 800 133440 11.2524 7.5249 78.4151 209.045 306.368 306.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 490 3.2e-05 4096 160 1560 241920 1210.8 319.338 3779.71 9484.44 14795.1 14795.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 0.001024 1024 245 520 10560 1.24362 0.68608 10.6583 26.08 38.7645 38.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 990 3.2e-05 2048 350 3920 399360 259.421 78.0452 2120.4 2268.71 4727.01 4727.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000128 4096 160 1800 124800 36.9895 28.376 982.279 837.608 1885.36 1885.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 3.2e-05 2048 280 1400 579840 85.993 56.203 2659.4 1675.66 4477.4 4477.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 6.4e-05 512 80 280 286464 11.9681 6.72128 57.9043 242.661 319.408 319.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 6.4e-05 512 195 240 122880 28.5621 6.61962 27.8743 206.192 269.491 269.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 6.4e-05 4096 270 11000 290784 49.4354 60.2796 11886.6 1792.12 13788.6 13788.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 3.2e-05 1024 160 480 601344 41.849 26.9221 366.397 837.969 1273.27 1273.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 0.000128 1024 180 800 133632 11.2543 6.84237 137.315 209.259 364.804 364.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 490 3.2e-05 4096 160 1560 245760 1201.81 318.063 3603.32 9430.59 14554.5 14555.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 0.001024 1024 245 520 10944 1.2376 0.692544 7.4361 26.2152 35.6826 35.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 3.2e-05 2048 350 3920 402432 257.853 77.9606 3592.34 2266.15 6194.74 6195.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000128 4096 160 1800 124416 36.9431 28.3607 640.424 836.697 1542.53 1542.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 3.2e-05 2048 280 1400 579072 85.9699 55.9571 1728.89 1674.37 3545.33 3545.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 6.4e-05 512 80 280 285696 11.9728 6.71869 39.6352 240.055 298.537 298.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 6.4e-05 512 195 240 122880 28.5678 6.61821 31.9886 206.241 273.655 273.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 6.4e-05 4096 270 11000 290688 49.3677 60.2688 7716.59 1792.7 9619.09 9619.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 3.2e-05 1024 160 480 600576 41.7336 26.8818 238.63 837.324 1144.7 1144.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 0.000128 1024 180 800 133632 11.2437 6.83418 90.0652 209.35 317.622 317.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 490 3.2e-05 4096 160 1560 245760 1199.82 317.745 3246.49 9436.47 14201.3 14201.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 0.001024 1024 245 520 10752 1.23117 0.688288 4.95811 26.0179 32.9944 33.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 990 3.2e-05 2048 350 3920 399360 256.553 77.4099 2323.05 2257.62 4915.07 4915.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000128 4096 160 1800 124416 37.174 28.3914 1513.08 838.845 2417.6 2417.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 3.2e-05 2048 280 1400 579456 85.8523 56.0433 1424.51 1676.29 3242.83 3242.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 6.4e-05 512 80 280 285696 11.9323 6.7087 33.8509 240.675 293.323 293.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 6.4e-05 512 195 240 110592 28.1514 6.53821 28.2426 198.18 261.35 261.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 6.4e-05 4096 270 11000 290592 49.3895 60.3071 6367.94 1793.55 8271.35 8271.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1970 3.2e-05 1024 160 480 600192 41.8266 26.9162 209.794 838.221 1116.89 1117.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 0.000128 1024 180 800 132480 11.2419 6.83827 74.05 209.057 301.314 301.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 490 3.2e-05 4096 160 1560 244224 1202.29 317.884 3132.3 9441.68 14094.9 14095.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 0.001024 1024 245 520 10368 1.23226 0.684032 4.0591 25.8558 31.9303 32.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 990 3.2e-05 2048 350 3920 396288 256.708 76.7329 2013.06 2252.11 4599.03 4599.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000128 4096 160 1800 124768 37.1166 28.4034 1404.06 838.555 2308.26 2308.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 3.2e-05 2048 280 1400 579712 86.097 56.1725 3801.69 1676.44 5620.54 5620.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 6.4e-05 512 80 280 285824 12.0125 6.73651 80.2253 241.253 340.387 340.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 6.4e-05 512 195 240 121856 28.8696 6.64851 39.53 207.06 282.351 282.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 6.4e-05 4096 270 11000 290752 49.5592 60.3667 16815.9 1796.19 18722.2 18722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 3.2e-05 1024 160 480 601216 41.908 26.9476 531.573 838.49 1439.05 1439.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 0.000128 1024 180 800 133504 11.2826 6.84237 198.828 209.451 426.536 426.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 490 3.2e-05 4096 160 1560 245504 1203.22 318.4 5301.36 9439.15 16262.9 16263.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 0.001024 1024 245 520 10752 1.23856 0.68816 10.452 26.0759 38.5527 38.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 3.2e-05 2048 350 3920 401408 259.008 77.9631 5131.1 2270.95 7739.45 7739.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000128 4096 160 1800 124544 36.9797 28.3788 884.599 836.93 1787 1787.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 3.2e-05 2048 280 1400 579712 85.9193 56.105 2382.91 1675.15 4200.22 4200.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 6.4e-05 512 80 280 284928 12.013 6.71773 51.3284 240.986 311.198 311.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 6.4e-05 512 195 240 114688 28.5635 6.57219 24.143 202.113 261.631 261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 6.4e-05 4096 270 11000 290528 49.3919 60.3115 10567.7 1792.68 12470.2 12470.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 3.2e-05 1024 160 480 601216 41.7915 26.9214 331.172 837.649 1237.67 1237.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 0.000128 1024 180 800 133504 11.2632 6.83635 124.434 209.349 352.018 352.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 490 3.2e-05 4096 160 1560 243712 1205.02 319.018 4729.44 9467.46 15721.7 15722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 0.001024 1024 245 520 10752 1.23866 0.69008 6.89338 26.1315 35.0549 35.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 3.2e-05 2048 350 3920 401408 258.512 78.3116 3214.88 2269.53 5821.68 5822.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000128 4096 160 1800 124320 37.146 28.3932 722.306 837.944 1625.91 1626.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 3.2e-05 2048 280 1400 577920 86.216 56.028 1937.25 1674.4 3754.03 3754.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 6.4e-05 512 80 280 284928 12.0511 6.72973 47.2997 242.1 308.337 308.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 6.4e-05 512 195 240 107520 29.2859 6.57818 41.0412 202.324 279.471 279.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 6.4e-05 4096 270 11000 290304 49.6202 60.3687 8615.74 1795.8 10521.7 10521.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 3.2e-05 1024 160 480 599424 41.9053 26.9238 271.247 837.237 1177.45 1177.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 0.000128 1024 180 800 133056 11.3117 6.84042 101.209 209.596 329.085 329.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 490 3.2e-05 4096 160 1560 241920 1210.82 320.585 4520 9531.3 15583.5 15584.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 0.001024 1024 245 520 10080 1.2335 0.678976 5.09056 25.6259 32.7304 32.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 990 3.2e-05 2048 350 3920 397824 261.263 78.6888 2593.37 2285.55 5219.3 5219.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000128 4096 160 1800 124672 37.0136 28.3685 1303.98 838.063 2207.54 2207.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 3.2e-05 2048 280 1400 579584 85.8508 55.991 3513.91 1675.38 5331.27 5331.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 6.4e-05 512 80 280 286720 11.9796 6.71466 75.3059 240.326 334.487 334.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 6.4e-05 512 195 240 122880 29.1358 6.71162 37.4338 208.95 282.479 282.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 6.4e-05 4096 270 11000 290688 49.3773 60.2736 15494.9 1792.18 17396.9 17397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 3.2e-05 1024 160 480 601088 41.7608 26.8856 492.942 845.036 1406.76 1406.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 0.000128 1024 180 800 134144 11.2475 6.83114 185.154 209.632 412.999 413.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 490 3.2e-05 4096 160 1560 245760 1201.98 318.37 3151.56 9451.98 14124.7 14125.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 0.001024 1024 245 520 11008 1.2423 0.69776 10.0135 26.332 38.3843 38.4759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 3.2e-05 2048 350 3920 401408 257.41 77.6109 4711.93 2263.44 7310.84 7311.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000128 4096 160 1800 123904 36.9528 28.3365 837 836.229 1738.64 1738.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 3.2e-05 2048 280 1400 579584 85.825 56.0271 2208.99 1676.74 4027.72 4027.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 6.4e-05 512 80 280 284672 11.9684 6.7072 48.9404 239.844 307.619 307.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 6.4e-05 512 195 240 114688 29.9055 6.71501 22.6592 209.137 268.66 268.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 6.4e-05 4096 270 11000 290560 49.4398 60.264 9431.28 1795.42 11336.6 11336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 3.2e-05 1024 160 480 601088 41.744 26.9423 314.356 838.56 1221.73 1221.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 0.000128 1024 180 800 133120 11.2393 6.83334 116.633 209.177 344.011 344.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 490 3.2e-05 4096 160 1560 241664 1206.08 318.976 4202.26 9490.24 15218.3 15219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 0.001024 1024 245 520 10240 1.23094 0.68432 6.35853 25.7439 34.1172 34.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 3.2e-05 2048 350 3920 401408 256.94 77.6972 2941.22 2265.4 5541.69 5542.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000128 4096 160 1800 124416 36.9968 28.3494 679.938 837.361 1582.76 1582.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 3.2e-05 2048 280 1400 577536 85.9239 55.9391 1792.36 1672.97 3607.33 3607.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 6.4e-05 512 80 280 282624 12.0068 6.68877 39.6693 238.825 297.354 297.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 6.4e-05 512 195 240 98304 29.2365 6.53677 16.2031 198.053 250.276 250.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 6.4e-05 4096 270 11000 290304 49.4436 60.2862 7782.65 1794.97 9687.5 9687.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 3.2e-05 1024 160 480 599040 41.8435 26.8653 253.066 838.275 1160.18 1160.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 0.000128 1024 180 800 132096 11.232 6.82918 94.1587 208.429 320.774 320.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 490 3.2e-05 4096 160 1560 239616 1209.02 319.135 4009.63 9464.89 15003.4 15004.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 0.001024 1024 245 520 10752 1.2425 0.69184 5.16112 26.1496 33.3452 33.4361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 3.2e-05 2048 350 3920 393216 255.925 76.6672 2357.24 2242.19 4932.46 4932.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000128 4096 160 1800 124704 37.106 28.4085 1332.26 837.546 2235.43 2235.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 3.2e-05 2048 280 1400 579456 86.135 56.069 3614.09 1674.42 5430.86 5431.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 6.4e-05 512 80 280 286848 11.9908 6.72973 77.4014 240.41 336.69 336.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 6.4e-05 512 195 240 119808 28.5371 6.58614 37.732 204.101 277.197 277.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 6.4e-05 4096 270 11000 290736 49.5345 60.3379 16090.5 1791.72 17992.2 17992.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 3.2e-05 1024 160 480 600768 41.9602 26.9507 501.264 839.533 1409.84 1409.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 0.000128 1024 180 800 133632 11.2849 6.8433 189.156 209.497 416.919 417.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 490 3.2e-05 4096 160 1560 246528 1201.39 318.361 3245.9 9431.51 14197.9 14198.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 0.001024 1024 245 520 10656 1.24502 0.692 10.0413 26.1144 38.1928 38.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 3.2e-05 2048 350 3920 400896 257.992 77.8443 4875.59 2261.69 7473.56 7473.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000128 4096 160 1800 124416 37.0567 28.3856 867.965 838.828 1772.35 1772.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 3.2e-05 2048 280 1400 579456 85.909 56.1132 2342.44 1676.29 4160.89 4161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 6.4e-05 512 80 280 285696 11.9291 6.70925 50.3388 239.629 308.759 308.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 6.4e-05 512 195 240 110592 28.1264 6.53926 22.9055 198.185 255.997 256.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 6.4e-05 4096 270 11000 290592 49.3774 60.3311 10394.1 1794.48 12298.5 12298.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 3.2e-05 1024 160 480 600192 41.8354 26.9156 323.531 838.279 1230.7 1230.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 0.000128 1024 180 800 132480 11.2461 6.83802 121.166 209.057 348.439 348.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 490 3.2e-05 4096 160 1560 244224 1200.83 317.942 2093.27 9438.19 13051 13051.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 0.001024 1024 245 520 10368 1.23171 0.683808 6.51363 25.8521 34.3839 34.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 3.2e-05 2048 350 3920 396288 256.394 76.7566 3110.16 2252.05 5695.81 5696.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000128 4096 160 1800 123552 37.1459 28.3955 761.9 836.239 1663.79 1663.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 3.2e-05 2048 280 1400 578880 86.0887 56.0469 2065.04 1675.24 3882.55 3882.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 6.4e-05 512 80 280 283392 12.066 6.71949 44.1766 242.739 305.859 305.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 6.4e-05 512 195 240 110592 29.4011 6.58339 20.5859 204.436 261.252 261.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 6.4e-05 4096 270 11000 290304 49.5279 60.2966 9194.94 1793.72 11098.6 11098.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 3.2e-05 1024 160 480 599616 41.949 26.9359 285.499 837.652 1192.17 1192.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 0.000128 1024 180 800 133056 11.2853 6.8567 107.858 209.177 335.305 335.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 490 3.2e-05 4096 160 1560 241920 1209.29 319.462 3879.59 9478.67 14887.8 14888.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 0.001024 1024 245 520 10368 1.23766 0.6848 6.052 25.9525 34.0282 34.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 3.2e-05 2048 350 3920 400896 258.036 77.8818 2782.18 2265.09 5383.6 5383.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000128 4096 160 1800 123264 36.95 28.33 675.79 835.945 1577.13 1577.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 3.2e-05 2048 280 1400 578304 85.914 56.0129 1837.14 1675.51 3654.71 3654.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 6.4e-05 512 80 280 281088 11.9218 6.64643 43.2107 237.068 299.008 299.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 6.4e-05 512 195 240 110592 28.1031 6.53517 18.7108 198.139 251.74 251.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 6.4e-05 4096 270 11000 290304 49.4671 60.281 8239.57 1796.16 10145.6 10145.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 3.2e-05 1024 160 480 599040 41.8039 26.8879 255.529 839.135 1163.49 1163.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 0.000128 1024 180 800 131328 11.1839 6.81459 95.6009 207.553 321.281 321.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 490 3.2e-05 4096 160 1560 239616 1195.59 316.707 3757.51 9408.73 14679.3 14679.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 0.001024 1024 245 520 9216 1.22416 0.669056 5.36102 25.2539 32.6076 32.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 3.2e-05 2048 350 3920 387072 255.11 75.3903 2408.1 2226.52 4965.56 4965.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000128 4096 160 1800 124800 37.028 28.3935 1257.25 838.254 2161.04 2161.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 3.2e-05 2048 280 1400 579840 85.8604 56.1631 3381.88 1675.67 5199.71 5199.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 6.4e-05 512 80 280 286720 11.9866 6.7257 72.7398 240.402 332.01 332.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 6.4e-05 512 195 240 122880 28.5753 6.62342 36.1797 206.244 277.861 278.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 6.4e-05 4096 270 11000 290720 49.3998 60.3076 15067.1 1801.89 16978.9 16979.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 3.2e-05 1024 160 480 600960 41.8044 26.94 466.676 858.725 1394.28 1394.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 0.000128 1024 180 800 133760 11.262 6.84294 176.423 209.682 404.337 404.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 490 3.2e-05 4096 160 1560 245760 1201.95 318.617 3038.51 9450.1 14009.9 14010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 0.001024 1024 245 520 10560 1.2368 0.688864 9.25165 26.0036 37.282 37.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 3.2e-05 2048 350 3920 404480 257.041 77.978 4581.77 2266.78 7184.01 7184.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000128 4096 160 1800 124160 36.825 28.33 848.577 835.154 1749 1749.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 3.2e-05 2048 280 1400 579840 85.7146 56.0426 2304.16 1675.64 4121.7 4121.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 6.4e-05 512 80 280 286720 11.9672 6.71456 50.4287 241.439 310.704 310.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 6.4e-05 512 195 240 122880 28.5701 6.61504 25.3241 206.274 267.023 267.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 6.4e-05 4096 270 11000 290560 49.4251 60.3221 10315.2 1794.63 12219.7 12219.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 3.2e-05 1024 160 480 600320 41.749 26.8843 319.352 841.908 1230.03 1230.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 0.000128 1024 180 800 131840 11.2016 6.8217 119.034 208.047 345.234 345.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 490 3.2e-05 4096 160 1560 245760 1213.26 318.57 2076.14 9501.11 13109.8 13110.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 0.001024 1024 245 520 10240 1.24323 0.689664 6.38074 26.1101 34.5228 34.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 3.2e-05 2048 350 3920 399360 260.014 78.7006 3097.15 2280.46 5716.75 5717.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000128 4096 160 1800 123840 36.956 28.3586 710.545 836.234 1612.2 1612.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 3.2e-05 2048 280 1400 577920 86.1468 56.0685 1928.1 1675.24 3745.69 3745.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 6.4e-05 512 80 280 284160 11.9849 6.71274 41.9783 240.657 301.488 301.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 6.4e-05 512 195 240 122880 28.6043 6.62454 21.4609 206.454 263.382 263.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 6.4e-05 4096 270 11000 290400 49.445 60.271 8635.15 1794.03 10539.1 10539.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 3.2e-05 1024 160 480 599040 41.8877 26.9148 268.247 837.69 1174.87 1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 0.000128 1024 180 800 132480 11.2623 6.84048 100.786 209.142 328.16 328.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 490 3.2e-05 4096 160 1560 238080 1214.41 321.616 1695.67 9540.57 12773 12773.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 0.001024 1024 245 520 10560 1.24765 0.692672 5.60925 26.2316 33.8793 33.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 3.2e-05 2048 350 3920 384000 262.545 77.9673 2502.63 2268.73 5112.3 5112.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000128 4096 160 1800 122880 36.9202 28.3065 705.811 832.459 1603.61 1603.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 3.2e-05 2048 280 1400 578560 85.944 56.1439 1895.34 1675.85 3713.41 3713.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 6.4e-05 512 80 280 281600 11.8066 6.62326 40.5478 237.117 296.249 296.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 6.4e-05 512 195 240 81920 29.7605 6.43325 14.5906 192.684 243.71 243.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 6.4e-05 4096 270 11000 289920 49.3486 60.2317 8652.88 1791.79 10554.4 10554.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 3.2e-05 1024 160 480 599040 41.8672 26.8874 260.745 837.993 1167.62 1167.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 0.000128 1024 180 800 130560 11.1669 7.38061 97.642 206.514 322.832 322.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 490 3.2e-05 4096 160 1560 245760 1201.55 318.452 3651.86 9457.34 14630 14630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 0.001024 1024 245 520 10240 1.25773 0.699232 5.68474 26.3207 34.0612 34.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 3.2e-05 2048 350 3920 389120 259.263 77.1988 2513.87 2253.49 5104.25 5104.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000128 4096 160 1800 124416 36.9715 28.3488 1189.35 837.658 2092.45 2092.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 3.2e-05 2048 280 1400 579072 85.8205 56.0139 3183.38 1676.37 5001.72 5001.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 6.4e-05 512 80 280 285696 11.9677 6.71334 68.2107 240.128 327.175 327.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 6.4e-05 512 195 240 122880 28.555 6.61942 34.3662 206.425 276.211 276.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 6.4e-05 4096 270 11000 290688 49.3557 60.3177 14417.3 1799.46 16326.6 16326.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 3.2e-05 1024 160 480 600576 41.7495 26.8874 435.985 838.39 1343.15 1343.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 0.000128 1024 180 800 133632 11.2391 6.83213 165.148 209.528 392.879 392.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 490 3.2e-05 4096 160 1560 245760 1198.31 317.736 2898.21 9475.59 13890.6 13891.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 0.001024 1024 245 520 10752 1.23066 0.690176 8.9824 26.0485 37.0505 37.1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 3.2e-05 2048 350 3920 399360 256.529 77.4747 4286.77 2268.13 6889.36 6889.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000128 4096 160 1800 124416 36.9795 28.3443 842.307 837.36 1745.11 1745.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 3.2e-05 2048 280 1400 577536 85.9545 55.9785 2265.97 1672.98 4081.02 4081.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 6.4e-05 512 80 280 282624 11.9955 6.68262 48.3179 239.864 307.018 307.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 6.4e-05 512 195 240 98304 29.2522 8.26605 20.0349 198.052 255.848 256.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 6.4e-05 4096 270 11000 290304 49.5003 60.2915 10130.2 1797.84 12038 12038.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 3.2e-05 1024 160 480 599040 41.852 26.866 313.468 848.261 1230.58 1230.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 0.000128 1024 180 800 132096 11.2493 6.82464 117.517 208.429 344.146 344.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 490 3.2e-05 4096 160 1560 239616 1208.5 319.155 1998.45 9473.3 13000.2 13000.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 0.001024 1024 245 520 10752 1.24246 0.692224 6.39693 26.1504 34.5792 34.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 3.2e-05 2048 350 3920 393216 255.947 76.7636 3005.12 2242.15 5580.42 5580.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000128 4096 160 1800 123264 36.9765 28.3343 687.184 835.947 1588.55 1588.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 3.2e-05 2048 280 1400 578304 86.0021 56.1725 1869.4 1675.55 3687.25 3687.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 6.4e-05 512 80 280 281088 11.9274 6.64963 39.9298 238.125 296.792 296.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 6.4e-05 512 195 240 110592 28.108 6.53981 19.0438 198.141 252.066 252.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 6.4e-05 4096 270 11000 290304 49.4639 60.2747 8330.08 1795.4 10235.4 10235.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 3.2e-05 1024 160 480 599040 41.8019 26.8797 259.85 837.904 1166.57 1166.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 0.000128 1024 180 800 131328 11.1829 6.81968 97.1031 207.559 322.791 322.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 490 3.2e-05 4096 160 1560 239616 1195.04 316.706 1653.72 9410.59 12576.8 12577.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 0.001024 1024 245 520 9216 1.22237 0.672128 5.2175 25.2541 32.4639 32.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 3.2e-05 2048 350 3920 387072 255.098 75.3781 2438.86 2226.5 4996.26 4996.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000128 4096 160 1800 122880 37.0256 28.3344 644.459 834.084 1544.01 1544.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 3.2e-05 2048 280 1400 577536 86.0243 55.9648 1751.33 1673.09 3566.55 3566.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 6.4e-05 512 80 280 276480 12.0014 6.61869 37.2474 237.948 293.971 294.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 6.4e-05 512 195 240 98304 29.2753 6.53482 15.9924 198.2 250.247 250.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 6.4e-05 4096 270 11000 289536 49.4344 60.2454 7770.31 1796.54 9676.68 9676.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 3.2e-05 1024 160 480 599040 41.853 26.8698 242.846 838.582 1150.28 1150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 0.000128 1024 180 800 129024 11.2166 7.37318 88.7204 206.58 314.014 314.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 490 3.2e-05 4096 160 1560 233472 1206.35 317.933 1520.03 9444.37 12489.4 12490
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 0.001024 1024 245 520 9216 1.23354 0.671296 4.87552 25.3711 32.2481 32.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 3.2e-05 2048 350 3920 393216 256.117 76.6468 2318.43 2242.87 4894.49 4894.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000128 4096 160 1800 124400 37.2506 28.4188 1221.88 837.94 2125.6 2125.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 3.2e-05 2048 280 1400 580000 86.2876 56.1746 3318.28 1677.01 5137.9 5138.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 6.4e-05 512 80 280 286400 12.0281 6.73178 71.4931 242.43 332.841 332.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 6.4e-05 512 195 240 115200 29.367 6.63219 33.3386 206.361 275.935 276.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 6.4e-05 4096 270 11000 290800 49.6949 60.4099 14809.3 1796.46 16716 16716.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 3.2e-05 1024 160 480 601600 41.9273 27.1067 459.446 838.763 1367.37 1367.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 0.000128 1024 180 800 133600 11.3204 6.84733 173.923 209.597 401.814 401.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 490 3.2e-05 4096 160 1560 246400 1201.53 318.617 2987.9 9436.33 13945.1 13945.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 0.001024 1024 245 520 10800 1.2375 0.688128 9.37997 26.0481 37.4517 37.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 3.2e-05 2048 350 3920 396800 259.66 78.0355 4427.1 2267.98 7033.2 7033.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000128 4096 160 1800 124000 37.1867 28.4036 831.084 837.841 1734.62 1734.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 3.2e-05 2048 280 1400 579200 86.0606 56.0844 2253.39 1673.86 4069.53 4069.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 6.4e-05 512 80 280 284800 11.9628 6.70314 48.5543 240.046 307.424 307.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 6.4e-05 512 195 240 102400 30.6083 6.62707 20.7659 206.271 264.512 264.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 6.4e-05 4096 270 11000 290400 49.5757 60.3018 10046.4 1795.28 11951.7 11951.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 3.2e-05 1024 160 480 600000 41.9263 26.9367 311.955 837.204 1218.16 1218.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 0.000128 1024 180 800 132800 11.2732 6.83622 117.161 208.501 343.898 344.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 490 3.2e-05 4096 160 1560 243200 1200.77 317.823 2014.64 9420.19 12954.2 12954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 0.001024 1024 245 520 10400 1.252 0.692768 6.24774 26.1622 34.4516 34.5437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 3.2e-05 2048 350 3920 384000 262.885 78.2663 2905.02 2266.96 5513.55 5513.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000128 4096 160 1800 122400 37.1513 28.3851 727.829 832.807 1626.28 1626.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 3.2e-05 2048 280 1400 578400 86.3009 56.1355 1958.26 1675.87 3776.7 3776.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 6.4e-05 512 80 280 283200 12.1864 6.73334 42.279 240.341 301.697 301.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 6.4e-05 512 195 240 115200 29.409 6.63488 20.7069 206.555 263.541 263.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 6.4e-05 4096 270 11000 290400 49.7022 60.3538 9025.92 1798.75 10934.9 10935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 3.2e-05 1024 160 480 600000 41.987 26.968 270.936 838.008 1178.03 1178.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 0.000128 1024 180 800 129600 11.2567 6.82336 99.8359 207.055 325.099 325.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 490 3.2e-05 4096 160 1560 240000 1216.22 323.311 1755.58 9552.57 12848.4 12849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 0.001024 1024 245 520 10800 1.24915 0.694272 5.92 26.3268 34.2889 34.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 3.2e-05 2048 350 3920 384000 262.563 77.6731 2540.1 2269.63 5150.39 5150.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000128 4096 160 1800 123200 36.9966 28.3652 660.9 834.687 1561.06 1561.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 3.2e-05 2048 280 1400 579200 85.8788 56.1129 1793.75 1674.56 3610.44 3610.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 6.4e-05 512 80 280 281600 11.827 6.63107 38.897 237.13 294.639 294.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 6.4e-05 512 195 240 102400 30.5693 6.63414 17.1644 206.429 261.036 261.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 6.4e-05 4096 270 11000 290400 49.4708 60.2799 7983.69 1793.75 9887.36 9887.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 3.2e-05 1024 160 480 598400 41.9384 26.9128 248.535 837.348 1154.86 1154.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 0.000128 1024 180 800 131200 11.1433 6.80768 93.4436 206.647 318.169 318.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 490 3.2e-05 4096 160 1560 230400 1213.09 322.317 1531.94 9494.03 12562.1 12562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 0.001024 1024 245 520 8000 1.1943 0.645888 4.54275 24.2884 30.7702 30.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 3.2e-05 2048 350 3920 384000 262.506 78.2141 2323.52 2268 4932.67 4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000128 4096 160 1824 123776 37.0719 28.3618 2058.69 838.664 2962.9 2962.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1870 3.2e-05 2048 280 1392 580864 85.7247 56.1241 2738.9 1677.54 4558.42 4558.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 6.4e-05 512 80 288 284160 12.0629 6.71808 62.1188 243.017 324.069 324.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 6.4e-05 512 195 240 143360 27.3076 6.71491 48.5199 209.119 291.902 292.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 6.4e-05 4096 270 10992 290944 49.2799 60.2235 12224.6 1793.8 14128 14128.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1970 3.2e-05 1024 160 480 599296 42.0489 26.8862 609.063 839.05 1517.18 1517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 0.000128 1024 180 816 133376 11.2413 6.83213 145.532 209.783 373.52 373.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 490 3.2e-05 4096 160 1584 232448 1235.92 327.184 4086.52 9674.11 15324.5 15325.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 0.001024 1024 245 528 11008 1.24144 0.695776 7.85104 26.3058 36.1939 36.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 990 3.2e-05 2048 350 3888 397312 261.278 78.5001 3709.52 2287.57 6337.31 6337.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 0.000128 4096 160 1824 123648 37.1716 28.3588 2070.23 838.819 2974.69 2974.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1870 3.2e-05 2048 280 1392 580608 85.729 56.0704 1757.71 1676.95 3576.6 3576.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1030 6.4e-05 512 80 288 283648 12.1269 6.71466 87.6859 241.574 348.261 348.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 6.4e-05 512 195 240 139264 27.6683 6.70522 40.774 209.142 284.534 284.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 6.4e-05 4096 270 10992 290816 49.3298 60.1985 7776.16 1794.53 9680.38 9680.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1970 3.2e-05 1024 160 480 599040 42.1294 26.8798 572.156 838.563 1479.87 1479.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 0.000128 1024 180 816 133120 11.2832 6.8623 107.996 209.82 336.095 336.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 490 3.2e-05 4096 160 1584 231424 1239.17 328.149 3783.26 9695 15046.3 15047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 0.001024 1024 245 528 11008 1.24422 0.698368 10.8421 26.3464 39.2326 39.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 990 3.2e-05 2048 350 3888 393216 262.254 78.5261 2409.98 2287.51 5038.71 5039.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.000128 4096 160 1824 123264 37.1077 28.3497 2060.65 836.851 2963.07 2963.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1870 3.2e-05 2048 280 1392 579840 85.66 56.0018 1516.32 1674.77 3332.88 3333.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1030 6.4e-05 512 80 288 282624 12.1456 6.71744 83.7022 242.759 345.477 345.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 6.4e-05 512 195 240 135168 27.4726 6.61587 37.6388 206.222 278.189 278.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 6.4e-05 4096 270 10992 290880 49.2783 60.23 6434.28 1792.23 8336.17 8336.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1970 3.2e-05 1024 160 480 598272 42.0954 26.8842 557.342 838.599 1465.05 1465.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 0.000128 1024 180 816 132864 11.258 6.82682 93.0666 209.332 320.613 320.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 490 3.2e-05 4096 160 1584 230400 1237.45 328.067 3681.28 9676.87 14924.4 14925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 740 0.001024 1024 245 528 10752 1.22986 0.69072 10.3639 26.022 38.4099 38.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 990 3.2e-05 2048 350 3888 393216 261.017 78.1645 2016.67 2274.66 4630.95 4631.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000128 4096 160 1824 123840 37.2563 28.4221 990.981 838.541 1895.32 1895.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 3.2e-05 2048 280 1392 580800 86.0445 56.2956 2650.04 1677.42 4469.94 4470.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 6.4e-05 512 80 288 284160 12.1372 6.72803 59.1602 241.957 320.139 320.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 6.4e-05 512 195 240 143360 27.5252 6.73382 45.9659 209.774 290.244 290.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 6.4e-05 4096 270 10992 290880 49.5363 60.3087 11835.1 1793.14 13738.2 13738.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 3.2e-05 1024 160 480 599360 42.0464 27.0152 367.137 838.909 1275.24 1275.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 0.000128 1024 180 816 133120 11.3254 6.92224 141.062 209.755 369.199 369.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 490 3.2e-05 4096 160 1584 231680 1241 328.737 3539.43 9683.98 14793.9 14794.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 0.001024 1024 245 528 10880 1.2415 0.694272 7.3944 26.1827 35.6152 35.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 990 3.2e-05 2048 350 3888 396800 262.142 78.7325 3512.26 2288.45 6142.02 6142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000128 4096 160 1824 123840 37.1592 28.3894 1564.94 838.271 2468.87 2468.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 3.2e-05 2048 280 1392 580480 85.9129 56.0599 1729.82 1675.67 3547.6 3547.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 6.4e-05 512 80 288 284160 12.0969 6.724 40.8886 243.495 303.362 303.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 6.4e-05 512 195 240 133120 27.7215 6.62614 36.3544 206.249 277.193 277.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 6.4e-05 4096 270 10992 290720 49.3686 60.3053 7696.74 1792.31 9598.89 9599.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1970 3.2e-05 1024 160 480 599040 41.8921 26.9193 253.09 837.977 1160.01 1160.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 0.000128 1024 180 816 133120 11.2905 6.84493 92.5889 209.69 320.548 320.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 490 3.2e-05 4096 160 1584 230400 1242.65 329.055 3152.22 9706.87 14431.6 14432.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 0.001024 1024 245 528 10560 1.23744 0.68864 4.96653 26.0048 32.9977 33.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 990 3.2e-05 2048 350 3888 394240 263.498 79.2792 2371.65 2294.15 5009.01 5009.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000128 4096 160 1824 123360 37.3817 28.3911 1748.38 837.408 2651.68 2651.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1870 3.2e-05 2048 280 1392 579840 85.9908 56.0435 1412.15 1673.63 3227.95 3228.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 6.4e-05 512 80 288 282240 12.1067 6.71472 34.606 235.098 288.681 288.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 6.4e-05 512 195 240 138240 27.2936 6.63142 36.5335 206.281 276.985 277.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 6.4e-05 4096 270 10992 290640 49.5773 60.3664 6310.62 1796.44 8217.17 8217.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1970 3.2e-05 1024 160 480 598080 42.4052 26.9309 541.316 836.96 1447.74 1447.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 0.000128 1024 180 816 132480 11.2794 6.83984 76.4363 208.82 303.502 303.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 490 3.2e-05 4096 160 1584 226560 1250.49 329.628 3032.78 9711.4 14325 14325.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 0.001024 1024 245 528 10560 1.24253 0.690752 4.28746 26.0543 32.3749 32.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 990 3.2e-05 2048 350 3888 391680 264.347 79.3468 1952.78 2286.95 4583.86 4584.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000128 4096 160 1824 123648 37.0742 28.3737 1361.18 838.345 2265.09 2265.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 3.2e-05 2048 280 1392 580608 85.757 56.0577 3685.43 1677.18 5504.56 5504.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 6.4e-05 512 80 288 283392 12.0941 6.72336 81.9677 241.209 342.152 342.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 6.4e-05 512 195 240 141312 26.9645 6.75635 46.0878 206.369 286.414 286.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 6.4e-05 4096 270 10992 290880 49.3725 60.2501 16314.7 1795.6 18220.1 18220.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 3.2e-05 1024 160 480 599040 41.8932 26.988 516.133 838.808 1423.95 1424.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 0.000128 1024 180 816 132864 11.2729 6.83792 198.664 209.538 426.442 426.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 490 3.2e-05 4096 160 1584 230400 1238.72 328.391 4851.06 9682.08 16101 16101.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 0.001024 1024 245 528 10944 1.2401 0.694176 10.6182 26.2367 38.8857 38.9812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 3.2e-05 2048 350 3888 396288 261.58 78.8021 4897.95 2284.7 7523.47 7523.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000128 4096 160 1824 123264 37.0381 28.3628 859.755 836.852 1762.12 1762.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 3.2e-05 2048 280 1392 579840 85.7195 56.0065 2310.45 1674.75 4127.07 4127.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 6.4e-05 512 80 288 282624 12.0986 6.71264 55.672 239.927 314.572 314.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 6.4e-05 512 195 240 135168 27.4438 6.61558 28.5713 206.918 269.791 269.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 6.4e-05 4096 270 10992 290880 49.2493 60.2358 10274.6 1792.27 12176.5 12176.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 3.2e-05 1024 160 480 598272 41.8494 26.8814 321.54 837.464 1227.87 1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 0.000128 1024 180 816 132864 11.2594 6.83008 124.101 209.325 351.642 351.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 490 3.2e-05 4096 160 1584 230400 1236.89 328.082 4411.1 9674.79 15651.6 15652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 0.001024 1024 245 528 10752 1.2353 0.688992 6.93075 26.0219 34.9785 35.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 3.2e-05 2048 350 3888 393216 260.898 78.2982 3043.99 2279.41 5663.04 5663.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000128 4096 160 1824 123264 37.1543 28.3974 694.387 838.137 1598.19 1598.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 3.2e-05 2048 280 1392 579456 85.8644 56.0435 1865.53 1674.93 3682.51 3682.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 6.4e-05 512 80 288 281088 12.1162 6.7055 47.1227 239.454 305.556 305.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 6.4e-05 512 195 240 129024 26.449 6.5415 48.2888 198.023 279.546 279.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 6.4e-05 4096 270 10992 290592 49.3814 60.3219 8317.59 1792.02 10219.5 10219.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 3.2e-05 1024 160 480 597888 41.9789 26.9107 261.39 838.573 1168.98 1169.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 0.000128 1024 180 816 132480 11.2505 6.83619 100.664 208.88 327.763 327.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 490 3.2e-05 4096 160 1584 225792 1248.58 329.534 4146.61 9725.96 15451.5 15452.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 0.001024 1024 245 528 10368 1.23264 0.68608 5.4416 25.8343 33.2935 33.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 990 3.2e-05 2048 350 3888 387072 262.515 78.2819 2432.64 2274.95 5048.82 5049.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000128 4096 160 1824 122880 37.0868 28.3484 2247.14 838.062 3150.75 3150.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1870 3.2e-05 2048 280 1392 579072 85.7272 55.9474 1579.24 1674.35 3395.4 3395.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 6.4e-05 512 80 288 279552 12.1325 6.68365 40.8006 240.047 299.819 299.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 6.4e-05 512 195 240 122880 26.9731 6.7352 42.7685 199.109 275.83 276.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 6.4e-05 4096 270 10992 290688 49.3423 60.2481 7017.55 1793.62 8920.91 8921.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1970 3.2e-05 1024 160 480 597504 41.9239 26.8722 245.618 837.269 1151.82 1151.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 0.000128 1024 180 816 132096 11.239 6.82598 85.1477 208.603 311.945 312.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 490 3.2e-05 4096 160 1584 227328 1238.78 327.751 4103.04 9677.37 15347.7 15348.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 0.001024 1024 245 528 10752 1.24272 0.695424 5.05149 26.1747 33.2664 33.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 990 3.2e-05 2048 350 3888 380928 264.602 78.5277 2172.67 2277.17 4793.41 4793.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000128 4096 160 1824 123648 37.1957 28.3935 1263.43 838.645 2167.78 2167.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 3.2e-05 2048 280 1392 580160 86.0323 56.2287 3403.98 1676.67 5223.06 5223.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 6.4e-05 512 80 288 283136 12.1211 6.72973 73.257 240.091 332.354 332.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 6.4e-05 512 195 240 143360 26.9484 6.64755 44.1616 207.083 285.087 285.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 6.4e-05 4096 270 10992 290864 49.4818 60.3097 15061.9 1793.34 16965.2 16965.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 3.2e-05 1024 160 480 598976 42.0412 26.9586 479.47 838.487 1387.1 1387.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 0.000128 1024 180 816 133056 11.2922 6.84352 184.32 209.478 412.066 412.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 490 3.2e-05 4096 160 1584 231168 1240.18 327.903 4414.72 9674.79 15658.4 15659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 0.001024 1024 245 528 10752 1.23917 0.692448 10.0535 26.0812 38.1661 38.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 3.2e-05 2048 350 3888 397824 260.856 78.3592 4543.94 2280.73 7164.34 7164.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000128 4096 160 1824 123200 37.0973 28.373 804.956 837.629 1708.17 1708.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 3.2e-05 2048 280 1392 579712 85.8329 56.122 2155.59 1676.55 3974.24 3974.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 6.4e-05 512 80 288 283136 12.1021 6.72109 48.5587 240.107 307.648 307.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 6.4e-05 512 195 240 129024 27.2302 6.56602 26.2958 202.286 262.614 262.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 6.4e-05 4096 270 10992 290752 49.3318 60.2478 9538.42 1797.15 11445.3 11445.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 3.2e-05 1024 160 480 598528 41.939 26.9273 303.88 838.359 1211.24 1211.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 0.000128 1024 180 816 132608 11.2863 6.83888 115.868 209.528 343.654 343.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 490 3.2e-05 4096 160 1584 229376 1241.5 328.932 3922.1 9705.77 15199.1 15199.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 0.001024 1024 245 528 10752 1.23792 0.69088 6.48867 26.152 34.669 34.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 3.2e-05 2048 350 3888 394240 262.428 78.9126 2848.21 2290.43 5480.42 5480.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000128 4096 160 1824 122976 37.2272 28.4076 663.029 837.945 1566.72 1566.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 3.2e-05 2048 280 1392 579264 85.9634 56.1308 1767.02 1674.32 3583.58 3583.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 6.4e-05 512 80 288 282240 12.1863 6.72947 44.554 239.99 303.617 303.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 6.4e-05 512 195 240 129024 27.2718 6.57818 21.6225 202.322 258.035 258.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 6.4e-05 4096 270 10992 290640 49.4579 60.3158 7852.07 1793.04 9755.03 9755.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 3.2e-05 1024 160 480 598080 41.9851 26.9504 248.818 837.246 1155.13 1155.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 0.000128 1024 180 816 133056 11.3071 6.83597 95.7909 209.597 323.658 323.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 490 3.2e-05 4096 160 1584 231168 1238.88 328.494 3822.73 9676.51 15067.4 15068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 0.001024 1024 245 528 10080 1.2288 0.680448 4.98442 25.6269 32.6213 32.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 3.2e-05 2048 350 3888 397824 261.322 78.6472 2355.36 2281.09 4976.84 4977.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000128 4096 160 1824 122752 37.06 28.3382 601.006 838.336 1504.86 1504.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 3.2e-05 2048 280 1392 578816 85.6519 55.9227 1596.33 1674.61 3412.66 3412.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 6.4e-05 512 80 288 283136 12.0814 6.71206 40.9449 240.08 299.977 300.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 6.4e-05 512 195 240 114688 26.6644 6.43274 36.5431 192.762 262.64 262.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 6.4e-05 4096 270 10992 290752 49.3505 60.3197 7109.12 1794.41 9013.37 9013.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 3.2e-05 1024 160 480 596736 41.9505 26.9822 225.242 837.451 1131.76 1131.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 0.000128 1024 180 816 132608 11.2729 6.83008 86.2439 209.695 314.175 314.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 490 3.2e-05 4096 160 1584 229376 1239.39 328.611 3742.79 9711.22 15022.8 15023.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 0.001024 1024 245 528 9856 1.23315 0.678112 4.76275 25.7041 32.4775 32.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 990 3.2e-05 2048 350 3888 387072 261.135 77.7797 2074.26 2271.97 4685.6 4685.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000128 4096 160 1824 123648 37.096 28.369 1227.97 837.976 2131.52 2131.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 3.2e-05 2048 280 1392 580608 85.6942 55.973 3278.45 1675.2 5095.46 5095.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 6.4e-05 512 80 288 283648 12.0975 6.71933 72.8609 241.355 333.185 333.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 6.4e-05 512 195 240 139264 27.6466 6.71184 41.2015 208.93 284.728 284.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 6.4e-05 4096 270 10992 290816 49.3267 60.1843 14233.1 1806.66 16149.4 16149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 3.2e-05 1024 160 480 599040 41.8651 26.8821 462.751 855.384 1387.02 1387.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 0.000128 1024 180 816 133120 11.2926 6.83814 176.897 212.805 407.958 408.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 490 3.2e-05 4096 160 1584 231424 1237.65 328.176 2821.14 9696.49 14086.4 14087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 0.001024 1024 245 528 11008 1.24682 0.694592 9.56269 26.3219 37.9244 38.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 3.2e-05 2048 350 3888 393216 262.145 78.6308 4280.98 2298.59 6920.78 6921.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000128 4096 160 1824 122880 37.0148 28.3382 797.193 836.225 1698.89 1698.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 3.2e-05 2048 280 1392 580608 85.6985 56.3855 2108.46 1676.71 3927.39 3927.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 6.4e-05 512 80 288 282624 12.0684 6.70826 46.6589 239.843 305.433 305.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 6.4e-05 512 195 240 131072 28.4541 6.70678 25.3922 209.131 269.923 270.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 6.4e-05 4096 270 10992 290816 49.3646 60.2877 9061.84 1794.21 10965.9 10966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 3.2e-05 1024 160 480 599040 41.8701 26.8772 297.962 846.172 1213.01 1213.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 0.000128 1024 180 816 132096 11.274 6.83133 113.622 209.173 341.027 341.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 490 3.2e-05 4096 160 1584 229376 1238.16 327.652 3574.95 9699.75 14841.3 14841.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 0.001024 1024 245 528 10240 1.22896 0.684352 5.7831 25.7384 33.535 33.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 3.2e-05 2048 350 3888 393216 262.22 78.5622 2744.3 2287.35 5372.85 5373.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000128 4096 160 1824 122880 37.0857 28.3472 672.666 838.14 1576.35 1576.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 3.2e-05 2048 280 1392 579072 85.6853 55.9707 1747.54 1674.53 3563.87 3563.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 6.4e-05 512 80 288 279552 12.1273 6.68582 39.0418 240.065 298.073 298.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 6.4e-05 512 195 240 122880 26.9495 6.53638 20.1217 198.24 252.083 252.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 6.4e-05 4096 270 10992 290688 49.3521 60.2475 7412.31 1793.77 9315.84 9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 3.2e-05 1024 160 480 597504 41.9181 26.8645 252.029 839.373 1160.32 1160.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 0.000128 1024 180 816 132096 11.241 6.83187 95.4847 208.62 322.305 322.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 490 3.2e-05 4096 160 1584 227328 1239.04 327.718 3418.69 9737.5 14723.7 14724.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 0.001024 1024 245 528 10752 1.24122 0.694272 5.608 26.174 33.8172 33.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 3.2e-05 2048 350 3888 380928 264.501 78.5382 2197.05 2286.12 4826.64 4826.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000128 4096 160 1824 122880 37.0848 28.3382 592.516 836.452 1494.5 1494.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 3.2e-05 2048 280 1392 579584 85.8539 56.1051 1540.4 1676.15 3358.66 3358.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 6.4e-05 512 80 288 282624 12.0776 6.71494 39.2768 240.855 299.079 299.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 6.4e-05 512 195 240 98304 29.2516 6.53805 14.7444 198.116 248.89 249.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 6.4e-05 4096 270 10992 290304 49.3257 60.1835 6524.72 1790.92 8425.3 8425.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 3.2e-05 1024 160 480 598016 41.9384 26.8855 221.839 838.16 1128.96 1129.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 0.000128 1024 180 816 131072 11.3316 6.83418 83.2669 209.226 310.792 310.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 490 3.2e-05 4096 160 1584 229376 1237.39 327.69 3376.72 9680.82 14623.4 14624.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 0.001024 1024 245 528 9216 1.22176 0.669696 4.41229 25.2141 31.6189 31.7112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 990 3.2e-05 2048 350 3888 393216 262.26 78.5668 1997.18 2286.95 4625.39 4625.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000128 4096 160 1824 123552 37.1789 28.4194 1206.27 837.58 2109.56 2109.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 3.2e-05 2048 280 1392 580032 86.0124 56.107 3232.44 1674.35 5049.05 5049.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 6.4e-05 512 80 288 283392 12.1472 6.7288 70.7508 239.077 328.862 328.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 6.4e-05 512 195 240 138240 26.8944 6.58179 40.7758 204.108 278.599 278.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 6.4e-05 4096 270 10992 290736 49.5277 60.3737 14623.5 1793.18 16526.7 16526.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 3.2e-05 1024 160 480 598464 42.0963 26.9435 448.007 837.472 1354.65 1354.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 0.000128 1024 180 816 133056 11.3117 6.84589 174.678 209.512 402.478 402.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 490 3.2e-05 4096 160 1584 230400 1241.56 329.22 2782.49 9688.01 14042 14042.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 0.001024 1024 245 528 10656 1.24538 0.695296 9.14531 26.1132 37.3005 37.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 3.2e-05 2048 350 3888 396288 261.039 78.3646 4324.95 2274.09 6938.89 6939.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000128 4096 160 1824 123264 37.1362 28.3982 836.808 838.923 1741.38 1741.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 3.2e-05 2048 280 1392 579456 85.8552 56.0377 2237.76 1676.46 4056.25 4056.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 6.4e-05 512 80 288 281088 12.1372 6.70954 48.7995 239.643 307.445 307.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 6.4e-05 512 195 240 129024 26.459 6.54163 26.6844 198.204 258.136 258.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 6.4e-05 4096 270 10992 290592 49.3875 60.3169 10044.4 1793.72 11948 11948.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 3.2e-05 1024 160 480 597888 41.9794 26.912 310.42 838.446 1217.89 1218.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 0.000128 1024 180 816 132480 11.2451 6.83622 120.034 209.077 347.326 347.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 490 3.2e-05 4096 160 1584 225792 1247.73 329.533 1883.25 9732.22 13193.5 13194.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 0.001024 1024 245 528 10368 1.23562 0.686432 6.40976 25.8586 34.289 34.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 3.2e-05 2048 350 3888 387072 262.492 78.1579 2899.41 2276.98 5517.48 5517.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000128 4096 160 1824 122688 37.1777 28.412 705.303 835.45 1606.45 1606.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 3.2e-05 2048 280 1392 578880 86.0833 56.1366 1894.43 1673.57 3710.36 3710.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 6.4e-05 512 80 288 279936 12.2194 6.72013 41.5192 239.391 300.005 300.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 6.4e-05 512 195 240 138240 26.9281 6.58198 24.6173 204.305 262.669 262.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 6.4e-05 4096 270 10992 290304 49.4404 60.2912 8488.2 1791.29 10389.4 10389.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 3.2e-05 1024 160 480 597888 42.0468 26.9389 264.138 836.868 1170.13 1170.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 0.000128 1024 180 816 131328 11.3199 6.84851 101.43 208.981 328.704 328.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 490 3.2e-05 4096 160 1584 228096 1243.66 328.912 1622.66 9731.96 12927.9 12928.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 740 0.001024 1024 245 528 10368 1.2432 0.68608 5.50896 25.9256 33.4635 33.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 3.2e-05 2048 350 3888 387072 267.495 79.7891 2466.59 2304.34 5118.65 5118.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000128 4096 160 1824 122112 37.0217 28.3382 705.347 835.7 1606.52 1606.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 3.2e-05 2048 280 1392 578304 85.9102 56.1172 1896.63 1675.04 3713.83 3713.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 6.4e-05 512 80 288 276480 12.1265 6.64813 40.8587 238.068 297.86 297.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 6.4e-05 512 195 240 110592 28.1262 6.536 20.1017 198.086 253.088 253.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 6.4e-05 4096 270 10992 290304 49.4113 60.3525 8500.2 1794.97 10405.1 10405.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 3.2e-05 1024 160 480 596736 41.9783 26.878 263.863 837.602 1170.45 1170.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 0.000128 1024 180 816 131328 11.1882 6.948 101.556 207.509 327.328 327.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 490 3.2e-05 4096 160 1584 221184 1243.68 328.138 3184.72 9704.57 14461.9 14462.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 0.001024 1024 245 528 9216 1.22528 0.67584 5.30134 25.2444 32.5481 32.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 3.2e-05 2048 350 3888 368640 267.614 78.1199 2363.03 2275.54 4984.74 4985.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000128 4096 160 1824 123840 37.1058 28.4015 1203.8 838.756 2108.18 2108.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 3.2e-05 2048 280 1392 580480 85.7663 56.0681 3197.07 1676.58 5015.63 5015.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 6.4e-05 512 80 288 284160 12.0881 6.72166 69.5773 241.55 330.099 330.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 6.4e-05 512 195 240 133120 27.6981 8.38451 38.617 206.363 281.3 281.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 6.4e-05 4096 270 10992 290720 49.3851 60.331 14421.2 1810.34 16341.4 16341.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 3.2e-05 1024 160 480 599040 41.9054 26.919 437.467 863.381 1369.81 1369.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 0.000128 1024 180 816 133120 11.2873 6.85267 169.85 209.802 397.924 398.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 490 3.2e-05 4096 160 1584 230400 1241.11 329.047 2747.92 9706.99 14025.8 14026.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 0.001024 1024 245 528 10560 1.2369 0.688928 9.07264 26.0198 37.1183 37.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 3.2e-05 2048 350 3888 394240 263.212 79.2834 4211.44 2295.38 6849.75 6850.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000128 4096 160 1824 122880 36.9409 28.3299 849.134 835.835 1750.35 1750.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 3.2e-05 2048 280 1392 579840 85.703 55.9953 2288.91 1677.04 4107.78 4107.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 6.4e-05 512 80 288 284160 12.0769 6.71856 50.2756 241.61 310.838 310.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 6.4e-05 512 195 240 122880 28.5683 6.61885 25.8344 206.447 267.713 267.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 6.4e-05 4096 270 10992 290560 49.4244 60.32 10202.3 1798.52 12110.7 12110.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 3.2e-05 1024 160 480 599040 41.8089 26.8902 317.581 838.602 1225.01 1225.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 0.000128 1024 180 816 131840 11.2104 6.81254 122.523 208.218 348.891 349.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 490 3.2e-05 4096 160 1584 230400 1240.98 328.598 1963.54 9716.61 13250.5 13251.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 0.001024 1024 245 528 10240 1.24522 0.692352 6.46925 26.1336 34.6391 34.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 3.2e-05 2048 350 3888 389120 266.778 79.7231 2979.42 2309.81 5636.16 5636.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000128 4096 160 1824 122880 37.0324 28.385 699.991 835.599 1601.12 1601.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 3.2e-05 2048 280 1392 579840 85.7144 56.0813 1884.9 1673.92 3700.75 3700.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 6.4e-05 512 80 288 280320 12.1675 6.71459 41.1917 241.553 301.78 301.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 6.4e-05 512 195 240 122880 28.6149 6.62323 21.9116 206.356 263.745 263.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 6.4e-05 4096 270 10992 290400 49.3781 60.3134 8416.33 1791.83 10318 10318.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 3.2e-05 1024 160 480 597120 42.0131 26.9151 262.071 837.062 1168.2 1168.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 0.000128 1024 180 816 132480 11.2681 6.83706 101.912 208.99 329.136 329.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 490 3.2e-05 4096 160 1584 222720 1551.27 402.366 1575.36 11915.6 15445.6 15446.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 0.001024 1024 245 528 10560 1.24493 0.688704 5.94006 26.2092 34.2013 34.2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 3.2e-05 2048 350 3888 384000 262.471 77.9981 2427.2 2266.89 5035.01 5035.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000128 4096 160 1824 121600 37.0403 28.3017 649.333 833.242 1548.04 1548.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 3.2e-05 2048 280 1392 578560 85.9666 56.1207 1754.8 1677.47 3574.5 3574.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 6.4e-05 512 80 288 276480 12.0096 6.62118 37.9215 236.255 292.969 293.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 6.4e-05 512 195 240 81920 29.7487 6.4417 14.2358 192.81 243.482 243.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 6.4e-05 4096 270 10992 289920 49.3642 60.2508 7779.89 1793.55 9683.22 9683.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 3.2e-05 1024 160 480 599040 41.8842 26.9395 244.661 838.813 1152.43 1152.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 0.000128 1024 180 816 130560 11.1702 6.80035 93.0242 206.712 317.835 317.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 490 3.2e-05 4096 160 1584 225280 1549.33 403.06 3083.17 11942.1 16978.6 16979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 0.001024 1024 245 528 10240 1.2608 0.700096 5.52512 26.3499 33.9328 34.0272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 3.2e-05 2048 350 3888 368640 273.856 79.8124 2168.8 2310.65 4833.55 4833.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000128 4096 160 1800 123264 37.1248 28.3631 2037.17 837.892 2940.67 2940.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1870 3.2e-05 2048 280 1400 579840 85.8894 55.9862 2876.62 1675.96 4694.6 4694.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 6.4e-05 512 80 300 290304 11.8133 6.71539 67.2113 241.184 327.083 327.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 6.4e-05 512 195 250 139264 27.6301 6.70925 49.4731 209.059 293.114 293.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 6.4e-05 4096 270 11000 290688 49.3923 60.323 12850.4 1793.35 14753.7 14753.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1970 3.2e-05 1024 160 500 598272 42.1966 26.8841 651.043 838.291 1558.55 1558.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 0.000128 1024 180 800 133120 11.2637 6.82694 152.103 209.591 379.914 380.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 490 3.2e-05 4096 160 1550 239616 1215.54 321.628 4161.1 9549.98 15249 15249.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 0.001024 1024 245 550 10624 1.2441 0.698368 8.23626 26.2817 36.5625 36.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 990 3.2e-05 2048 350 3900 399360 260.237 78.4526 3888.18 2279.95 6507.27 6507.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 0.000128 4096 160 1800 123136 37.2024 28.365 2050.4 837.832 2953.92 2954.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1870 3.2e-05 2048 280 1400 579584 85.8814 56.0497 1835.77 1674.93 3652.76 3652.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1030 6.4e-05 512 80 300 289792 11.9032 6.71539 93.5202 240.352 352.647 352.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 6.4e-05 512 195 250 139264 27.6997 6.70547 42.9533 208.892 286.494 286.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 6.4e-05 4096 270 11000 290560 49.4024 60.2783 8114.75 1792.28 10016.9 10017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1970 3.2e-05 1024 160 500 598016 42.1866 26.8865 608.452 849.297 1526.96 1527.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 0.000128 1024 180 800 133120 11.2929 6.83008 111.023 209.572 338.85 338.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 490 3.2e-05 4096 160 1550 239616 1217.94 321.701 3865.19 9556.32 14961.9 14962.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 0.001024 1024 245 550 10496 1.25331 0.698368 10.8644 26.3241 39.2442 39.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 990 3.2e-05 2048 350 3900 397312 260.188 78.2566 2519.97 2274.02 5132.87 5133.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.000128 4096 160 1800 122880 37.1612 28.3388 2041.7 836.862 2944.19 2944.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1870 3.2e-05 2048 280 1400 579072 85.835 55.9694 1575.73 1674.79 3392.46 3392.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1030 6.4e-05 512 80 300 288768 11.9102 6.71005 90.9773 243.136 352.892 353.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 6.4e-05 512 195 250 135168 27.4874 6.61853 39.8717 206.226 280.447 280.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 6.4e-05 4096 270 11000 290496 49.4428 60.3034 6639 1794.11 8543.02 8543.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1970 3.2e-05 1024 160 500 597504 42.2017 26.8841 596.67 837.462 1503.35 1503.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 0.000128 1024 180 800 132864 11.2713 6.83034 95.7319 209.33 323.29 323.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 490 3.2e-05 4096 160 1550 236544 1220.98 322.686 3707.29 9586.72 14838.4 14839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 740 0.001024 1024 245 550 10368 1.24109 0.690016 10.6629 26.0237 38.7217 38.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 990 3.2e-05 2048 350 3900 393216 261.026 78.1825 2073.52 2274.76 4687.93 4688.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000128 4096 160 1800 123360 37.2769 28.4193 988.952 838.517 1893.28 1893.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 3.2e-05 2048 280 1400 579840 86.3009 56.1344 2681.05 1677.53 4501.16 4501.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 6.4e-05 512 80 300 289920 11.8948 6.73197 62.1864 239.789 320.764 320.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 6.4e-05 512 195 250 138240 28.0133 6.72771 44.9855 209.768 289.745 289.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 6.4e-05 4096 270 11000 290640 49.619 60.3929 11884.2 1794.33 13788.7 13788.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 3.2e-05 1024 160 500 598080 42.1562 26.9517 383.68 838.945 1291.87 1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 0.000128 1024 180 800 133120 11.3339 6.84499 140.995 209.745 369.055 369.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 490 3.2e-05 4096 160 1550 239360 1220.43 322.32 3548.14 9568.66 14660.4 14661.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 0.001024 1024 245 550 10560 1.24605 0.692672 7.62227 26.1815 35.8424 35.9385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 990 3.2e-05 2048 350 3900 399360 260.929 78.828 3558.8 2281.47 6180.48 6180.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000128 4096 160 1800 123200 37.2219 28.3955 1546.43 838.214 2450.37 2450.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 3.2e-05 2048 280 1400 579200 86.0628 56.0855 1718.47 1675.58 3536.33 3536.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 6.4e-05 512 80 300 289280 11.8977 6.72374 42.2188 241.626 302.62 302.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 6.4e-05 512 195 250 133120 27.7447 6.62387 37.5028 206.233 278.348 278.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 6.4e-05 4096 270 11000 290560 49.4409 60.3124 7625.12 1795.43 9530.47 9530.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1970 3.2e-05 1024 160 500 597760 42.0148 26.921 260.419 837.869 1167.36 1167.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 0.000128 1024 180 800 133120 11.2961 6.84547 90.3801 209.672 318.326 318.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 490 3.2e-05 4096 160 1550 238080 1221.28 322.635 3136.66 9581.87 14263.2 14263.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 0.001024 1024 245 550 10240 1.23962 0.68608 4.96176 26.0054 32.993 33.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 990 3.2e-05 2048 350 3900 399360 260.905 78.89 2370.8 2280.46 4991.49 4991.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000128 4096 160 1800 122880 37.3855 28.4066 1747.45 837.488 2650.84 2650.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1870 3.2e-05 2048 280 1400 578880 86.1532 56.0716 1430.78 1673.8 3246.94 3247.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 6.4e-05 512 80 300 288000 11.8957 6.71744 36.125 238.267 293.164 293.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 6.4e-05 512 195 250 122880 28.6654 6.6287 32.9545 206.24 274.739 274.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 6.4e-05 4096 270 11000 290400 49.636 60.412 6338.74 1793.4 8242.36 8242.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1970 3.2e-05 1024 160 500 597120 42.4228 26.9284 555.544 837.062 1462.09 1462.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 0.000128 1024 180 800 132480 11.2855 6.8433 75.966 208.927 303.148 303.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 490 3.2e-05 4096 160 1550 234240 1227.45 323.861 3039.76 9589.23 14181.1 14181.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 0.001024 1024 245 550 10080 1.24774 0.68816 4.10624 26.0563 32.2016 32.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 990 3.2e-05 2048 350 3900 391680 264.463 79.3105 1964.69 2287.25 4596.16 4596.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 0.000128 4096 160 1800 122240 37.1531 28.3279 1744.67 835.829 2646.1 2646.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1870 3.2e-05 2048 280 1400 578560 85.9488 56.004 1229.07 1677.03 3048.19 3048.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1030 6.4e-05 512 80 300 289280 11.922 6.71133 80.6919 240.796 340.279 340.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 6.4e-05 512 195 250 122880 28.5882 6.61533 31.3564 206.488 273.294 273.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 6.4e-05 4096 270 11000 290560 49.4219 60.3241 5490.19 1795.24 7395.33 7395.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1970 3.2e-05 1024 160 500 597760 42.3273 26.8873 533.995 838.589 1441.93 1442.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 0.000128 1024 180 800 131840 11.2254 7.16842 79.5659 208.219 306.308 306.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 490 3.2e-05 4096 160 1550 235520 1227.46 325.945 3175.82 9686.19 14416.2 14416.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 0.001024 1024 245 550 10240 1.24426 0.6896 9.27482 26.1283 37.4418 37.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 990 3.2e-05 2048 350 3900 399360 260.208 78.5255 1747.32 2291.58 4378.07 4378.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000128 4096 160 1800 123264 37.1089 28.377 1332.71 845.847 2244.16 2244.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 3.2e-05 2048 280 1400 579840 85.8987 56.0601 3650.25 1692.12 5484.47 5484.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 6.4e-05 512 80 300 289536 11.8407 6.72154 83.9857 244.112 346.821 346.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 6.4e-05 512 195 250 135168 27.4545 6.63626 44.0686 208.218 286.619 286.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 6.4e-05 4096 270 11000 290592 49.47 60.3488 16108.4 1810.77 18029.2 18029.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 3.2e-05 1024 160 500 597888 41.9835 26.9204 527.798 846.22 1443.06 1443.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 0.000128 1024 180 800 132864 11.2814 6.84003 194.157 211.318 423.722 423.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 490 3.2e-05 4096 160 1550 238080 1217.67 322.01 4845.25 9643.5 16029.2 16029.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 0.001024 1024 245 550 10560 1.24518 0.693408 10.4467 26.4714 38.9572 39.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 3.2e-05 2048 350 3900 399360 259.515 78.1636 4871.5 2296.67 7506.29 7506.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000128 4096 160 1800 122880 37.0703 28.3546 832.018 837.657 1735.21 1735.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 3.2e-05 2048 280 1400 579072 85.7511 55.9534 2261.49 1676.51 4079.84 4079.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 6.4e-05 512 80 300 288768 11.8561 6.7113 56.4067 243.291 318.417 318.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 6.4e-05 512 195 250 135168 27.4297 6.61638 28.3052 206.417 269.006 269.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 6.4e-05 4096 270 11000 290496 49.4401 60.3082 9980.57 1797.62 11888.1 11888.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 3.2e-05 1024 160 500 597504 41.9232 26.8844 325.408 838.267 1232.61 1232.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 0.000128 1024 180 800 132864 11.251 6.8321 119.478 209.53 347.221 347.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 490 3.2e-05 4096 160 1550 236544 1219.66 322.668 4303.7 9612.39 15459.2 15459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 0.001024 1024 245 550 10368 1.24083 0.690048 6.76528 26.0451 34.838 34.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 990 3.2e-05 2048 350 3900 393216 260.893 78.0908 2955.23 2276.79 5571.44 5571.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000128 4096 160 1800 123264 37.1353 28.394 682.398 838.119 1586.16 1586.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 3.2e-05 2048 280 1400 579456 85.9053 56.0468 1849.98 1674.9 3666.97 3667.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 6.4e-05 512 80 300 288000 11.85 7.54563 47.9628 240.498 308.013 308.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 6.4e-05 512 195 250 110592 28.1239 6.54208 41.4719 198.018 274.405 274.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 6.4e-05 4096 270 11000 290304 49.483 60.3738 8176.03 1793.76 10079.8 10079.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 3.2e-05 1024 160 500 596736 42.0903 26.9156 265.828 837.543 1172.51 1172.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 0.000128 1024 180 800 132480 11.246 6.83469 97.7395 208.88 324.831 324.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 490 3.2e-05 4096 160 1550 235008 1221.73 323.2 4141.66 9573.27 15260.6 15261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 0.001024 1024 245 550 9792 1.24448 0.682976 4.92483 25.8393 32.7938 32.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 990 3.2e-05 2048 350 3900 387072 262.496 78.1329 2386.63 2274.97 5002.66 5003.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000128 4096 160 1800 122880 37.1125 28.3468 2148.69 837.19 3051.45 3051.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 3.2e-05 2048 280 1400 577536 85.9529 55.9666 1574.29 1672.8 3389.16 3389.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 6.4e-05 512 80 300 285696 11.8759 6.68477 41.9687 238.779 299.467 299.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 6.4e-05 512 195 250 122880 26.9555 6.53334 42.8253 198.002 274.556 274.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 6.4e-05 4096 270 11000 290304 49.4612 60.2826 6964.01 1795.65 8869.57 8869.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1970 3.2e-05 1024 160 500 595968 42.0492 26.8615 251.528 836.383 1156.95 1157.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 0.000128 1024 180 800 132096 11.2409 6.828 83.5876 210.603 312.389 312.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 490 3.2e-05 4096 160 1550 233472 1220.61 322.853 4011.37 9559.33 15115 15115.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 0.001024 1024 245 550 9984 1.25542 0.69392 4.83248 26.1474 33.0295 33.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 990 3.2e-05 2048 350 3900 380928 264.637 78.6016 2140.6 2274.66 4758.95 4759.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000128 4096 160 1800 123200 37.2502 28.3978 1229.84 837.954 2133.56 2133.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 3.2e-05 2048 280 1400 579264 86.2169 56.0999 3356.31 1675.24 5174.01 5174.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 6.4e-05 512 80 300 289408 11.8814 6.73178 74.4937 240.99 334.252 334.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 6.4e-05 512 195 250 136192 27.5285 6.6519 41.6489 206.917 282.984 283.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 6.4e-05 4096 270 11000 290528 49.6277 60.3955 14717.1 1793.69 16621 16621.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 3.2e-05 1024 160 500 597632 42.1254 26.95 488.471 844.575 1402.26 1402.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 0.000128 1024 180 800 132608 11.3078 6.84218 177.817 209.297 405.4 405.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 490 3.2e-05 4096 160 1550 238336 1219.23 322.416 4357.56 9551.66 15451.6 15452.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 0.001024 1024 245 550 10528 1.24304 0.689984 9.97517 26.0602 38.0691 38.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 3.2e-05 2048 350 3900 397824 261.157 78.6245 4434.65 2278.87 7053.73 7054.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000128 4096 160 1800 122752 37.1034 28.3771 784.065 837.639 1687.29 1687.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 3.2e-05 2048 280 1400 578816 86.0218 56.0888 2130.58 1676.57 3949.39 3949.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 6.4e-05 512 80 300 288512 11.8897 6.72314 49.6043 240.13 308.502 308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 6.4e-05 512 195 250 129024 27.2397 6.56573 26.4377 202.283 262.772 262.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 6.4e-05 4096 270 11000 290304 49.482 60.355 9383.38 1799.69 11293.1 11293.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 3.2e-05 1024 160 500 597632 42.0229 26.9188 309.725 838.477 1217.29 1217.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 0.000128 1024 180 800 132608 11.2865 6.83872 112.841 209.525 340.622 340.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 490 3.2e-05 4096 160 1550 236544 1221.53 322.775 3855 9590.03 14990.1 14990.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 0.001024 1024 245 550 10304 1.24403 0.690176 6.35894 26.1558 34.5512 34.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 3.2e-05 2048 350 3900 394240 262.891 79.3587 2793.01 2290.31 5426.01 5426.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000128 4096 160 1800 122976 37.2312 28.3935 648.833 837.388 1551.96 1552.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 3.2e-05 2048 280 1400 577920 86.1711 56.0434 1741.17 1673.19 3556.78 3556.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 6.4e-05 512 80 300 287616 11.9652 6.73258 45.2812 241.961 306.094 306.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 6.4e-05 512 195 250 129024 27.2894 6.57507 21.5256 202.19 257.819 258.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 6.4e-05 4096 270 11000 290304 49.5862 60.3546 7696.22 1793.83 9600.15 9600.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 3.2e-05 1024 160 500 596736 42.0979 26.9252 254.055 836.68 1159.89 1160.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 0.000128 1024 180 800 131712 11.366 6.84442 91.7561 209.459 319.553 319.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 490 3.2e-05 4096 160 1550 236544 1224.35 323.72 3735.99 9585.78 14870.6 14871.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 0.001024 1024 245 550 10080 1.23222 0.679936 5.03898 25.6102 32.662 32.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 990 3.2e-05 2048 350 3900 397824 261.282 78.6246 2311.23 2279.63 4931.2 4931.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000128 4096 160 1800 122752 37.0509 28.3622 584.092 838.338 1487.95 1488.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 3.2e-05 2048 280 1400 577024 85.994 55.9717 1567.3 1674.72 3384.12 3384.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 6.4e-05 512 80 300 286720 11.9516 6.7199 41.0258 241.103 300.958 301.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 6.4e-05 512 195 250 114688 26.6455 6.43482 36.6461 192.789 262.758 262.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 6.4e-05 4096 270 11000 290304 49.4649 60.3312 6947.9 1796.83 8854.68 8854.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 3.2e-05 1024 160 500 596736 41.9419 26.874 228.061 837.406 1134.41 1134.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 0.000128 1024 180 800 132608 11.2777 6.83213 83.6939 209.705 311.636 311.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 490 3.2e-05 4096 160 1550 236544 1219.62 322.477 3672.82 9600.98 14816.7 14817.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 0.001024 1024 245 550 9856 1.23552 0.67856 4.83379 25.7054 32.5541 32.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 990 3.2e-05 2048 350 3900 387072 261.482 77.8196 2031.08 2272.01 4642.82 4643.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000128 4096 160 1800 123136 37.1116 28.3574 1220.09 838.18 2123.86 2123.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 3.2e-05 2048 280 1400 579584 85.8645 56.0498 3289.92 1675.63 5107.61 5107.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 6.4e-05 512 80 300 289792 11.8628 6.71738 75.3819 240.361 334.483 334.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 6.4e-05 512 195 250 139264 27.6412 6.7089 41.8123 208.981 285.388 285.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 6.4e-05 4096 270 11000 290560 49.4007 60.269 14295.8 1793.26 16198.9 16199.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 3.2e-05 1024 160 500 598016 41.914 26.8831 476.803 844.616 1390.35 1390.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 0.000128 1024 180 800 133120 11.2763 6.83331 175.343 209.666 403.251 403.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 490 3.2e-05 4096 160 1550 239616 1215.05 321.72 2894.72 9552.91 13985.2 13985.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 0.001024 1024 245 550 10496 1.25331 0.696608 9.44253 26.3295 37.8202 37.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 3.2e-05 2048 350 3900 397312 260.044 78.274 4330.89 2274.93 6944.57 6944.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000128 4096 160 1800 122368 37.0734 28.3419 790.372 836.665 1692.57 1692.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 3.2e-05 2048 280 1400 579584 85.85 56.0703 2132.25 1677.12 3951.43 3951.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 6.4e-05 512 80 300 288768 11.8289 6.70531 49.4068 240.934 309.032 309.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 6.4e-05 512 195 250 131072 28.4633 6.70928 25.9709 209.184 270.573 270.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 6.4e-05 4096 270 11000 290560 49.4661 60.2819 9273.43 1795.19 11178.5 11178.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 3.2e-05 1024 160 500 598016 41.9363 27.0286 310.009 838.713 1217.82 1217.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 0.000128 1024 180 800 132096 11.271 6.83174 112.449 209.225 339.906 340.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 490 3.2e-05 4096 160 1550 237568 1215.56 321.284 3600.67 9557.58 14695.9 14696.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 0.001024 1024 245 550 9728 1.23693 0.68416 6.01501 25.7491 33.7869 33.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 3.2e-05 2048 350 3900 393216 262.497 78.9078 2773.9 2287.97 5403.71 5404.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000128 4096 160 1800 122880 37.0995 28.3449 676.712 838.152 1580.42 1580.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 3.2e-05 2048 280 1400 577536 85.9248 55.9638 1790.16 1674.56 3606.75 3606.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 6.4e-05 512 80 300 285696 11.8669 6.68899 41.0262 239.011 298.751 298.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 6.4e-05 512 195 250 122880 26.9613 6.53459 20.8947 198.239 252.869 253.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 6.4e-05 4096 270 11000 290304 49.4777 60.2952 7659.45 1795.79 9565.17 9565.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 3.2e-05 1024 160 500 595968 42.0724 26.8769 263.835 838.403 1171.32 1171.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 0.000128 1024 180 800 132096 11.2401 6.83133 95.5683 208.623 322.395 322.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 490 3.2e-05 4096 160 1550 233472 1220.94 322.873 3408.79 9575.5 14528.9 14529.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 0.001024 1024 245 550 9984 1.25715 0.690336 5.5495 26.1755 33.773 33.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 3.2e-05 2048 350 3900 380928 264.586 78.7872 2246.16 2277.3 4867.27 4867.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000128 4096 160 1800 121856 37.1193 28.3402 598.314 837.104 1500.99 1501.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 3.2e-05 2048 280 1400 579584 85.8639 56.011 1583.37 1677.44 3402.82 3402.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 6.4e-05 512 80 300 286720 11.9121 6.70797 41.1897 239.969 299.936 300.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 6.4e-05 512 195 250 98304 29.2559 6.53066 15.4682 198.595 250.092 250.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 6.4e-05 4096 270 11000 289792 49.4448 60.2531 6669.34 1795.08 8574.28 8574.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 3.2e-05 1024 160 500 598016 41.9508 26.8886 235.558 838.817 1143.35 1143.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 0.000128 1024 180 800 131072 11.3407 6.84618 83.7392 209.401 311.456 311.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 490 3.2e-05 4096 160 1550 237568 1214.97 321.295 3403.16 9558.83 14499 14499.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 0.001024 1024 245 550 9216 1.22397 0.666176 4.66941 25.2326 31.8939 31.9865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 990 3.2e-05 2048 350 3900 393216 262.211 77.9022 2044.89 2288.75 4674.2 4674.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000128 4096 160 1800 123264 37.227 28.4017 1250.93 838.552 2155.22 2155.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 3.2e-05 2048 280 1400 579456 86.1193 56.1812 3382.28 1676.28 5201 5201.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 6.4e-05 512 80 300 289152 11.9046 6.7241 75.9766 242.468 337.231 337.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 6.4e-05 512 195 250 129024 27.7812 6.57859 39.8331 204.338 278.772 278.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 6.4e-05 4096 270 11000 290448 49.6103 60.374 15120 1795.3 17025.4 17025.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 3.2e-05 1024 160 500 597312 42.1479 26.9441 481.86 838.429 1389.51 1389.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 0.000128 1024 180 800 133056 11.3075 6.84442 177.947 209.756 405.981 406.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 490 3.2e-05 4096 160 1550 239616 1215.68 322.174 2962.69 9551.52 14052.8 14053.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 0.001024 1024 245 550 10368 1.24694 0.692832 9.80848 26.143 37.9892 38.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 3.2e-05 2048 350 3900 396288 261.086 78.1864 4461.74 2276.76 7078.2 7078.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000128 4096 160 1800 123264 37.1473 28.3917 893.038 838.144 1796.83 1796.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 3.2e-05 2048 280 1400 579456 85.8842 56.0762 2413.09 1674.94 4230.13 4230.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 6.4e-05 512 80 300 288000 11.8576 6.71126 54.3794 239.459 312.564 312.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 6.4e-05 512 195 250 110592 28.1241 6.53888 24.8878 198.02 257.813 257.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 6.4e-05 4096 270 11000 290304 49.4745 60.3606 10735.5 1793.72 12639.2 12639.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 3.2e-05 1024 160 500 596736 42.0696 26.9138 344.205 837.665 1250.99 1251.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 0.000128 1024 180 800 132480 11.2504 6.8351 126.781 208.886 353.882 353.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 490 3.2e-05 4096 160 1550 235008 1221.48 323.167 2070.83 9573.14 13189.3 13189.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 0.001024 1024 245 550 9792 1.2447 0.684 6.44979 25.8349 34.315 34.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 3.2e-05 2048 350 3900 387072 262.529 78.3243 3105.92 2274.87 5722.07 5722.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000128 4096 160 1800 122688 37.1828 28.4057 732.415 836.139 1634.26 1634.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 3.2e-05 2048 280 1400 578880 86.097 56.0708 1983.99 1675.04 3801.33 3801.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 6.4e-05 512 80 300 286848 11.9142 6.72358 45.0381 239.558 303.39 303.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 6.4e-05 512 195 250 110592 29.4446 6.58429 20.9835 204.414 261.665 261.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 6.4e-05 4096 270 11000 289872 49.6721 60.3587 8831.36 1795.09 10736.6 10736.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 3.2e-05 1024 160 500 596160 42.1853 26.934 285.311 837.561 1192.12 1192.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 0.000128 1024 180 800 131328 11.3234 6.84371 103.927 209.156 331.376 331.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 490 3.2e-05 4096 160 1550 235008 1224.01 323.541 1719.42 9585.16 12852.9 12853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 0.001024 1024 245 550 9504 1.25606 0.68608 5.8056 25.9478 33.794 33.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 3.2e-05 2048 350 3900 387072 267.537 79.7153 2567.14 2301.89 5216.72 5217.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000128 4096 160 1800 122112 37.0284 28.3382 690.75 836.613 1592.85 1592.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 3.2e-05 2048 280 1400 578304 85.9556 56.082 1878.41 1676.86 3697.44 3697.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 6.4e-05 512 80 300 285696 11.742 6.64781 42.3879 240.392 301.326 301.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 6.4e-05 512 195 250 110592 28.114 6.53446 20.2581 199.054 254.198 254.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 6.4e-05 4096 270 11000 290304 49.4721 60.2726 8307.41 1796.82 10214.1 10214.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 3.2e-05 1024 160 500 596736 41.9753 26.8768 269.513 838.565 1177.06 1177.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 0.000128 1024 180 800 131328 11.1855 6.81651 98.8308 207.723 324.685 324.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 490 3.2e-05 4096 160 1550 230400 1218.9 323.356 3250.14 9579.69 14372.9 14373.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 0.001024 1024 245 550 9216 1.22518 0.673504 5.33834 25.2746 32.6122 32.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 3.2e-05 2048 350 3900 368640 267.678 78.1494 2305.16 2277.8 4929.22 4929.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000128 4096 160 1800 122400 37.2591 28.4303 633.652 836.903 1536.35 1536.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 3.2e-05 2048 280 1400 576000 86.0968 55.9945 1713.82 1670.71 3526.76 3526.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 6.4e-05 512 80 300 288000 11.8997 6.72154 43.423 241.418 303.612 303.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 6.4e-05 512 195 250 92160 27.4745 6.06208 16.0373 185.956 235.77 235.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 6.4e-05 4096 270 11000 289440 49.6709 60.3711 7599.32 1797.5 9507.01 9507.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 3.2e-05 1024 160 500 593280 42.1582 26.886 247.2 835.428 1151.81 1151.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 0.000128 1024 180 800 132480 11.3167 6.84851 91.9231 209.347 319.565 319.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 490 3.2e-05 4096 160 1550 230400 1236.47 328.056 3279.14 9661.99 14506.4 14507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 0.001024 1024 245 550 8640 1.27357 0.682656 4.94122 25.7555 32.7522 32.8417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 990 3.2e-05 2048 350 3900 391680 264.217 77.5824 2257.42 2290.53 4890.18 4890.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000128 4096 160 1800 123200 37.1344 28.3936 1209.37 838.941 2113.96 2114.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 3.2e-05 2048 280 1400 579200 85.9612 56.1439 3290.46 1677.03 5109.74 5109.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 6.4e-05 512 80 300 289280 11.9009 6.72563 74.8194 240.538 334.143 334.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 6.4e-05 512 195 250 133120 27.7029 6.62077 40.3448 206.415 281.319 281.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 6.4e-05 4096 270 11000 290560 49.4467 60.3092 14635.1 1798.31 16543.3 16543.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 3.2e-05 1024 160 500 597760 41.9933 26.9192 472.412 838.75 1380.21 1380.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 0.000128 1024 180 800 133120 11.2975 6.84368 175.496 209.859 403.621 403.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 490 3.2e-05 4096 160 1550 238080 1219.51 322.584 2858.47 9581.58 13982.9 13983.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 0.001024 1024 245 550 10240 1.23802 0.686624 9.35322 26.028 37.4099 37.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 3.2e-05 2048 350 3900 399360 260.685 78.9397 4377.24 2282.3 6999.61 6999.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000128 4096 160 1800 122240 36.9964 28.3358 828.433 835.834 1729.72 1729.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 3.2e-05 2048 280 1400 578560 85.9094 56.0235 2255.98 1677.04 4075.09 4075.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 6.4e-05 512 80 300 289280 11.8772 6.71744 51.0475 240.581 310.375 310.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 6.4e-05 512 195 250 122880 28.5648 6.62074 25.7757 206.442 267.644 267.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 6.4e-05 4096 270 11000 290560 49.4056 60.33 9982.21 1795.43 11887.5 11887.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 3.2e-05 1024 160 500 597760 41.9178 26.8841 323.429 841.055 1233.42 1233.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 0.000128 1024 180 800 131840 11.2026 6.82384 118.373 208.215 344.743 344.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 490 3.2e-05 4096 160 1550 235520 1224.75 325.969 1948.9 9629.47 13129.9 13130.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 0.001024 1024 245 550 10240 1.24656 0.692224 6.55126 26.1331 34.7247 34.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 3.2e-05 2048 350 3900 399360 260.078 78.522 2994.67 2282.34 5616.04 5616.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000128 4096 160 1800 121920 37.074 28.3608 703.949 835.609 1605.11 1605.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 3.2e-05 2048 280 1400 577920 86.1222 56.05 1917 1674.11 3733.43 3733.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 6.4e-05 512 80 300 288000 11.8609 6.71478 43.6827 239.472 301.886 302.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 6.4e-05 512 195 250 122880 28.6045 6.62774 22.48 206.317 264.269 264.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 6.4e-05 4096 270 11000 289920 49.5203 60.3125 8614.31 1794.58 10518.9 10519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 3.2e-05 1024 160 500 597120 42.0118 26.9203 275.571 837.127 1181.76 1181.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 0.000128 1024 180 800 132480 11.2673 6.84032 101.907 209.007 329.149 329.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 490 3.2e-05 4096 160 1550 230400 1235.04 327.309 1635.28 9655.89 12854.3 12854.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 0.001024 1024 245 550 9600 1.26691 0.69632 5.72589 26.2143 34.0001 34.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 3.2e-05 2048 350 3900 384000 262.46 77.9534 2461.88 2267.09 5069.81 5070.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000128 4096 160 1800 121600 37.0139 28.3159 644.76 832.595 1542.8 1542.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 3.2e-05 2048 280 1400 578560 85.9897 56.0044 1768.13 1676.11 3586.38 3586.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 6.4e-05 512 80 300 281600 11.8075 6.62003 39.5013 238.821 296.912 297.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 6.4e-05 512 195 250 81920 29.7438 6.43722 14.5891 192.711 243.722 243.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 6.4e-05 4096 270 11000 289920 49.3519 60.2644 7826.89 1792.12 9728.77 9728.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 3.2e-05 1024 160 500 596480 41.986 26.8949 253.941 838.207 1161.16 1161.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 0.000128 1024 180 800 130560 11.1654 6.80141 92.5047 206.553 317.153 317.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 490 3.2e-05 4096 160 1550 235520 1240.25 325.794 1533.94 9689.05 12790.7 12791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 0.001024 1024 245 550 10240 1.26157 0.69312 5.7449 26.3286 34.1284 34.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 3.2e-05 2048 350 3900 389120 259.233 76.8937 2302.33 2258.42 4900.92 4901.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000128 4096 160 1800 121600 37.112 28.3617 620.13 835.494 1521.21 1521.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 3.2e-05 2048 280 1400 576000 86.2968 56.0333 1687.27 1676.15 3505.88 3506.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 6.4e-05 512 80 300 281600 11.8212 6.62912 38.4425 238.37 295.422 295.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 6.4e-05 512 195 250 102400 30.5663 6.62934 17.3735 206.623 261.425 261.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 6.4e-05 4096 270 11000 289600 49.5834 60.3397 7559.34 1804.73 9474.14 9474.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 3.2e-05 1024 160 500 595200 42.0564 26.9128 243.299 838.164 1150.56 1150.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 0.000128 1024 180 800 128000 11.248 6.8097 87.8672 206.842 312.896 313.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 490 3.2e-05 4096 160 1550 217600 1542.94 400.476 2907.43 11835.8 16687.6 16688.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 0.001024 1024 245 550 8000 1.19334 0.64192 5.0688 24.3063 31.3116 31.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 3.2e-05 2048 350 3900 384000 262.503 78.1668 2193.83 2270.19 4805.12 4805.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000128 4096 160 1800 124544 37.1314 28.3648 1759.9 838.48 2663.99 2664.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1870 3.2e-05 2048 280 1380 578816 86.0703 56.0476 2633.47 1677.24 4452.97 4453.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 6.4e-05 512 80 300 286720 11.9737 6.71862 62.0198 241.759 322.626 322.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 6.4e-05 512 195 240 118784 29.5266 6.70797 35.8398 209.082 281.402 281.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 6.4e-05 4096 270 10980 290496 49.3718 60.341 11772.7 1795.57 13678.2 13678.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1970 3.2e-05 1024 160 480 599040 42.1787 26.8884 594.024 858.39 1521.62 1521.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 0.000128 1024 180 840 133632 11.2496 6.82989 142.635 209.738 370.586 370.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 490 3.2e-05 4096 160 1560 232448 1236.2 327.173 3516.67 9733.24 14814 14814.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 0.001024 1024 245 540 10496 1.25075 0.698368 7.33568 26.2992 35.6813 35.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 990 3.2e-05 2048 350 3900 389120 267.606 79.9988 3486.84 2331.87 6166.78 6167.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 0.000128 4096 160 1800 124416 37.2461 28.3628 1763.95 838.747 2668.42 2668.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1870 3.2e-05 2048 280 1380 578560 86.1119 55.9558 1720.42 1677.29 3539.92 3540.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1030 6.4e-05 512 80 300 286720 12.0369 6.71744 83.7911 241.71 344.417 344.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 6.4e-05 512 195 240 114688 29.944 6.71286 30.3691 209.13 276.402 276.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 6.4e-05 4096 270 10980 290304 49.3834 60.3314 7650.35 1797.66 9557.89 9558.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1970 3.2e-05 1024 160 480 598528 42.1851 26.915 555.101 838.586 1462.93 1463.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 0.000128 1024 180 840 133632 11.2618 6.83014 104.314 209.804 332.34 332.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 490 3.2e-05 4096 160 1560 231424 1240.42 328.172 3402.55 9702.76 14674.7 14675.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 0.001024 1024 245 540 10496 1.2552 0.696352 9.56826 26.3499 37.9736 38.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 990 3.2e-05 2048 350 3900 385024 269.011 79.9225 2299.42 2309.38 4958.17 4958.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.000128 4096 160 1800 124032 37.1368 28.3423 1760.24 836.947 2662.78 2662.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1870 3.2e-05 2048 280 1380 578304 85.9668 55.9617 1462.89 1674.84 3279.79 3279.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1030 6.4e-05 512 80 300 285696 12.0352 6.7113 81.2134 245.851 345.97 346.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 6.4e-05 512 195 240 110592 29.7622 6.61504 27.953 206.219 270.793 270.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 6.4e-05 4096 270 10980 290304 49.3836 60.3546 6206.95 1795.12 8111.96 8112.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1970 3.2e-05 1024 160 480 598272 42.1524 26.8791 541.428 837.463 1448.05 1448.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 0.000128 1024 180 840 132864 11.2615 6.8319 88.5639 209.332 316.121 316.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 490 3.2e-05 4096 160 1560 230400 1238.92 328.102 3303.51 9685.46 14556.8 14557.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 740 0.001024 1024 245 540 9984 1.24986 0.689248 8.98506 26.0242 37.0486 37.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 990 3.2e-05 2048 350 3900 380928 269.364 80.012 1881 2307.6 4538.42 4538.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.000128 4096 160 1800 123904 37.1416 28.3402 1752.46 835.779 2653.83 2653.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1870 3.2e-05 2048 280 1380 578560 86.5756 56.0946 3136.06 1675.8 4954.67 4954.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1030 6.4e-05 512 80 300 284672 12.0485 6.70749 80.3793 242.588 341.883 342.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 6.4e-05 512 195 240 114688 29.9188 6.70534 27.8333 209.02 273.72 273.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 6.4e-05 4096 270 10980 290304 49.4056 60.3511 5398.55 1795.14 7303.61 7303.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1970 3.2e-05 1024 160 480 598016 42.2372 26.887 532.404 837.989 1439.65 1439.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 0.000128 1024 180 840 133120 11.2436 6.82566 78.915 209.058 306.17 306.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 490 3.2e-05 4096 160 1560 229376 1240.5 327.589 3232.05 9680.82 14481.7 14482.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 740 0.001024 1024 245 540 9728 1.23936 0.687424 8.63018 25.729 36.3855 36.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 990 3.2e-05 2048 350 3900 385024 269.055 79.3536 1686.41 2308.18 4343.43 4343.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000128 4096 160 1800 124480 37.189 28.4083 1338.5 838.631 2242.85 2242.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 3.2e-05 2048 280 1380 578880 86.3137 56.1394 3622.15 1677.57 5442.32 5442.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 6.4e-05 512 80 300 286720 12.0097 6.72666 83.8707 243.681 346.446 346.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 6.4e-05 512 195 240 117760 29.7938 6.73011 51.3673 209.796 297.925 298.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 6.4e-05 4096 270 10980 290480 49.5985 60.4127 16078.1 1795.46 17983.8 17983.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 3.2e-05 1024 160 480 599040 42.0083 26.9558 528.922 839.042 1437.06 1437.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 0.000128 1024 180 840 133440 11.2866 6.84061 198.32 209.775 426.348 426.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 490 3.2e-05 4096 160 1560 232960 1236.22 327.642 4785.11 9694.94 16044.7 16045.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 0.001024 1024 245 540 10400 1.24979 0.68912 10.0909 26.1803 38.311 38.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 990 3.2e-05 2048 350 3900 389120 267.668 79.9052 4721.98 2322.53 7392.53 7392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000128 4096 160 1800 124480 37.0811 28.3929 836.329 838.282 1740.2 1740.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 3.2e-05 2048 280 1380 578560 86.0762 56.0639 2245.03 1675.7 4063 4063.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 6.4e-05 512 80 300 286720 11.9866 6.72742 57.667 241.428 317.964 318.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 6.4e-05 512 195 240 112640 29.5506 6.62483 42.0285 206.249 284.692 284.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 6.4e-05 4096 270 10980 290400 49.4004 60.369 9972.14 1795.02 11877.1 11877.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1970 3.2e-05 1024 160 480 598400 41.9345 26.9199 344.246 837.931 1251.16 1251.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 0.000128 1024 180 840 133120 11.2917 6.84416 122.269 209.69 350.221 350.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 490 3.2e-05 4096 160 1560 232960 1235.3 327.25 4294.21 9659.54 15517.1 15517.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 0.001024 1024 245 540 10240 1.24426 0.690784 6.28131 26.0069 34.3203 34.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 990 3.2e-05 2048 350 3900 389120 267.982 79.8754 2917.6 2307.92 5573.82 5574.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000128 4096 160 1800 124320 37.1619 28.3925 2190.67 837.482 3093.82 3093.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1870 3.2e-05 2048 280 1380 577920 86.3031 56.0394 1829.86 1673.87 3646.21 3646.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 6.4e-05 512 80 300 284160 12.0253 6.71622 47.6969 241.422 308.017 308.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 6.4e-05 512 195 240 107520 30.1121 6.63142 38.5816 206.234 281.801 281.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 6.4e-05 4096 270 10980 290160 49.5689 60.4254 8155.83 1794.68 10060.7 10060.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1970 3.2e-05 1024 160 480 598080 42.121 26.9338 736.983 836.971 1643.15 1643.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 0.000128 1024 180 840 132480 11.2766 6.85043 99.9954 208.841 327.097 327.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 490 3.2e-05 4096 160 1560 230400 1238.05 327.654 4093.67 9646 15306.1 15306.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 0.001024 1024 245 540 10080 1.25398 0.689888 5.18445 26.0544 33.2802 33.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 990 3.2e-05 2048 350 3900 384000 270.106 79.9423 2481.39 2307.84 5139.71 5140.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000128 4096 160 1800 123520 36.9295 28.3147 2495.6 843.309 3404.26 3404.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1870 3.2e-05 2048 280 1380 578560 85.9096 55.9778 1557.11 1692.05 3391.18 3391.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 6.4e-05 512 80 300 286720 11.9706 6.71286 43.5268 245.584 307.951 308.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 6.4e-05 512 195 240 102400 30.5375 6.61738 33.8023 208.282 279.477 279.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 6.4e-05 4096 270 10980 290240 49.4087 60.3601 6917 1814.37 8841.29 8841.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1970 3.2e-05 1024 160 480 597760 41.9679 26.8937 673.501 846.122 1588.62 1588.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 0.000128 1024 180 840 131840 11.2098 6.81526 84.8848 210.081 313.12 313.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 490 3.2e-05 4096 160 1560 230400 1241.34 328.617 4361.99 9798.81 15731.5 15732.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 0.001024 1024 245 540 10240 1.24963 0.691776 4.51296 26.3694 32.9215 33.0138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 990 3.2e-05 2048 350 3900 389120 267.545 79.1208 2185.01 2330.53 4862.64 4862.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000128 4096 160 1800 124416 37.0384 28.367 1224.63 838.233 2128.38 2128.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 3.2e-05 2048 280 1380 578688 86.097 56.097 3326.05 1676.9 5145.29 5145.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 6.4e-05 512 80 300 286464 11.9664 6.72086 76.5049 240.128 335.477 335.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 6.4e-05 512 195 240 110592 29.7286 6.62528 31.7898 206.347 274.728 274.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 6.4e-05 4096 270 10980 290400 49.4191 60.4098 14800.8 1795.72 16706.5 16706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 3.2e-05 1024 160 480 599040 41.8754 27.16 486.334 838.705 1394.21 1394.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 0.000128 1024 180 840 133248 11.246 6.83843 182.303 209.683 410.196 410.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 490 3.2e-05 4096 160 1560 231936 1235.62 327.366 4188.42 9659.78 15411.9 15412.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 0.001024 1024 245 540 10368 1.24995 0.691744 9.3296 26.2388 37.6069 37.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 3.2e-05 2048 350 3900 387072 267.852 79.9273 4323.01 2309.13 6980.35 6980.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000128 4096 160 1800 124032 36.9808 28.3375 769.87 836.846 1672.14 1672.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 3.2e-05 2048 280 1380 578304 85.9548 56.0456 2084.67 1674.76 3901.56 3901.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 6.4e-05 512 80 300 285696 11.9804 6.71334 53.5319 240.984 313.369 313.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 6.4e-05 512 195 240 110592 29.6904 6.61686 21.3326 206.22 264.106 264.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 6.4e-05 4096 270 10980 290304 49.368 60.3445 9242.52 1795.24 11147.6 11147.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 3.2e-05 1024 160 480 598272 41.8336 27.8549 305.154 837.593 1212.57 1212.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 0.000128 1024 180 840 132864 11.2586 6.83418 113.885 209.33 341.435 341.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 490 3.2e-05 4096 160 1560 230400 1236.65 328.075 3711.56 9685.46 14962.5 14963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 0.001024 1024 245 540 9984 1.25005 0.687968 5.89232 26.0204 33.952 34.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 990 3.2e-05 2048 350 3900 380928 269.176 79.9576 2658.05 2307.6 5315.22 5315.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000128 4096 160 1800 124416 37.0867 28.402 635.827 838.142 1539.57 1539.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 3.2e-05 2048 280 1380 578304 86.0275 56.0196 1709.29 1674.92 3526.39 3526.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 6.4e-05 512 80 300 285696 11.9377 6.71155 45.3455 240.504 304.654 304.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 6.4e-05 512 195 240 92160 29.8596 6.5495 29.1337 198.069 263.846 264.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 6.4e-05 4096 270 10980 290016 49.4609 60.4031 7614.02 1795.14 9519.18 9519.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 3.2e-05 1024 160 480 597888 41.9782 26.9487 249.421 837.54 1156.02 1156.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 0.000128 1024 180 840 132480 11.2526 6.83859 93.4795 208.881 320.575 320.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 490 3.2e-05 4096 160 1560 230400 1236.19 327.506 3599.14 9679.29 14842.9 14843.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 0.001024 1024 245 540 9792 1.24717 0.686368 4.50995 25.8367 32.38 32.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 990 3.2e-05 2048 350 3900 377856 269.181 79.6544 2169.74 2299.63 4818.64 4818.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000128 4096 160 1800 123648 37.0654 28.3606 572.115 838.164 1475.81 1475.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 3.2e-05 2048 280 1380 577536 85.9384 55.9122 1540.22 1674.56 3356.77 3356.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 6.4e-05 512 80 300 282624 11.9977 6.68627 41.0172 239.012 298.871 299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 6.4e-05 512 195 240 98304 29.2432 6.53734 29.4242 198.233 263.684 263.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 6.4e-05 4096 270 10980 289920 49.4785 60.3824 6865.66 1797.87 8773.55 8773.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 3.2e-05 1024 160 480 597504 41.941 26.8653 224.07 837.35 1130.36 1130.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 0.000128 1024 180 840 132096 11.2479 6.82976 84.0543 208.633 310.895 311.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 490 3.2e-05 4096 160 1560 227328 1239.18 327.738 3489.78 9678.31 14735.8 14736.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 0.001024 1024 245 540 9984 1.25261 0.693984 4.50758 26.1795 32.7363 32.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 990 3.2e-05 2048 350 3900 368640 274.076 79.5077 1906.43 2310.41 4570.87 4571.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000128 4096 160 1800 123840 37.001 28.3772 1865.76 835.554 2766.81 2766.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1870 3.2e-05 2048 280 1380 577920 86.1114 56.117 1338.48 1674.06 3154.89 3155.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 6.4e-05 512 80 300 284160 11.9957 6.71034 36.6895 241.573 297.123 297.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 6.4e-05 512 195 240 92160 31.4365 6.62531 28.189 206.378 272.87 273.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 6.4e-05 4096 270 10980 289920 49.4824 60.3784 5957.35 1794.56 7861.92 7862.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1970 3.2e-05 1024 160 480 597120 42.1055 26.9106 631.655 839.126 1539.93 1540.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 0.000128 1024 180 840 132480 11.2689 6.93248 73.458 209.003 300.791 300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 490 3.2e-05 4096 160 1560 230400 1235.35 327.405 3471.07 9649.74 14684.3 14684.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 0.001024 1024 245 540 9600 1.26976 0.694048 3.9673 26.2139 32.2471 32.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 990 3.2e-05 2048 350 3900 368640 274.385 79.8208 1782.07 2308.31 4445.01 4445.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000128 4096 160 1800 124544 37.1357 28.4134 1181.03 837.754 2084.44 2084.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 3.2e-05 2048 280 1380 578368 86.3312 56.2602 3170.15 1674.85 4987.73 4987.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 6.4e-05 512 80 300 285824 12.0126 6.72778 71.67 240.932 331.501 331.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 6.4e-05 512 195 240 114688 29.5442 6.64576 32.1291 206.863 275.424 275.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 6.4e-05 4096 270 10980 290416 49.5928 60.4403 14096.5 1793.84 16000.6 16000.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 3.2e-05 1024 160 480 598528 42.0863 26.9541 460.786 837.696 1367.65 1367.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 0.000128 1024 180 840 133056 11.2929 6.83846 172.407 209.253 399.917 400.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 490 3.2e-05 4096 160 1560 231168 1239.78 327.924 3944.92 9660.4 15173.8 15174.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 0.001024 1024 245 540 10304 1.24669 0.688512 9.10483 26.0623 37.2008 37.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 3.2e-05 2048 350 3900 387072 268.552 79.9253 4097.22 2307.2 6753.33 6753.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000128 4096 160 1800 124096 37.0437 28.375 752.159 837.059 1654.75 1654.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 3.2e-05 2048 280 1380 577920 86.1712 56.0642 2008.28 1675.41 3826.05 3826.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 6.4e-05 512 80 300 284928 12.0196 6.72106 46.3108 239.975 305.184 305.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 6.4e-05 512 195 240 100352 29.926 6.57149 18.5386 202.146 257.422 257.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 6.4e-05 4096 270 10980 290304 49.4019 60.378 8922.04 1795.05 10827 10827.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 3.2e-05 1024 160 480 598528 41.9555 26.9272 293.355 837.847 1200.22 1200.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 0.000128 1024 180 840 132608 11.2995 6.84154 109.197 209.381 336.85 336.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 490 3.2e-05 4096 160 1560 229376 1241.64 328.946 3443.38 9701.86 14716.6 14717.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 0.001024 1024 245 540 10304 1.24566 0.69264 6.28909 26.1331 34.4603 34.5538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 3.2e-05 2048 350 3900 387072 268.549 79.7028 2594.81 2307.99 5251.49 5251.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000128 4096 160 1800 124320 37.1228 28.3997 636.477 838.023 1540.13 1540.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 3.2e-05 2048 280 1380 576576 86.3692 56.0332 1690.14 1674.54 3507.21 3507.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 6.4e-05 512 80 300 284928 12.0615 6.7336 44.2748 240.024 303.252 303.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 6.4e-05 512 195 240 107520 29.2927 6.57622 17.0482 202.485 255.646 255.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 6.4e-05 4096 270 10980 289968 49.6727 60.4473 7519.06 1796.86 9426.19 9426.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 3.2e-05 1024 160 480 596736 42.1108 26.9236 249.357 837.362 1155.88 1156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 0.000128 1024 180 840 133056 11.3125 6.84829 93.2079 209.625 321.121 321.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 490 3.2e-05 4096 160 1560 231168 1238.97 328.493 3396.35 9682.22 14646.8 14647.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 0.001024 1024 245 540 9408 1.24499 0.679616 4.77808 25.6308 32.4315 32.5238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 3.2e-05 2048 350 3900 387072 268.694 79.9205 2198.11 2310.45 4857.6 4857.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000128 4096 160 1800 123648 37.0397 28.3544 558.501 837.464 1461.47 1461.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 3.2e-05 2048 280 1380 577024 85.9757 56.0947 1484.01 1672.93 3299.14 3299.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 6.4e-05 512 80 300 283136 12.105 6.71494 39.3606 242.983 301.323 301.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 6.4e-05 512 195 240 86016 29.3475 6.43229 12.2531 192.561 240.831 241.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 6.4e-05 4096 270 10980 290304 49.4582 60.3348 6611.76 1794.99 8516.7 8516.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 3.2e-05 1024 160 480 596736 41.9453 27.5061 218.208 836.535 1124.33 1124.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 0.000128 1024 180 840 132608 11.2777 6.83213 81.1596 209.484 308.88 308.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 490 3.2e-05 4096 160 1560 229376 1239.88 328.61 3222.41 9700.5 14492.2 14492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 0.001024 1024 245 540 9856 1.2353 0.679936 4.12621 25.6797 31.8205 31.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 990 3.2e-05 2048 350 3900 372736 272.204 78.3692 1858.03 2308.19 4517.22 4517.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000128 4096 160 1800 123200 37.2511 28.3973 498.436 836.617 1400.82 1400.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 3.2e-05 2048 280 1380 575680 86.3388 55.9858 1311.79 1670.74 3125 3125.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 6.4e-05 512 80 300 282240 11.9558 6.66925 36.1337 237.926 292.847 292.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 6.4e-05 512 195 240 71680 30.7647 6.44061 20.7672 192.674 250.891 251.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 6.4e-05 4096 270 10980 289520 49.6877 60.4908 5828.72 1796.63 7735.7 7735.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 3.2e-05 1024 160 480 595840 42.0056 26.9012 194.483 835.473 1099 1099.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 0.000128 1024 180 840 129920 11.3125 6.82749 70.8355 207.774 296.88 296.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 490 3.2e-05 4096 160 1560 224000 1243.34 328.456 3174.12 9676.52 14423.2 14423.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 0.001024 1024 245 540 10080 1.25536 0.688128 4.08515 26.0511 32.1785 32.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 990 3.2e-05 2048 350 3900 358400 277.512 78.0388 1580.41 2308.53 4244.93 4245.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000128 4096 160 1800 124416 37.0624 28.3674 1122.31 838.759 2026.62 2026.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 3.2e-05 2048 280 1380 578560 86.0321 56.0148 2982.49 1676.81 4801.48 4801.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 6.4e-05 512 80 300 286720 11.975 6.71702 69.4702 241.552 329.866 329.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 6.4e-05 512 195 240 114688 29.8953 6.70365 30.8244 209.127 276.789 276.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 6.4e-05 4096 270 10980 290304 49.395 69.6651 12961.6 1805.12 14885.9 14886.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 3.2e-05 1024 160 480 598528 41.9545 26.8863 439.385 838.66 1347.03 1347.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 0.000128 1024 180 840 133632 11.2542 6.82938 166.176 209.809 394.197 394.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 490 3.2e-05 4096 160 1560 231424 1237.42 328.16 2577.95 9687.05 13831.3 13832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 0.001024 1024 245 540 10496 1.252 0.698368 8.57926 26.3498 36.9776 37.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 3.2e-05 2048 350 3900 385024 268.82 79.7574 3822.19 2309.5 6480.71 6481.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000128 4096 160 1800 123904 36.9649 28.3443 768.492 835.533 1669.44 1669.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 3.2e-05 2048 280 1380 578560 86.0694 56.1124 2014.52 1675.39 3832.24 3832.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 6.4e-05 512 80 300 284672 11.9824 6.70925 47.1225 239.672 305.637 305.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 6.4e-05 512 195 240 114688 29.9087 6.7031 21.0071 208.961 266.818 267.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 6.4e-05 4096 270 10980 290304 49.4338 60.3484 8620.55 1794.6 10525.1 10525.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 3.2e-05 1024 160 480 598016 41.92 26.88 300.988 840.036 1209.95 1210.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 0.000128 1024 180 840 133120 11.2404 6.82982 111.185 208.999 338.379 338.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 490 3.2e-05 4096 160 1560 229376 1237.36 327.629 1745.16 9679.88 12990.8 12991.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 0.001024 1024 245 540 9728 1.23773 0.686112 5.73683 25.7203 33.4797 33.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 3.2e-05 2048 350 3900 385024 268.672 79.4008 2559.05 2307.36 5214.91 5215.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000128 4096 160 1800 123648 37.0617 28.3463 637.416 838.15 1541.08 1541.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 3.2e-05 2048 280 1380 577536 85.992 55.9158 1669.64 1674.57 3486.26 3486.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 6.4e-05 512 80 300 282624 11.9869 6.68467 38.751 240.065 297.646 297.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 6.4e-05 512 195 240 98304 29.2671 6.53424 15.2458 198.231 249.513 249.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 6.4e-05 4096 270 10980 289920 49.4963 60.3669 7136.36 1797.87 9044.24 9044.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 3.2e-05 1024 160 480 597504 41.9032 26.8611 249.962 837.438 1156.29 1156.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 0.000128 1024 180 840 132096 11.2379 6.82518 92.1754 208.621 318.984 319.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 490 3.2e-05 4096 160 1560 227328 1239.52 327.713 3084.27 9680.39 14332.6 14333.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 0.001024 1024 245 540 9984 1.25338 0.692224 4.94851 26.1743 33.1667 33.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 3.2e-05 2048 350 3900 368640 274.016 79.4528 2038.25 2310.39 4702.55 4702.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000128 4096 160 1800 123904 37.045 28.3396 595.744 836.127 1497.38 1497.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 3.2e-05 2048 280 1380 577536 86.1365 56.0314 1527.27 1675.47 3345.05 3345.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 6.4e-05 512 80 300 282624 12.0881 6.7113 36.3365 239.729 295.024 295.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 6.4e-05 512 195 240 98304 29.2685 6.53795 14.0762 198.043 248.169 248.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 6.4e-05 4096 270 10980 289792 49.3571 60.2878 6360.98 1792.98 8263.76 8263.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 3.2e-05 1024 160 480 598016 41.9516 26.8915 232.955 839.995 1141.93 1142.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 0.000128 1024 180 840 133120 11.2435 6.89766 85.9731 209.149 313.396 313.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 490 3.2e-05 4096 160 1560 229376 1237.6 327.66 3068.6 9676.82 14311.5 14312.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 0.001024 1024 245 540 9216 1.22365 0.67136 4.39366 25.2042 31.5941 31.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 3.2e-05 2048 350 3900 376832 274.564 78.5695 1888.45 2329.96 4572 4572.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000128 4096 160 1800 122880 36.9045 28.3095 537.197 832.567 1435.09 1435.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 3.2e-05 2048 280 1380 578560 85.9832 56.0353 1397.76 1675.85 3215.77 3215.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 6.4e-05 512 80 300 281600 11.8067 6.62192 37.5876 238.159 294.332 294.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 6.4e-05 512 195 240 81920 29.7679 6.43853 11.3757 192.616 240.436 240.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 6.4e-05 4096 270 10980 289280 49.5178 60.2966 5857.71 1795.24 7762.92 7763.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 3.2e-05 1024 160 480 596480 42.008 26.8881 212.011 838.007 1119.04 1119.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 0.000128 1024 180 840 130560 11.177 6.79936 75.7376 206.512 300.354 300.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 490 3.2e-05 4096 160 1560 225280 1549.19 403.024 2970.85 11933.2 16857.3 16858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 0.001024 1024 245 540 10240 1.2632 0.696288 4.85171 26.3214 33.2315 33.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 990 3.2e-05 2048 350 3900 368640 274.072 77.7414 1696.25 2308.58 4357.07 4357.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000128 4096 160 1792 124544 37.1216 28.3479 1720.44 837.72 2623.74 2623.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1870 3.2e-05 2048 280 1408 580608 85.8135 56.0333 2622.35 1675.67 4440 4440.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 6.4e-05 512 80 320 287232 11.9507 6.71539 64.0016 240.778 323.611 323.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 6.4e-05 512 195 256 118784 29.5681 6.70515 36.8411 209.79 283.147 283.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 6.4e-05 4096 270 11008 290624 49.4399 60.2788 11601.8 1809.9 13521.6 13521.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1970 3.2e-05 1024 160 512 599296 42.1789 26.8871 586.905 854.173 1510.28 1510.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 0.000128 1024 180 832 133120 11.2694 6.83405 141.219 209.552 369.002 369.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 490 3.2e-05 4096 160 1600 241664 1209.56 320.389 3569.13 9522.72 14622.5 14623.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 0.001024 1024 245 576 10880 1.24477 0.694592 7.78086 26.276 36.0988 36.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 990 3.2e-05 2048 350 3904 389120 267.52 79.8827 3428.39 2306.91 6083.14 6083.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 0.000128 4096 160 1792 124416 37.1996 28.3668 1728.36 838.175 2632.23 2632.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1870 3.2e-05 2048 280 1408 580096 85.8776 56.0083 1682.64 1675.6 3500.27 3500.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1030 6.4e-05 512 80 320 286720 12.0399 6.71107 86.7389 241.885 347.538 347.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 6.4e-05 512 195 256 114688 29.9222 6.7049 30.8059 208.989 276.658 276.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 6.4e-05 4096 270 11008 290432 49.4861 60.2733 7423.46 1793.73 9327.12 9327.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1970 3.2e-05 1024 160 512 599040 42.3463 26.8854 554.661 839.216 1463.24 1463.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 0.000128 1024 180 832 133120 11.2853 6.84032 102.094 209.658 330.013 330.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 490 3.2e-05 4096 160 1600 241664 1212.04 320.514 3458.88 9526.14 14518.4 14519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 0.001024 1024 245 576 10752 1.24982 0.697664 10.1145 26.3254 38.4886 38.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 990 3.2e-05 2048 350 3904 385024 269.063 79.7857 2221.06 2307.88 4878.21 4878.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.000128 4096 160 1792 124032 37.1497 28.3605 1724.26 838.197 2628.09 2628.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1870 3.2e-05 2048 280 1408 579840 85.6749 55.9999 1447.17 1675.95 3264.93 3265.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1030 6.4e-05 512 80 320 285696 12.0483 6.71555 85.2683 244.629 348.818 348.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 6.4e-05 512 195 256 110592 29.7423 7.26016 28.4091 206.368 272.019 272.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 6.4e-05 4096 270 11008 290496 49.4288 60.2864 6139.19 1796.7 8045.79 8045.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1970 3.2e-05 1024 160 512 598272 42.2573 26.9208 541.6 838.21 1449.12 1449.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 0.000128 1024 180 832 132864 11.2652 6.83558 88.2892 209.472 315.989 316.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 490 3.2e-05 4096 160 1600 239616 1211.52 321.03 3339.79 9577.45 14450.6 14451.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 0.001024 1024 245 576 10368 1.23904 0.68976 9.53379 26.0384 37.604 37.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 990 3.2e-05 2048 350 3904 380928 269.372 79.9826 1844.39 2309.21 4503.4 4503.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.000128 4096 160 1792 123904 37.1263 28.3408 1717.23 843.851 2626.67 2626.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1870 3.2e-05 2048 280 1408 579584 85.8646 56.0107 1261.72 1736.16 3139.95 3140.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1030 6.4e-05 512 80 320 284672 12.0511 8.34992 83.3187 243.266 347.148 347.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 6.4e-05 512 195 256 114688 30.0739 6.70448 28.8316 219.169 285.034 285.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 6.4e-05 4096 270 11008 290304 49.522 60.2938 5308.6 1813.44 7232.02 7232.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1970 3.2e-05 1024 160 512 599040 42.2073 26.8861 535.46 854.571 1459.26 1459.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 0.000128 1024 180 832 132096 11.2946 6.83213 77.7795 211.077 307.112 307.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 490 3.2e-05 4096 160 1600 237568 1216.91 321.263 3267.62 9663.42 14470.1 14470.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 740 0.001024 1024 245 576 10240 1.23043 0.681952 9.376 25.9789 37.3726 37.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 990 3.2e-05 2048 350 3904 385024 268.858 79.464 1620.66 2335 4304.43 4304.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000128 4096 160 1792 124480 37.1684 28.4109 1284.76 838.623 2189.07 2189.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 3.2e-05 2048 280 1408 580480 85.9957 56.1829 3515.3 1677.55 5335.17 5335.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 6.4e-05 512 80 320 286720 12.0131 6.73693 84.5884 242.704 346.2 346.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 6.4e-05 512 195 256 122880 29.3812 6.73254 53.137 209.793 299.285 299.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 6.4e-05 4096 270 11008 290560 49.6362 60.3704 15507.6 1795.21 17412.9 17413.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 3.2e-05 1024 160 512 599360 41.9578 26.9603 505.659 839.044 1413.76 1413.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 0.000128 1024 180 832 133120 11.3154 6.8433 190.508 209.777 418.573 418.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 490 3.2e-05 4096 160 1600 240640 1213.39 321.729 4762.97 9542.87 15841.7 15842.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 0.001024 1024 245 576 10880 1.23754 0.692256 10.3432 26.1836 38.5574 38.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 990 3.2e-05 2048 350 3904 389120 267.813 79.9017 4532.9 2309.25 7190.3 7190.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000128 4096 160 1792 124480 37.052 28.3818 784.507 838.728 1688.79 1688.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 3.2e-05 2048 280 1408 579840 85.8555 56.1868 2137.77 1676.61 3956.56 3956.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 6.4e-05 512 80 320 286720 11.9873 6.72154 58.2527 241.537 318.656 318.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 6.4e-05 512 195 256 112640 29.5571 6.62141 42.4485 206.363 285.23 285.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 6.4e-05 4096 270 11008 290400 49.4877 60.3425 9397.67 1796.38 11304 11304.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 3.2e-05 1024 160 512 599040 41.8806 26.9251 309.919 838.663 1217.52 1217.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 0.000128 1024 180 832 133120 11.2855 6.84336 117.02 209.803 345.082 345.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 490 3.2e-05 4096 160 1600 240640 1211.64 321.349 4269.45 9549.34 15352.5 15353.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 0.001024 1024 245 576 10560 1.23853 0.68736 6.33997 26.0224 34.3879 34.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 990 3.2e-05 2048 350 3904 389120 267.871 79.963 2753.37 2309.23 5410.88 5411.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000128 4096 160 1792 124320 37.1719 28.3975 2032.98 837.61 2936.27 2936.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1870 3.2e-05 2048 280 1408 578880 86.0473 56.0742 1765.73 1674.03 3582.02 3582.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 6.4e-05 512 80 320 284160 12.0288 6.72115 47.7572 240.212 306.875 307.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 6.4e-05 512 195 256 107520 30.1188 6.63382 38.4223 206.369 281.785 281.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 6.4e-05 4096 270 11008 290400 49.6415 60.3668 7799.58 1793.61 9703.37 9703.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1970 3.2e-05 1024 160 512 598080 42.034 26.9364 271.244 837.108 1177.45 1177.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 0.000128 1024 180 832 132480 11.2727 6.84032 96.017 208.878 323.138 323.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 490 3.2e-05 4096 160 1600 238080 1214.66 321.626 4104.38 9531.38 15172.8 15173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 0.001024 1024 245 576 10560 1.2456 0.691648 5.31398 26.0567 33.4067 33.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 990 3.2e-05 2048 350 3904 384000 270.144 79.9644 2356.56 2308.17 5015.26 5015.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000128 4096 160 1792 123520 36.9541 28.3252 2347.71 835.763 3248.87 3248.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1870 3.2e-05 2048 280 1408 579840 85.7364 55.9903 1518.73 1677.51 3338.1 3338.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 6.4e-05 512 80 320 286720 11.9747 6.71334 44.4613 242.659 305.963 306.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 6.4e-05 512 195 256 102400 30.5252 6.61709 34.5237 206.419 278.326 278.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 6.4e-05 4096 270 11008 290240 49.5 60.3025 6690.98 1802.3 8603.24 8603.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1970 3.2e-05 1024 160 512 599040 41.9366 26.8875 674.731 838.512 1582.2 1582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 0.000128 1024 180 832 131840 11.1998 6.81952 82.5779 208.201 308.921 309.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 490 3.2e-05 4096 160 1600 240640 1211.45 321.203 4062.57 9540.55 15136.5 15137.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 0.001024 1024 245 576 10240 1.24851 0.690176 4.67565 26.128 32.8412 32.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 990 3.2e-05 2048 350 3904 389120 267.598 79.2986 2098.22 2309.65 4755.19 4755.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 0.000128 4096 160 1792 124000 37.2406 28.4078 2308.38 838.712 3212.86 3212.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1870 3.2e-05 2048 280 1408 579200 86.0502 56.0845 1387.59 1675.62 3205.49 3205.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1030 6.4e-05 512 80 320 284800 11.9801 6.70445 116.653 239.229 374.726 374.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 6.4e-05 512 195 256 102400 30.5968 6.6313 35.9659 206.494 279.931 280.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 6.4e-05 4096 270 11008 290000 49.6827 60.3683 6127.22 1801.7 8039.14 8039.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1970 3.2e-05 1024 160 512 598400 42.0879 26.9395 731.268 837.89 1638.32 1638.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 0.000128 1024 180 832 131200 11.3199 6.8423 95.5905 208.722 322.606 322.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 490 3.2e-05 4096 160 1600 236800 1214.36 321.215 4259.05 9522.7 15318.1 15318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 0.001024 1024 245 576 10400 1.25136 0.693696 14.0502 26.1888 42.2855 42.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 990 3.2e-05 2048 350 3904 371200 272.692 79.108 1851.02 2303.59 4506.86 4507.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000128 4096 160 1792 124416 37.0401 28.3812 1180.05 838.533 2084.12 2084.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 3.2e-05 2048 280 1408 580224 85.8184 56.1911 3244.55 1677.44 5064.14 5064.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 6.4e-05 512 80 320 286464 11.9782 6.72358 74.054 242.273 335.186 335.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 6.4e-05 512 195 256 116736 29.2214 6.62464 33.4653 206.391 275.946 276.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 6.4e-05 4096 270 11008 290496 49.5 60.3355 14261.2 1795.53 16166.7 16166.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 3.2e-05 1024 160 512 599040 41.9025 26.92 469.274 845.522 1383.76 1383.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 0.000128 1024 180 832 132864 11.2727 6.85363 176.664 209.468 404.39 404.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 490 3.2e-05 4096 160 1600 239616 1211.81 321.369 4211.33 9538.49 15283.8 15284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 0.001024 1024 245 576 10752 1.24253 0.692224 9.62893 26.2416 37.9055 37.9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 3.2e-05 2048 350 3904 387072 267.754 80.0244 4158.54 2309.53 6816.29 6816.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000128 4096 160 1792 124032 36.9911 28.3461 734.755 836.971 1637.18 1637.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 3.2e-05 2048 280 1408 579840 85.678 56.151 2028.98 1674.99 3845.94 3846.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 6.4e-05 512 80 320 285696 11.9791 6.71514 54.1827 241.016 314.051 314.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 6.4e-05 512 195 256 110592 29.7012 6.62112 21.3853 206.256 264.203 264.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 6.4e-05 4096 270 11008 290496 49.4153 60.2924 8927.7 1794.43 10832 10832.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 3.2e-05 1024 160 512 598272 41.8868 26.8739 295.276 842.466 1206.63 1206.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 0.000128 1024 180 832 132864 11.2594 6.8328 110.981 209.354 338.554 338.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 490 3.2e-05 4096 160 1600 239616 1210.13 321.047 3756.06 9578.02 14866 14866.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 0.001024 1024 245 576 10368 1.23853 0.688128 6.04173 26.0256 34.0937 34.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 3.2e-05 2048 350 3904 380928 269.158 79.9471 2577.66 2308.09 5235.3 5235.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000128 4096 160 1792 124416 37.0789 28.3976 609.696 838.826 1514.11 1514.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 3.2e-05 2048 280 1408 579456 85.9171 56.0324 1664.6 1676.37 3483.06 3483.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 6.4e-05 512 80 320 285696 11.9323 6.71082 45.6959 240.677 305.176 305.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 6.4e-05 512 195 256 92160 29.8783 6.54541 29.3185 198.184 264.167 264.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 6.4e-05 4096 270 11008 290304 49.472 60.3116 7359.63 1795.1 9264.68 9264.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 3.2e-05 1024 160 512 597888 41.9788 26.9186 239.961 838.223 1147.22 1147.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 0.000128 1024 180 832 132480 11.2552 6.83706 90.5492 209.053 317.824 317.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 490 3.2e-05 4096 160 1600 235008 1222.42 323.162 3564.43 9581.47 14692.3 14693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 0.001024 1024 245 576 10368 1.23322 0.68512 5.26851 25.854 33.1387 33.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 990 3.2e-05 2048 350 3904 377856 269.229 79.8144 2092.39 2301.65 4743.54 4743.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000128 4096 160 1792 123648 37.0882 28.3524 539.764 845.402 1450.73 1450.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 3.2e-05 2048 280 1408 579072 85.702 55.9677 1472.29 1689.04 3303.14 3303.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 6.4e-05 512 80 320 282624 12.008 6.68301 40.9124 240.803 300.566 300.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 6.4e-05 512 195 256 98304 29.2672 6.53482 29.7332 199.948 265.727 265.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 6.4e-05 4096 270 11008 290304 49.4839 60.2987 6498.86 1811.33 8420.15 8420.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 3.2e-05 1024 160 512 597504 41.9149 26.9048 211.734 844.595 1125.28 1125.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 0.000128 1024 180 832 132096 11.2526 6.82803 79.9101 210.431 308.559 308.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 490 3.2e-05 4096 160 1600 233472 1221.2 322.876 3477.61 9659.06 14681.5 14682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 0.001024 1024 245 576 9984 1.25747 0.692224 4.57766 26.4015 33.0297 33.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 990 3.2e-05 2048 350 3904 368640 274.068 79.4003 1799.33 2330.19 4483.44 4483.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000128 4096 160 1792 123840 37.0231 28.3694 1755.61 836.189 2657.31 2657.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 3.2e-05 2048 280 1408 577920 86.1154 56.0032 1299 1675.38 3116.64 3116.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 6.4e-05 512 80 320 284160 12.0013 6.71453 37.175 239.64 295.686 295.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 6.4e-05 512 195 256 92160 31.4729 6.62118 28.6705 206.471 273.472 273.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 6.4e-05 4096 270 11008 289920 49.5336 60.3102 5743.19 1796 7649.21 7649.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1970 3.2e-05 1024 160 512 597120 42.0247 26.905 206.341 837.766 1113.17 1113.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 0.000128 1024 180 832 132480 11.2522 6.83869 71.3965 209.162 298.775 298.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 490 3.2e-05 4096 160 1600 238080 1215 321.613 3491.84 9557.89 14587.1 14587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 0.001024 1024 245 576 10560 1.25149 0.692416 4.07869 26.2342 32.3582 32.4477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 990 3.2e-05 2048 350 3904 368640 274.468 79.8697 1710.29 2310.16 4375.23 4375.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000128 4096 160 1792 124544 37.1896 28.414 1116.32 838.618 2020.66 2020.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 3.2e-05 2048 280 1408 580160 86.015 56.1316 3040.68 1676.58 4859.55 4859.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 6.4e-05 512 80 320 286720 11.9897 6.72944 71.7132 240.099 330.687 330.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 6.4e-05 512 195 256 114688 29.5332 6.64822 31.7598 207.069 275.248 275.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 6.4e-05 4096 270 11008 290528 49.6559 60.3528 13397.4 1795.22 15302.8 15302.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 3.2e-05 1024 160 512 598976 42.0152 26.9496 437.774 838.55 1345.42 1345.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 0.000128 1024 180 832 132608 11.3301 6.84282 165.1 209.476 392.877 392.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 490 3.2e-05 4096 160 1600 240128 1214.98 321.395 3977.75 9526.1 15041 15041.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 0.001024 1024 245 576 10752 1.23872 0.690304 9.25373 26.0797 37.3624 37.4548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 3.2e-05 2048 350 3904 387072 268.703 79.8892 3889.96 2309.68 6548.66 6548.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000128 4096 160 1792 124096 37.0553 28.382 713.9 836.711 1616.16 1616.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 3.2e-05 2048 280 1408 579712 85.8246 56.1623 1935.05 1674.71 3751.88 3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 6.4e-05 512 80 320 286720 11.9489 6.72214 46.8657 239.892 305.581 305.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 6.4e-05 512 195 256 100352 29.922 6.56998 18.3492 202.059 257.138 257.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 6.4e-05 4096 270 11008 290304 49.5292 60.3279 8541.5 1802.78 10454.3 10454.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 3.2e-05 1024 160 512 598528 41.945 26.9248 280.73 837.615 1187.34 1187.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 0.000128 1024 180 832 132608 11.2895 6.84237 104.826 209.291 332.375 332.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 490 3.2e-05 4096 160 1600 240128 1211.91 321.034 3512.28 9545.77 14591.8 14592.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 0.001024 1024 245 576 10752 1.23907 0.689888 6.0719 26.1247 34.2261 34.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 3.2e-05 2048 350 3904 387072 268.592 79.6729 2483.51 2324.91 5157.11 5157.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000128 4096 160 1792 124320 37.1195 28.4009 604.468 837.342 1507.44 1507.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 3.2e-05 2048 280 1408 579264 85.9653 56.1111 1637.89 1673.14 3453.24 3453.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 6.4e-05 512 80 320 284928 12.0538 6.72989 39.2155 240.952 299.11 299.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 6.4e-05 512 195 256 107520 29.2884 6.57437 16.8588 202.18 255.14 255.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 6.4e-05 4096 270 11008 290304 49.6314 60.3566 7223.51 1797.85 9131.52 9131.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 3.2e-05 1024 160 512 598080 42.0007 26.9232 237.581 836.633 1143.27 1143.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 0.000128 1024 180 832 131712 11.3566 6.84032 88.4467 209.45 316.218 316.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 490 3.2e-05 4096 160 1600 236544 1224.68 323.739 3404.44 9583.41 14537 14537.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 0.001024 1024 245 576 10080 1.23296 0.67808 4.83693 25.6127 32.4614 32.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 3.2e-05 2048 350 3904 387072 268.724 80.0529 2106.44 2308.58 4764.22 4764.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000128 4096 160 1792 123648 37.02 28.3402 531.902 838.234 1435.61 1435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 3.2e-05 2048 280 1408 578816 85.6094 55.9145 1434.75 1674.46 3250.87 3250.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 6.4e-05 512 80 320 286720 11.9506 6.71334 40.4122 241.081 300.314 300.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 6.4e-05 512 195 256 86016 29.3284 6.4344 12.2514 192.813 241.07 241.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 6.4e-05 4096 270 11008 290304 49.4774 60.2712 6331.63 1796.71 8238.26 8238.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 3.2e-05 1024 160 512 596736 41.9472 26.8708 209.272 837.38 1115.6 1115.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 0.000128 1024 180 832 132608 11.2728 6.82883 78.6091 209.678 306.518 306.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 490 3.2e-05 4096 160 1600 236544 1219.88 322.441 3243.93 9593.37 14380.4 14381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 0.001024 1024 245 576 9856 1.23904 0.682016 4.22739 25.6984 31.9448 32.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 3.2e-05 2048 350 3904 372736 272.209 78.3745 1777.73 2310.19 4438.93 4439.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000128 4096 160 1792 123200 37.2147 28.4008 478.106 836.648 1380.48 1380.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 3.2e-05 2048 280 1408 577920 85.9573 56.0599 1276.55 1670.83 3089.52 3089.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 6.4e-05 512 80 320 282240 11.9607 6.66784 36.5717 237.93 293.287 293.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 6.4e-05 512 195 256 71680 30.7782 6.43891 20.4857 192.62 250.564 250.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 6.4e-05 4096 270 11008 290080 49.6081 60.3673 5623.03 1796.5 7529.67 7529.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 3.2e-05 1024 160 512 595840 42.01 26.9025 188.126 835.486 1092.65 1092.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 0.000128 1024 180 832 129920 11.3114 6.83008 68.4504 207.774 294.495 294.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 490 3.2e-05 4096 160 1600 232960 1218.22 321.669 3227.43 9528.97 14297.1 14297.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 0.001024 1024 245 576 10080 1.25843 0.688672 4.1776 26.0576 32.282 32.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 990 3.2e-05 2048 350 3904 358400 277.511 78.101 1519.36 2308.61 4184.01 4184.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000128 4096 160 1792 124416 37.0704 28.3644 1110.64 837.878 2014.07 2014.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 3.2e-05 2048 280 1408 580096 85.7607 56.0898 2985.87 1675.03 4802.89 4803.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 6.4e-05 512 80 320 286720 11.9828 6.71389 72.1151 242.388 333.359 333.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 6.4e-05 512 195 256 114688 29.8959 6.71162 31.4952 208.905 277.253 277.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 6.4e-05 4096 270 11008 290432 49.4851 60.2743 12876.7 1793.32 14779.9 14780.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 3.2e-05 1024 160 512 599040 41.8591 26.8852 438.994 837.814 1345.69 1345.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 0.000128 1024 180 832 133120 11.2786 6.82954 163.495 209.588 391.321 391.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 490 3.2e-05 4096 160 1600 241664 1209.24 320.47 2697.56 9512.48 13740.5 13741.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 0.001024 1024 245 576 10752 1.24704 0.69664 9.30714 26.3212 37.6751 37.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 3.2e-05 2048 350 3904 385024 268.813 79.8658 3780.3 2307.04 6436.47 6436.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000128 4096 160 1792 123904 36.905 28.3399 749.402 836.209 1650.97 1651.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 3.2e-05 2048 280 1408 579584 85.8635 55.9917 1987.53 1676.65 3806.18 3806.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 6.4e-05 512 80 320 284672 11.981 6.70515 48.2743 240.88 308 308.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 6.4e-05 512 195 256 114688 29.9213 6.70378 21.1534 209.129 267.146 267.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 6.4e-05 4096 270 11008 290304 49.5385 60.3056 8402.93 1796.14 10309.1 10309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 3.2e-05 1024 160 512 599040 41.8705 26.8843 294.723 838.522 1202.13 1202.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 0.000128 1024 180 832 132096 11.276 6.83213 108.592 209.166 335.997 336.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 490 3.2e-05 4096 160 1600 237568 1214.34 321.28 1795.9 9548.76 12881 12881.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 0.001024 1024 245 576 10240 1.22998 0.68288 6.07568 25.7436 33.833 33.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 3.2e-05 2048 350 3904 385024 268.652 79.3273 2501.48 2309.3 5159.2 5159.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000128 4096 160 1792 123648 37.0569 28.3647 619.519 837.369 1522.42 1522.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 3.2e-05 2048 280 1408 579072 85.662 56.0108 1643.14 1673 3457.95 3458.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 6.4e-05 512 80 320 282624 11.9968 6.6865 39.6988 239.876 298.41 298.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 6.4e-05 512 195 256 98304 29.235 6.5335 15.3473 198.051 249.41 249.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 6.4e-05 4096 270 11008 290304 49.4872 60.2975 6925.54 1794.13 8829.61 8829.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 3.2e-05 1024 160 512 597504 41.9232 26.8622 245.014 839.795 1153.73 1153.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 0.000128 1024 180 832 132096 11.2437 6.83005 90.2889 208.434 316.929 317.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 490 3.2e-05 4096 160 1600 233472 1221.64 322.869 3118.97 9604.71 14269 14269.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 0.001024 1024 245 576 9984 1.25946 0.691936 5.12848 26.1507 33.33 33.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 3.2e-05 2048 350 3904 368640 274.05 79.4081 1979.88 2322.01 4655.77 4656.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000128 4096 160 1792 123904 37.0339 28.3403 574.287 837.028 1476.8 1476.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 3.2e-05 2048 280 1408 579584 85.8646 56.0905 1500.78 1677.28 3320.14 3320.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 6.4e-05 512 80 320 282624 12.1036 6.70867 37.0011 240.995 297.216 297.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 6.4e-05 512 195 256 98304 29.2616 6.53517 14.323 198.258 248.619 248.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 6.4e-05 4096 270 11008 289792 49.4532 60.2518 6211.84 1794.92 8116.63 8116.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 3.2e-05 1024 160 512 598016 41.9249 26.8846 225.179 838.722 1132.84 1132.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 0.000128 1024 180 832 131072 11.3305 6.82803 82.1201 209.376 309.784 309.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 490 3.2e-05 4096 160 1600 237568 1215.32 321.337 3119.26 9557.3 14214 14214.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 0.001024 1024 245 576 9216 1.22816 0.667712 4.5159 25.2282 31.7399 31.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 3.2e-05 2048 350 3904 376832 274.634 78.6756 1836.17 2332.53 4522.43 4522.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000128 4096 160 1792 122880 36.9359 28.3095 525.155 832.582 1423.1 1423.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 3.2e-05 2048 280 1408 578560 85.9849 56.0969 1376.54 1676.11 3194.87 3194.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 6.4e-05 512 80 320 281600 11.8169 6.62259 38.5726 238.193 295.354 295.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 6.4e-05 512 195 256 81920 29.7462 6.43277 11.6255 192.645 240.689 240.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 6.4e-05 4096 270 11008 289280 49.5443 60.3105 5688.81 1800.44 7599.26 7599.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 3.2e-05 1024 160 512 599040 41.8536 26.894 208.94 838.125 1115.95 1116.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 0.000128 1024 180 832 130560 11.1608 6.79677 75.0955 206.542 299.722 299.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 490 3.2e-05 4096 160 1600 235520 1226.77 325.766 3051.06 9646.24 14250.6 14251.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 0.001024 1024 245 576 10240 1.26163 0.694272 5.23309 26.3245 33.6132 33.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 3.2e-05 2048 350 3904 368640 274.053 77.6909 1657.58 2314.33 4324.09 4324.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000128 4096 160 1792 122880 37.0295 28.3611 501.687 834.874 1402.06 1402.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 3.2e-05 2048 280 1408 577536 86.0711 55.9551 1295.43 1674.96 3112.55 3112.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 6.4e-05 512 80 320 276480 12.0064 6.61683 36.1415 237.102 292.022 292.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 6.4e-05 512 195 256 98304 29.2816 6.53414 13.0708 198.376 247.504 247.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 6.4e-05 4096 270 11008 289536 49.4365 60.2685 5262.95 1798.26 7171.08 7171.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 3.2e-05 1024 160 512 595968 42.0941 26.8716 197.861 837.427 1104.39 1104.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 0.000128 1024 180 832 129024 11.218 6.88909 71.4398 206.78 296.454 296.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 490 3.2e-05 4096 160 1600 221184 1237.35 326.852 2851.75 9647.49 14064.2 14064.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 0.001024 1024 245 576 9216 1.2327 0.673664 5.05747 25.3972 32.4593 32.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 3.2e-05 2048 350 3904 368640 274.07 79.4908 1552.15 2311.07 4217.22 4217.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.000128 4096 160 1792 124672 37.1736 28.3985 1959.64 838.823 2864.15 2864.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1870 3.2e-05 2048 280 1408 580480 86.2959 56.1418 4013.36 1677.16 5833.11 5833.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 6.4e-05 512 80 384 278784 12.3731 6.72768 119.741 245.713 384.72 384.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 610 6.4e-05 512 195 256 106496 30.6864 6.71872 35.2449 209.071 281.967 282.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 6.4e-05 4096 270 11008 290048 49.6431 60.4028 11844.8 1799.79 13754.8 13754.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 3.2e-05 1024 160 512 592896 42.6026 26.9414 734.855 838.799 1643.34 1643.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1050 0.000128 1024 180 896 131200 11.4121 6.83427 230.564 209.725 458.68 458.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 490 3.2e-05 4096 160 1664 214528 1597.52 412.134 4188.85 12163.9 18363.4 18364.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 740 0.001024 1024 245 640 10496 1.25123 0.695392 11.4736 26.2798 39.7992 39.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 990 3.2e-05 2048 350 3968 345088 301.574 82.3152 3089.84 2427.01 5901.19 5901.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000128 4096 160 1792 124544 37.0807 28.3546 1788.73 837.993 2692.27 2692.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1870 3.2e-05 2048 280 1408 580352 85.6806 56.1 2953.19 1676.23 4771.34 4771.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 6.4e-05 512 80 384 278528 12.2906 6.71552 80.5842 241.424 341.174 341.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 6.4e-05 512 195 256 106496 30.6127 6.70672 35.1732 208.954 281.688 281.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 6.4e-05 4096 270 11008 289984 49.5489 60.3384 12850.1 1809.99 14770.1 14770.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1970 3.2e-05 1024 160 512 592896 42.2901 26.887 657.349 839.996 1566.65 1566.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 0.000128 1024 180 896 131072 11.3523 7.06918 170.473 209.621 398.643 398.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 490 3.2e-05 4096 160 1664 214016 1592.74 412.066 3572.6 12168.1 17746.5 17747.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 0.001024 1024 245 640 10496 1.25139 0.69632 9.60266 26.286 37.9355 38.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 990 3.2e-05 2048 350 3968 344064 301.392 82.1842 3426.59 2428.53 6239.14 6239.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000128 4096 160 1792 124416 37.1515 28.3613 1782.91 838.753 2687.3 2687.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1870 3.2e-05 2048 280 1408 580096 85.7548 56.0254 1902.76 1676.78 3721.46 3721.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 6.4e-05 512 80 384 278528 12.2989 6.7143 57.0835 240.504 316.76 316.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 6.4e-05 512 195 256 106496 30.6541 6.70288 30.647 209.12 277.365 277.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 6.4e-05 4096 270 11008 289792 49.5615 60.3474 8300.66 1798.37 10209.1 10209.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1970 3.2e-05 1024 160 512 592384 42.3385 26.9579 610.449 838.475 1518.36 1518.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 0.000128 1024 180 896 131072 11.3628 6.83078 110.734 209.805 338.861 338.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 490 3.2e-05 4096 160 1664 212992 1602.19 412.786 3237.15 12202.8 17455.9 17456.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 0.001024 1024 245 640 10496 1.25629 0.693216 6.44208 26.3476 34.8408 34.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 990 3.2e-05 2048 350 3968 339968 302.521 82.1167 2240.18 2430.57 5055.83 5056.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 0.000128 4096 160 1792 124032 37.1118 28.3524 1787.03 836.873 2689.49 2689.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1870 3.2e-05 2048 280 1408 579840 85.6204 55.9879 1556.91 1674.69 3373.34 3373.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 6.4e-05 512 80 384 278016 12.3197 6.71155 101.844 243.072 364.106 364.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 6.4e-05 512 195 256 98304 30.856 6.61504 26.9821 206.225 270.921 271.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 6.4e-05 4096 270 11008 289920 49.5195 60.325 6788.5 1797.12 8695.63 8695.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1970 3.2e-05 1024 160 512 592128 42.3469 26.8825 593.216 839.501 1502.08 1502.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 0.000128 1024 180 896 130560 11.359 6.8367 89.1444 209.323 316.792 316.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 490 3.2e-05 4096 160 1664 211968 1600.59 412.409 3310.57 12184.1 17508.6 17509.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 0.001024 1024 245 640 9984 1.2472 0.688128 5.26061 26.0218 33.3154 33.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 990 3.2e-05 2048 350 3968 337920 301.87 81.5308 1841.11 2422.95 4647.88 4648.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 0.000128 4096 160 1792 123904 37.0641 28.3418 1782.24 836.435 2684.2 2684.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1870 3.2e-05 2048 280 1408 579584 85.7994 55.9839 1393.33 1677.11 3212.36 3212.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1030 6.4e-05 512 80 384 276480 12.3941 6.71334 101.702 241.991 362.962 363.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 6.4e-05 512 195 256 98304 31.3663 6.70224 26.1908 209.188 273.687 273.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 6.4e-05 4096 270 11008 289792 49.5552 60.3628 6069.36 1799.24 7978.69 7978.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1970 3.2e-05 1024 160 512 591872 42.4612 26.8902 584.86 838.629 1492.97 1493.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 0.000128 1024 180 896 130048 11.3756 6.82915 96.4872 209.23 324.054 324.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 490 3.2e-05 4096 160 1664 208896 1611.45 413.517 3223.29 12236.8 17486.1 17486.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 0.001024 1024 245 640 9728 1.24355 0.682304 10.4355 25.7468 38.2089 38.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 990 3.2e-05 2048 350 3968 335872 305.348 81.9139 1653.46 2441.97 4483.15 4483.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 0.000128 4096 160 1792 123520 37.0089 28.3312 1784.33 835.263 2685.05 2685.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1870 3.2e-05 2048 280 1408 579840 85.6763 56.0148 1279.94 1675.88 3097.65 3097.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1030 6.4e-05 512 80 384 276480 12.4026 6.71491 100.314 240.454 360.046 360.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 6.4e-05 512 195 256 102400 30.5455 6.61709 26.9953 206.299 270.699 270.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 6.4e-05 4096 270 11008 289600 49.5412 60.3601 5552.2 1805.29 7467.55 7467.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1970 3.2e-05 1024 160 512 592640 42.286 26.8861 583.323 838.02 1490.64 1490.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 0.000128 1024 180 896 129280 11.3049 6.8201 91.1953 208.079 317.53 317.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 490 3.2e-05 4096 160 1664 209920 1924.71 489.621 3220.02 14482.6 20118.1 20119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 0.001024 1024 245 640 10240 1.24941 0.690176 11.1309 26.1139 39.2842 39.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 990 3.2e-05 2048 350 3968 337920 305.882 82.6811 1537.53 2445.63 4372.16 4372.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.000128 4096 160 1792 123648 37.1978 28.3506 1778.84 838.158 2682.66 2682.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1870 3.2e-05 2048 280 1408 579072 85.698 56.0195 1245.65 1674.88 3062.38 3062.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1030 6.4e-05 512 80 384 276480 12.2768 6.68877 95.9547 241.697 356.768 356.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 6.4e-05 512 195 256 73728 31.5958 6.536 19.5056 198.23 256.107 256.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 6.4e-05 4096 270 11008 289536 49.5821 60.3637 5136.51 1799.92 7046.53 7046.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1970 3.2e-05 1024 160 512 591360 42.3484 26.8578 575.099 837.369 1481.81 1481.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 0.000128 1024 180 896 129024 11.3768 6.82394 85.3852 208.628 312.336 312.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 490 3.2e-05 4096 160 1664 208896 1602.08 412.269 3160.43 12183.4 17359.2 17359.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 740 0.001024 1024 245 640 9984 1.25261 0.692224 11.095 26.1755 39.3107 39.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 990 3.2e-05 2048 350 3968 331776 301.542 80.8346 1404.65 2409.26 4196.7 4197.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.000128 4096 160 1792 123648 37.1625 28.3482 1783.32 837.539 2686.49 2686.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1870 3.2e-05 2048 280 1408 578816 85.6342 56.0002 1173.37 1673.04 2988.17 2988.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1030 6.4e-05 512 80 384 275968 12.4113 6.71539 98.682 244.069 362.039 362.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 6.4e-05 512 195 256 57344 31.9336 6.43472 14.8535 192.578 246.043 246.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 6.4e-05 4096 270 11008 289408 49.5882 60.3482 4812.13 1801.69 6723.91 6724.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1970 3.2e-05 1024 160 512 591360 42.3142 26.8619 571.287 836.611 1477.21 1477.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 0.000128 1024 180 896 130816 11.3692 6.88515 83.8241 209.502 311.709 311.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 490 3.2e-05 4096 160 1664 207872 1612.96 415.005 3138.36 12277.6 17444.9 17445.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 740 0.001024 1024 245 640 9856 1.23357 0.683424 10.4734 25.6826 38.1722 38.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 990 3.2e-05 2048 350 3968 329728 304.667 81.5981 1321.35 2423.61 4131.65 4131.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.000128 4096 160 1792 123904 37.1736 28.3341 1781.58 844.353 2691.55 2691.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1870 3.2e-05 2048 280 1408 579584 86.1239 56.0251 3198.49 1691.98 5032.76 5032.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1030 6.4e-05 512 80 384 274432 12.4376 6.71075 97.6162 244.38 361.302 361.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 6.4e-05 512 195 256 65536 32.2453 6.53722 16.7758 199.992 255.787 255.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 6.4e-05 4096 270 11008 289280 49.569 60.3054 4580.9 1813.39 6504.31 6504.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1970 3.2e-05 1024 160 512 591872 42.4144 26.8841 568.347 846.116 1483.89 1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 0.000128 1024 180 896 129024 11.4705 6.83008 79.0733 211.202 308.698 308.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 490 3.2e-05 4096 160 1664 204800 1617.96 416.212 3089.27 12428.6 17552.9 17553.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 740 0.001024 1024 245 640 9216 1.22189 0.666848 9.98672 25.4509 37.4251 37.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 990 3.2e-05 2048 350 3968 327680 311.268 82.7187 1253.71 2485.89 4134.01 4134.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.000128 4096 160 1800 123648 37.1694 28.3532 1752.08 837.391 2655.12 2655.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1870 3.2e-05 2048 280 1380 577024 86.4264 56.0612 3037.67 1672.78 4853.08 4853.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 6.4e-05 512 80 300 283136 12.1491 6.7167 93.8759 242.387 355.289 355.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 6.4e-05 512 195 240 86016 29.3686 6.43277 23.1121 192.542 251.697 251.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 6.4e-05 4096 270 10980 290304 49.4629 60.3509 4957.09 1794.97 6862.04 6862.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 3.2e-05 1024 160 480 596736 42.302 26.8805 673.484 836.454 1579.26 1579.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1050 0.000128 1024 180 840 132608 11.3184 6.83418 197.091 209.467 424.845 424.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 490 3.2e-05 4096 160 1560 229376 1242.78 328.634 3258.34 9698.03 14528.6 14529.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 740 0.001024 1024 245 540 9856 1.23501 0.701952 8.60941 25.6757 36.323 36.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 990 3.2e-05 2048 350 3900 372736 272.585 78.5767 1400.16 2307.91 4059.69 4060.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.000128 4096 160 1792 123648 37.134 28.3464 1717.21 837.543 2620.36 2620.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1870 3.2e-05 2048 280 1408 578816 86.1389 56.1128 2973.34 1673.06 4788.8 4788.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 6.4e-05 512 80 320 286720 12.0089 6.71482 98.0371 242.1 359.019 359.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 6.4e-05 512 195 256 86016 29.3678 6.43702 23.8523 192.578 252.479 252.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 6.4e-05 4096 270 11008 290304 49.4778 60.2884 4870.88 1795.32 6776.13 6776.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 3.2e-05 1024 160 512 596736 42.3448 26.8861 592.193 836.678 1498.24 1498.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1050 0.000128 1024 180 832 132608 11.3252 6.83267 192.076 209.5 419.865 419.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 490 3.2e-05 4096 160 1600 236544 1222.42 322.399 3271.81 9578.53 14395.9 14396.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 740 0.001024 1024 245 576 9856 1.23648 0.681312 8.94355 25.6833 36.6578 36.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 3.2e-05 2048 350 3904 372736 272.624 78.2712 1366.15 2308.61 4026.08 4026.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.000128 4096 160 1800 122080 37.4385 28.4333 1753.79 836.652 2656.43 2656.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1870 3.2e-05 2048 280 1400 575680 86.8987 56.1418 3084.73 1670.82 4898.74 4898.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 6.4e-05 512 80 300 286720 11.8385 6.67034 97.2446 241.142 357.058 357.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 6.4e-05 512 195 250 107520 27.4456 6.43731 31.5085 192.622 258.258 258.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 6.4e-05 4096 270 11000 290080 49.6284 60.3771 5006.53 1795.92 6912.62 6912.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 3.2e-05 1024 160 500 595840 42.4698 26.9161 609.72 835.587 1514.83 1514.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1050 0.000128 1024 180 800 129920 11.3524 6.83219 194.275 207.777 420.365 420.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 490 3.2e-05 4096 160 1550 232960 1220.94 321.664 3222.25 9533.17 14298.8 14299.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 740 0.001024 1024 245 550 10080 1.25238 0.692544 9.67248 26.0541 37.7846 37.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 990 3.2e-05 2048 350 3900 376320 263.825 77.3869 1420.78 2260.68 4023.12 4023.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.000128 4096 160 1824 123200 37.3755 28.3965 1770.37 836.406 2672.67 2672.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1870 3.2e-05 2048 280 1392 577920 86.3771 56.0429 3087.24 1670.35 4900.16 4900.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 6.4e-05 512 80 288 277760 12.197 6.67034 91.5936 239.694 350.319 350.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 6.4e-05 512 195 240 107520 27.4283 7.86022 30.7981 192.57 258.897 259.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 6.4e-05 4096 270 10992 290080 49.6189 60.3668 4940.69 1792.96 6843.79 6843.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 3.2e-05 1024 160 480 595840 42.3815 26.9144 651.218 837.263 1557.91 1558.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1050 0.000128 1024 180 816 129920 11.339 6.82147 196.812 207.721 422.83 422.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 490 3.2e-05 4096 160 1584 224000 1246.74 328.52 3183.52 9673.01 14432.6 14433.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 740 0.001024 1024 245 528 10080 1.25206 0.704896 9.29734 26.0484 37.4015 37.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 990 3.2e-05 2048 350 3888 376320 264.047 77.5286 1421.56 2260.07 4023.65 4023.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.000128 4096 160 1792 123904 37.1244 28.3426 1719.04 836.256 2620.87 2620.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1870 3.2e-05 2048 280 1376 580608 86.3067 56.0389 3027.82 1676.77 4847.08 4847.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 6.4e-05 512 80 288 286720 11.9597 6.70918 91.7027 243.762 354.297 354.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 6.4e-05 512 195 224 147456 26.9909 6.70925 38.7167 209.143 281.805 281.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 6.4e-05 4096 270 10976 290816 49.3478 60.2324 5628.94 1793.53 7532.21 7532.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 3.2e-05 1024 160 480 601088 42.2905 26.902 629.145 838.58 1537.74 1537.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1050 0.000128 1024 180 800 133120 11.301 6.83181 187.693 209.184 415.142 415.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 490 3.2e-05 4096 160 1568 241664 1209.45 318.971 3267.69 9486.24 14283.1 14283.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 740 0.001024 1024 245 544 10240 1.23165 0.682528 9.05395 25.7413 36.8252 36.9091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 3.2e-05 2048 350 3904 409600 251.975 76.6857 1730.68 2243.54 4303.32 4303.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.000128 4096 160 1792 122880 37.0638 28.3733 2394.73 837.646 3297.93 3298.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1870 3.2e-05 2048 280 1376 576000 85.835 55.8328 4357.72 1671.22 6170.77 6170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 6.4e-05 512 80 288 276480 12.0124 7.87574 120.998 238.367 379.414 379.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 6.4e-05 512 195 224 122880 28.5903 6.62896 46.0281 206.677 288.164 288.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 6.4e-05 4096 270 10976 289920 49.4848 60.3868 7721.92 1799.03 9630.98 9631.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1970 3.2e-05 1024 160 480 599040 41.7422 26.8187 757.448 835.689 1661.83 1661.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1050 0.000128 1024 180 800 130560 11.1643 6.80755 105.471 206.953 330.523 330.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 490 3.2e-05 4096 160 1568 230400 1211.5 322.965 4327.63 9498.97 15361.8 15362.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 740 0.001024 1024 245 544 7680 1.18038 0.638976 9.95136 23.9867 35.8583 35.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 990 3.2e-05 2048 350 3904 399360 251.833 75.4525 2502.18 2229.5 5059.39 5059.71
