
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/leslie3d_1116B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3692430 heartbeat IPC: 2.70824 cumulative IPC: 2.70824 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3692431 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14155118 heartbeat IPC: 0.955777 cumulative IPC: 0.955777 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 25915689 heartbeat IPC: 0.850299 cumulative IPC: 0.899958 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 39684456 heartbeat IPC: 0.726282 cumulative IPC: 0.833518 (Simulation time: 0 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 59888630 heartbeat IPC: 0.494947 cumulative IPC: 0.711792 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 109001423 heartbeat IPC: 0.203613 cumulative IPC: 0.474793 (Simulation time: 0 hr 11 min 37 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 127422021 heartbeat IPC: 0.54287 cumulative IPC: 0.484928 (Simulation time: 0 hr 13 min 38 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 145707195 heartbeat IPC: 0.546891 cumulative IPC: 0.492906 (Simulation time: 0 hr 15 min 37 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 163131733 heartbeat IPC: 0.573904 cumulative IPC: 0.501758 (Simulation time: 0 hr 17 min 34 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 177950922 heartbeat IPC: 0.674801 cumulative IPC: 0.516474 (Simulation time: 0 hr 19 min 21 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 202788701 heartbeat IPC: 0.402612 cumulative IPC: 0.50227 (Simulation time: 0 hr 21 min 45 sec) 
Finished CPU 0 instructions: 100000000 cycles: 199096272 cumulative IPC: 0.50227 (Simulation time: 0 hr 21 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.50227 instructions: 100000000 cycles: 199096272
cpu0_DTLB TOTAL     ACCESS:   25873069  HIT:   25807276  MISS:      65793
cpu0_DTLB LOAD      ACCESS:   21195862  HIT:   21144108  MISS:      51754
cpu0_DTLB RFO       ACCESS:    4677207  HIT:    4663168  MISS:      14039
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 78.183 cycles
cpu0_ITLB TOTAL     ACCESS:    2653586  HIT:    2653568  MISS:         18
cpu0_ITLB LOAD      ACCESS:    2653586  HIT:    2653568  MISS:         18
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 463.833 cycles
cpu0_L1I TOTAL     ACCESS:    1768168  HIT:    1767696  MISS:        472
cpu0_L1I LOAD      ACCESS:    1768168  HIT:    1767696  MISS:        472
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 370.894 cycles
cpu0_STLB TOTAL     ACCESS:      65811  HIT:      34187  MISS:      31624
cpu0_STLB LOAD      ACCESS:      51772  HIT:      28306  MISS:      23466
cpu0_STLB RFO       ACCESS:      14039  HIT:       5881  MISS:       8158
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 144.179 cycles
cpu0_L1D TOTAL     ACCESS:   24315430  HIT:   20905581  MISS:    3409849
cpu0_L1D LOAD      ACCESS:   16199061  HIT:   13582104  MISS:    2616957
cpu0_L1D RFO       ACCESS:    8087015  HIT:    7297750  MISS:     789265
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      29354  HIT:      25727  MISS:       3627
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 586.573 cycles
cpu0_L2C TOTAL     ACCESS:    4454472  HIT:    1717677  MISS:    2736795
cpu0_L2C LOAD      ACCESS:    2617388  HIT:     507347  MISS:    2110041
cpu0_L2C RFO       ACCESS:     789156  HIT:     162674  MISS:     626482
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1044301  HIT:    1044127  MISS:        174
cpu0_L2C TRANSLATION ACCESS:       3627  HIT:       3529  MISS:         98
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 717.157 cycles
LLC TOTAL     ACCESS:    3497334  HIT:     328525  MISS:    3168809
LLC LOAD      ACCESS:    2110041  HIT:     242661  MISS:    1867380
LLC RFO       ACCESS:     626482  HIT:      36471  MISS:     590011
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     760713  HIT:      49348  MISS:     711365
LLC TRANSLATION ACCESS:         98  HIT:         45  MISS:         53
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 601.246 cycles
Insertion Distribution: 
	LOAD 30187 0 0 0 0 0 0 0 0 0 113913 1836009 
	RFO 0 0 0 0 0 0 0 0 0 0 14709 601704 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 730871 
	 0 0 0 0 0 0 0 0 0 0 33 35 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     147542  ROW_BUFFER_MISS:    2309684
 DBUS AVG_CONGESTED_CYCLE:    3.97178
 WQ ROW_BUFFER_HIT:      69430  ROW_BUFFER_MISS:     651532  FULL:       2769


CPU 0 Branch Prediction Accuracy: 96.8713% MPKI: 1.55303 Average ROB Occupancy at Mispredict: 301.054
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.55065
BRANCH_DIRECT_CALL: 0.00113
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00107

