// Seed: 2556471232
module module_0;
  assign id_1 = id_1;
  reg id_2;
  assign id_2 = 1;
  tri1 id_3 = 1;
  id_4(
      .id_0(1), .id_1(1)
  );
  wire id_5;
  assign module_2.id_3 = 0;
  wire id_6;
  wire id_7;
  always_comb begin : LABEL_0
    id_2 <= 1 ** 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  wire id_4;
  tri1 id_5 = 1'h0 ? id_1 : "" & !id_3 ? id_0 : id_1;
  tri0 id_6 = 1'd0;
endmodule
