INFO-FLOW: Workspace /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1 opened at Thu Jan 23 14:05:09 GMT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::tclcmd2ininames config_array_partition
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/local//Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/local/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.19 sec.
Execute       source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.31 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 314.383 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/local/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.16 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.47 sec.
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.42 seconds. CPU system time: 0.9 seconds. Elapsed time: 13.87 seconds; current allocated memory: 320.363 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.71 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.77 sec.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 18,144 Compile/Link /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,144 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 367,463 Unroll/Inline /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 367,463 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 106,514 Unroll/Inline (step 2) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 106,514 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 106,010 Unroll/Inline (step 3) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 106,010 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 105,603 Unroll/Inline (step 4) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 105,603 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 65,052 Array/Struct (step 1) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 65,052 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 28,206 Array/Struct (step 2) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28,206 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 28,206 Array/Struct (step 3) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28,206 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,777 Array/Struct (step 4) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,777 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,621 Array/Struct (step 5) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,621 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,470 Performance /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,470 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,382 Performance (step 2) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,382 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,188 Performance (step 3) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,188 Performance (step 4) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,194 HW Transforms (step 1) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,203 HW Transforms (step 2) /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,203 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>::dense(ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>::dense(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<25, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>::dense(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<22, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_quantize<ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_3_quantizer<ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:82:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_relu_quantizer<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_2_relu_quantizer<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:76:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_1_relu_quantizer<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' into 'myproject(ap_fixed<16, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config16>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config6>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 53 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 53 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(config13::accum_t)' into 'void nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b13': Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:38:15)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:42:15)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:46:13)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:50:30)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:54:17)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:58:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:62:32)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:17)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:32)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'layer20_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 120.14 seconds. CPU system time: 1.05 seconds. Elapsed time: 126.43 seconds; current allocated memory: 330.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 330.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 336.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 342.422 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) in function 'nnet::relu<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config6>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<13, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_mult.h:33:12)...50 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<15, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:33:12)...88 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<15, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...198 expression(s) balanced.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 374.059 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.21 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 445.066 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.05 sec.
Command       elaborate done; 141.38 sec.
Execute       ap_eval exec zip -j /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>' to 'dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>' to 'relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>' to 'dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>' to 'relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>' to 'dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>' to 'relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>' to 'dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         preproc_iomode -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         preproc_iomode -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         preproc_iomode -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>} {relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>} {relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>} {relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
INFO-FLOW: Configuring Module : relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         apply_spec_resource_limit relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>} {relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>} {relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>} {relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         cdfg_preprocess -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>} {relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>} {relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>} {relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         schedule -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 451.207 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>.
Execute         set_default_model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         bind -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         schedule -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>.
Execute         set_default_model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         bind -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         schedule -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>.
Execute         set_default_model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         bind -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         schedule -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>.
Execute         set_default_model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         bind -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         schedule -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>.
Execute         set_default_model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         bind -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         schedule -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>.
Execute         set_default_model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         bind -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 463.395 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.348 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.348 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>} {relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>} {relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>} {relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s' pipeline 'dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_10ns_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_10s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_9ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_9s_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_10ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_10s_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_7ns_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_7s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_8ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_8s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_9ns_20_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_9s_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_8s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 471.438 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s 
Execute         gen_rtl dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.adb 
Execute         db_write -model dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 488.035 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s 
Execute         gen_rtl relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.adb 
Execute         db_write -model relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s' pipeline 'dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_11s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_12ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_12s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_12s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_13s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_10s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11s_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_12s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 490.000 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 497.777 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s 
Execute         gen_rtl relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.adb 
Execute         db_write -model relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s' pipeline 'dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_9s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 499.590 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s 
Execute         gen_rtl dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 503.824 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s 
Execute         gen_rtl relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s 
Execute         syn_report -csynth -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.adb 
Execute         db_write -model relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 506.094 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s 
Execute         gen_rtl dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18> -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 511.066 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.25 sec.
Execute         db_write -model myproject -f -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>} {relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>} {relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>} {relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_12ns_10s_22_1_1.
INFO-FLOW: Append model myproject_mul_12ns_10s_22_1_1
INFO-FLOW: Found component myproject_mul_11ns_10ns_20_1_1.
INFO-FLOW: Append model myproject_mul_11ns_10ns_20_1_1
INFO-FLOW: Found component myproject_mul_11ns_9s_20_1_1.
INFO-FLOW: Append model myproject_mul_11ns_9s_20_1_1
INFO-FLOW: Found component myproject_mul_11ns_10s_20_1_1.
INFO-FLOW: Append model myproject_mul_11ns_10s_20_1_1
INFO-FLOW: Found component myproject_mul_11ns_9ns_19_1_1.
INFO-FLOW: Append model myproject_mul_11ns_9ns_19_1_1
INFO-FLOW: Found component myproject_mul_12ns_6ns_17_1_1.
INFO-FLOW: Append model myproject_mul_12ns_6ns_17_1_1
INFO-FLOW: Found component myproject_mul_12ns_9ns_20_1_1.
INFO-FLOW: Append model myproject_mul_12ns_9ns_20_1_1
INFO-FLOW: Found component myproject_mul_12ns_7s_19_1_1.
INFO-FLOW: Append model myproject_mul_12ns_7s_19_1_1
INFO-FLOW: Found component myproject_mul_12ns_8ns_19_1_1.
INFO-FLOW: Append model myproject_mul_12ns_8ns_19_1_1
INFO-FLOW: Found component myproject_mul_12ns_10ns_21_1_1.
INFO-FLOW: Append model myproject_mul_12ns_10ns_21_1_1
INFO-FLOW: Found component myproject_mul_12ns_8s_20_1_1.
INFO-FLOW: Append model myproject_mul_12ns_8s_20_1_1
INFO-FLOW: Found component myproject_mul_12ns_9s_21_1_1.
INFO-FLOW: Append model myproject_mul_12ns_9s_21_1_1
INFO-FLOW: Found component myproject_mul_12ns_7ns_18_1_1.
INFO-FLOW: Append model myproject_mul_12ns_7ns_18_1_1
INFO-FLOW: Found component myproject_mul_14ns_8s_22_1_1.
INFO-FLOW: Append model myproject_mul_14ns_8s_22_1_1
INFO-FLOW: Found component myproject_mul_10ns_10ns_19_1_1.
INFO-FLOW: Append model myproject_mul_10ns_10ns_19_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_12ns_13s_25_1_1.
INFO-FLOW: Append model myproject_mul_12ns_13s_25_1_1
INFO-FLOW: Found component myproject_mul_8ns_11ns_17_1_1.
INFO-FLOW: Append model myproject_mul_8ns_11ns_17_1_1
INFO-FLOW: Found component myproject_mul_11ns_11s_22_1_1.
INFO-FLOW: Append model myproject_mul_11ns_11s_22_1_1
INFO-FLOW: Found component myproject_mul_12ns_12s_24_1_1.
INFO-FLOW: Append model myproject_mul_12ns_12s_24_1_1
INFO-FLOW: Found component myproject_mul_9ns_11s_20_1_1.
INFO-FLOW: Append model myproject_mul_9ns_11s_20_1_1
INFO-FLOW: Found component myproject_mul_9ns_10s_19_1_1.
INFO-FLOW: Append model myproject_mul_9ns_10s_19_1_1
INFO-FLOW: Found component myproject_mul_10ns_12ns_21_1_1.
INFO-FLOW: Append model myproject_mul_10ns_12ns_21_1_1
INFO-FLOW: Found component myproject_mul_8ns_10s_18_1_1.
INFO-FLOW: Append model myproject_mul_8ns_10s_18_1_1
INFO-FLOW: Found component myproject_mul_11ns_12ns_22_1_1.
INFO-FLOW: Append model myproject_mul_11ns_12ns_22_1_1
INFO-FLOW: Found component myproject_mul_9ns_12s_21_1_1.
INFO-FLOW: Append model myproject_mul_9ns_12s_21_1_1
INFO-FLOW: Found component myproject_mul_8ns_11s_18_1_1.
INFO-FLOW: Append model myproject_mul_8ns_11s_18_1_1
INFO-FLOW: Found component myproject_mul_11ns_12s_23_1_1.
INFO-FLOW: Append model myproject_mul_11ns_12s_23_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_8ns_8ns_15_1_1.
INFO-FLOW: Append model myproject_mul_8ns_8ns_15_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model myproject_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component myproject_mul_4ns_11s_15_1_1.
INFO-FLOW: Append model myproject_mul_4ns_11s_15_1_1
INFO-FLOW: Found component myproject_mul_4ns_11ns_14_1_1.
INFO-FLOW: Append model myproject_mul_4ns_11ns_14_1_1
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s
INFO-FLOW: Append model relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s
INFO-FLOW: Append model dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s
INFO-FLOW: Append model relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s
INFO-FLOW: Append model dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_12ns_10s_22_1_1 myproject_mul_11ns_10ns_20_1_1 myproject_mul_11ns_9s_20_1_1 myproject_mul_11ns_10s_20_1_1 myproject_mul_11ns_9ns_19_1_1 myproject_mul_12ns_6ns_17_1_1 myproject_mul_12ns_9ns_20_1_1 myproject_mul_12ns_7s_19_1_1 myproject_mul_12ns_8ns_19_1_1 myproject_mul_12ns_10ns_21_1_1 myproject_mul_12ns_8s_20_1_1 myproject_mul_12ns_9s_21_1_1 myproject_mul_12ns_7ns_18_1_1 myproject_mul_14ns_8s_22_1_1 myproject_mul_10ns_10ns_19_1_1 myproject_mul_12ns_13s_25_1_1 myproject_mul_8ns_11ns_17_1_1 myproject_mul_11ns_11s_22_1_1 myproject_mul_12ns_12s_24_1_1 myproject_mul_9ns_11s_20_1_1 myproject_mul_9ns_10s_19_1_1 myproject_mul_10ns_12ns_21_1_1 myproject_mul_8ns_10s_18_1_1 myproject_mul_11ns_12ns_22_1_1 myproject_mul_9ns_12s_21_1_1 myproject_mul_8ns_11s_18_1_1 myproject_mul_11ns_12s_23_1_1 myproject_mul_8ns_8ns_15_1_1 myproject_mul_5ns_10ns_14_1_1 myproject_mul_4ns_11s_15_1_1 myproject_mul_4ns_11ns_14_1_1 dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_12ns_10s_22_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_10ns_20_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_9s_20_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_10s_20_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_9ns_19_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_6ns_17_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_9ns_20_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_7s_19_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_8ns_19_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_10ns_21_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_8s_20_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_9s_21_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_7ns_18_1_1
INFO-FLOW: To file: write model myproject_mul_14ns_8s_22_1_1
INFO-FLOW: To file: write model myproject_mul_10ns_10ns_19_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_13s_25_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_11ns_17_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_11s_22_1_1
INFO-FLOW: To file: write model myproject_mul_12ns_12s_24_1_1
INFO-FLOW: To file: write model myproject_mul_9ns_11s_20_1_1
INFO-FLOW: To file: write model myproject_mul_9ns_10s_19_1_1
INFO-FLOW: To file: write model myproject_mul_10ns_12ns_21_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_10s_18_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_12ns_22_1_1
INFO-FLOW: To file: write model myproject_mul_9ns_12s_21_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_11s_18_1_1
INFO-FLOW: To file: write model myproject_mul_11ns_12s_23_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_8ns_15_1_1
INFO-FLOW: To file: write model myproject_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model myproject_mul_4ns_11s_15_1_1
INFO-FLOW: To file: write model myproject_mul_4ns_11ns_14_1_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_12ns_10s_22_1_1
myproject_mul_11ns_10ns_20_1_1
myproject_mul_11ns_9s_20_1_1
myproject_mul_11ns_10s_20_1_1
myproject_mul_11ns_9ns_19_1_1
myproject_mul_12ns_6ns_17_1_1
myproject_mul_12ns_9ns_20_1_1
myproject_mul_12ns_7s_19_1_1
myproject_mul_12ns_8ns_19_1_1
myproject_mul_12ns_10ns_21_1_1
myproject_mul_12ns_8s_20_1_1
myproject_mul_12ns_9s_21_1_1
myproject_mul_12ns_7ns_18_1_1
myproject_mul_14ns_8s_22_1_1
myproject_mul_10ns_10ns_19_1_1
myproject_mul_12ns_13s_25_1_1
myproject_mul_8ns_11ns_17_1_1
myproject_mul_11ns_11s_22_1_1
myproject_mul_12ns_12s_24_1_1
myproject_mul_9ns_11s_20_1_1
myproject_mul_9ns_10s_19_1_1
myproject_mul_10ns_12ns_21_1_1
myproject_mul_8ns_10s_18_1_1
myproject_mul_11ns_12ns_22_1_1
myproject_mul_9ns_12s_21_1_1
myproject_mul_8ns_11s_18_1_1
myproject_mul_11ns_12s_23_1_1
myproject_mul_8ns_8ns_15_1_1
myproject_mul_5ns_10ns_14_1_1
myproject_mul_4ns_11s_15_1_1
myproject_mul_4ns_11ns_14_1_1
dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s
relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s
relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s
relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s
myproject
' expOnly='0'
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.32 seconds; current allocated memory: 516.320 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_12ns_10s_22_1_1
myproject_mul_11ns_10ns_20_1_1
myproject_mul_11ns_9s_20_1_1
myproject_mul_11ns_10s_20_1_1
myproject_mul_11ns_9ns_19_1_1
myproject_mul_12ns_6ns_17_1_1
myproject_mul_12ns_9ns_20_1_1
myproject_mul_12ns_7s_19_1_1
myproject_mul_12ns_8ns_19_1_1
myproject_mul_12ns_10ns_21_1_1
myproject_mul_12ns_8s_20_1_1
myproject_mul_12ns_9s_21_1_1
myproject_mul_12ns_7ns_18_1_1
myproject_mul_14ns_8s_22_1_1
myproject_mul_10ns_10ns_19_1_1
myproject_mul_12ns_13s_25_1_1
myproject_mul_8ns_11ns_17_1_1
myproject_mul_11ns_11s_22_1_1
myproject_mul_12ns_12s_24_1_1
myproject_mul_9ns_11s_20_1_1
myproject_mul_9ns_10s_19_1_1
myproject_mul_10ns_12ns_21_1_1
myproject_mul_8ns_10s_18_1_1
myproject_mul_11ns_12ns_22_1_1
myproject_mul_9ns_12s_21_1_1
myproject_mul_8ns_11s_18_1_1
myproject_mul_11ns_12s_23_1_1
myproject_mul_8ns_8ns_15_1_1
myproject_mul_5ns_10ns_14_1_1
myproject_mul_4ns_11s_15_1_1
myproject_mul_4ns_11ns_14_1_1
dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s
relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s
relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s
relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/hep/lr1424/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341 relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366 dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384 relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402 dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414 relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426 dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437} INST2MODULE {myproject myproject grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341 dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366 relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384 dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402 relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414 dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426 relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437 dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341 call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366 grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384 call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402 grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414 call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426 call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437}} grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341 {DEPTH 2 CHILDREN {}} call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384 {DEPTH 2 CHILDREN {}} call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414 {DEPTH 2 CHILDREN {}} call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426 {DEPTH 2 CHILDREN {}} call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_153260_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_103_fu_153298_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_106_fu_153356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_109_fu_153384_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_110_fu_153394_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14ns_8s_22_1_1_U25 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_115_fu_153466_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_116_fu_153500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_117_fu_153518_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U24 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_119_fu_153532_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_120_fu_153542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_121_fu_153568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9ns_20_1_1_U14 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_123_fu_153578_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9ns_20_1_1_U11 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_125_fu_153637_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U36 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9s_21_1_1_U23 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_7ns_18_1_1_U30 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_130_fu_153711_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U1 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_132_fu_153745_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_133_fu_153755_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_134_fu_153785_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_136_fu_153829_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_142_fu_153932_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_10ns_19_1_1_U31 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_145_fu_153988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_146_fu_154022_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_147_fu_154040_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_148_fu_154050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_149_fu_154064_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_150_fu_154090_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_151_fu_154104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_152_fu_154134_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_153_fu_154156_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_154_fu_154205_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10ns_21_1_1_U16 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_60_fu_154255_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_157_fu_154265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_159_fu_154295_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U5 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9s_21_1_1_U29 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_163_fu_154368_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_9ns_19_1_1_U8 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_167_fu_154418_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_154454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_9s_20_1_1_U13 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_9s_20_1_1_U6 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_8_fu_154480_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_173_fu_154540_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_10_fu_154584_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_176_fu_154616_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_72_fu_154638_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_178_fu_154666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_180_fu_154700_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_181_fu_154718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_182_fu_154732_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_183_fu_154776_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_79_fu_154818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_188_fu_154850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_191_fu_154956_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U3 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9ns_20_1_1_U18 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9ns_20_1_1_U20 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_195_fu_154986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_7ns_18_1_1_U32 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_86_fu_155026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_200_fu_155054_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10ns_21_1_1_U27 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_8s_20_1_1_U17 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U35 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_8ns_19_1_1_U19 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_6ns_17_1_1_U10 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_91_fu_155202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_211_fu_155230_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_7s_19_1_1_U12 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_213_fu_155244_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_214_fu_155281_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_8ns_19_1_1_U26 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_95_fu_155307_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_216_fu_155325_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_220_fu_155363_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_8ns_19_1_1_U15 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_222_fu_155377_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_223_fu_155403_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9ns_20_1_1_U34 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_225_fu_155457_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_13_fu_155467_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_226_fu_155499_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U9 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_102_fu_155513_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_229_fu_155533_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_15_fu_155571_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_231_fu_155595_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_7ns_18_1_1_U22 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9s_21_1_1_U21 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_8ns_19_1_1_U33 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_235_fu_155645_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_236_fu_155667_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_237_fu_155689_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_238_fu_155711_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_112_fu_155745_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_240_fu_155784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_10ns_20_1_1_U4 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_243_fu_155860_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_20_fu_155874_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_244_fu_155902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_10s_20_1_1_U7 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_10ns_20_1_1_U2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp27_fu_155920_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_155960_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_154_fu_155980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_157_fu_155996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_162_fu_156028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_156038_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_166_fu_156070_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_167_fu_157700_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_168_fu_157710_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp21_fu_156082_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3270_fu_156128_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp3270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_10_fu_156142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_169_fu_156152_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_170_fu_156162_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_171_fu_156172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_173_fu_156188_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_175_fu_156204_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp39_fu_156210_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp40_fu_156228_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41_fu_156238_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_11_fu_156256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_179_fu_156290_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_181_fu_156302_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_13_fu_156320_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_185_fu_156352_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_188_fu_156374_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_190_fu_156390_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_191_fu_157745_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp45_fu_156396_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp46_fu_156426_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_194_fu_156432_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_196_fu_156452_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_197_fu_156462_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_14_fu_156500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_202_fu_156510_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_203_fu_156520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_209_fu_157787_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4768_fu_156548_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp4768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_210_fu_156562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_215_fu_156610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_216_fu_156620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_221_fu_157799_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp49_fu_156670_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_16_fu_156728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_226_fu_156754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_2_fu_156790_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE xor_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_231_fu_156822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_232_fu_157811_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_17_fu_156828_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_18_fu_156838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_233_fu_156848_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_236_fu_156870_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_239_fu_156886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_243_fu_156918_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_246_fu_157835_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_156950_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_250_fu_156960_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_251_fu_156966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_258_fu_157000_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_260_fu_157006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_262_fu_157026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_263_fu_157036_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_265_fu_157893_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp6766_fu_157046_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp6766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_19_fu_157080_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_270_fu_157106_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_274_fu_157124_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_275_fu_157134_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_276_fu_157144_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_278_fu_157923_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5264_fu_157150_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp5264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_280_fu_157174_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_283_fu_157200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_285_fu_157220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_286_fu_157226_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_288_fu_157246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_fu_157270_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE xor_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_291_fu_157298_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_292_fu_157935_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp54_fu_157304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_10s_22_1_1_U28 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_294_fu_157321_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_297_fu_157339_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_299_fu_157947_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_302_fu_157375_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_303_fu_157381_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_304_fu_157387_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_306_fu_157966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp57_fu_157403_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_309_fu_157445_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_310_fu_157451_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_319_fu_157997_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_320_fu_158007_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp61_fu_157513_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_322_fu_157551_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_326_fu_157591_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_332_fu_157631_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_336_fu_158022_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_337_fu_158032_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 35 BRAM 0 URAM 0}} relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_134_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_1445_0_fu_150_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_1445_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_7_fu_158_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_23_0_fu_174_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_23_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_8_fu_182_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_30_0_fu_198_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_30_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_9_fu_206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_32_0_fu_222_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_32_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_10_fu_230_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_41_0_fu_246_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_41_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_11_fu_254_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_46_0_fu_270_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_46_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_12_fu_278_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_47_0_fu_294_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_47_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_13_fu_302_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_52_0_fu_318_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_52_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_14_fu_326_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_54_0_fu_342_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_54_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_15_fu_350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_55_0_fu_366_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_55_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_16_fu_374_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_57_0_fu_390_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_57_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_17_fu_398_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_58_0_fu_414_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_58_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_18_fu_422_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_62_0_fu_438_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_62_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_19_fu_446_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME res_63_0_fu_462_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE res_63_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_56532_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_13s_25_1_1_U87 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_12s_24_1_1_U90 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_41_fu_56564_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11s_20_1_1_U94 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_43_fu_56596_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_45_fu_56628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_46_fu_56664_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_48_fu_56693_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_12ns_22_1_1_U96 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_50_fu_56718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_52_fu_56724_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_12s_21_1_1_U97 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_56753_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_55_fu_56798_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_57_fu_56834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_56855_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_10_fu_56882_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_5_fu_56949_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_11s_18_1_1_U98 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_61_fu_57009_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_16_fu_56063_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_64_fu_57049_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_65_fu_57059_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_11ns_17_1_1_U88 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11s_20_1_1_U99 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_67_fu_56095_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11s_20_1_1_U91 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_69_fu_56117_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_70_fu_56149_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_71_fu_57087_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_12s_23_1_1_U100 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11s_22_1_1_U89 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_12s_23_1_1_U101 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_77_fu_56188_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_10s_19_1_1_U92 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10s_18_1_1_U95 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_82_fu_57139_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_83_fu_56261_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_85_fu_56287_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_86_fu_57177_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U102 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U93 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_91_fu_57223_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_93_fu_57285_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_94_fu_56339_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_95_fu_57302_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_34_fu_57323_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_97_fu_57350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_38_fu_57392_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_100_fu_57430_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_57446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_67_fu_57456_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_73_fu_56351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_75_fu_57501_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp21_fu_56367_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_83_fu_57610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_84_fu_57620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_57638_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_57648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_87_fu_57668_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_90_fu_57686_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_97_fu_57731_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_101_fu_57763_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp27_fu_57769_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp28_fu_57794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp29_fu_56385_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp30_fu_56415_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_102_fu_57804_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp32_fu_57863_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_123_fu_57986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_124_fu_57996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp34_fu_58002_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3634_fu_58026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp3634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_6_fu_58040_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_126_fu_58052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_127_fu_58062_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_129_fu_58078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_130_fu_58088_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_132_fu_58100_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_136_fu_56449_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_7_fu_56467_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_8_fu_58135_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_140_fu_58155_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_143_fu_58177_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_9_fu_58187_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_145_fu_56483_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_146_fu_56493_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_150_fu_58232_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 14 BRAM 0 URAM 0}} relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_80_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_90_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_20_fu_98_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_7_fu_108_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_21_fu_116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_8_fu_126_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_22_fu_134_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_9_fu_144_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_23_fu_152_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_10_fu_162_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_24_fu_170_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_11_fu_180_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_25_fu_188_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_12_fu_198_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_26_fu_206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_13_fu_216_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_4833_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_5_fu_4944_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_6_fu_4965_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_7_fu_4986_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_8_fu_5007_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_9_fu_5032_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_10_fu_5053_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_11_fu_5067_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_12_fu_5088_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_13_fu_5120_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_14_fu_5141_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_14_fu_5155_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_15_fu_5172_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_16_fu_5186_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_17_fu_5203_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_18_fu_5228_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_19_fu_5249_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_20_fu_5280_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_21_fu_5294_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_22_fu_5304_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_23_fu_5325_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9s_21_1_1_U138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_25_fu_5350_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_26_fu_5375_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_27_fu_5396_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_28_fu_5417_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_31_fu_5457_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_32_fu_5485_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_33_fu_5509_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_36_fu_5572_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_5588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_5598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_5608_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_5618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_5644_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_5650_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_5672_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_5682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_5698_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_5724_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_5734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_5756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_5762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_5772_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_23_fu_5794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_5820_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_5840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_5866_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_31_fu_5886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_5892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_37_fu_5944_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_38_fu_5950_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_5976_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_39_fu_5986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_42_fu_6004_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_6014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_72_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_82_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_1_fu_90_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_100_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_2_fu_108_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_118_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_3_fu_126_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_3_fu_136_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_4_fu_144_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_4_fu_154_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_5_fu_162_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_5_fu_172_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_6_fu_180_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_6_fu_190_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_2047_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_10ns_14_1_1_U155 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_2123_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_2165_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_1_fu_2217_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_2_fu_2243_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_3_fu_2265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_4_fu_2299_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_2355_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_11s_15_1_1_U156 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_11ns_14_1_1_U157 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_2467_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp27_fu_2477_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_2507_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp75_fu_2543_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_47_fu_2561_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_48_fu_2571_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_51_fu_2603_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_56_fu_2649_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_58_fu_2665_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_60_fu_2681_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_62_fu_2701_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp10_fu_2707_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp11_fu_2737_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_63_fu_2743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_2769_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_470_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_498_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_526_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_554_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_fu_576_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:35 VARIABLE xor_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln36_fu_598_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:36 VARIABLE xor_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln37_fu_620_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:37 VARIABLE xor_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_648_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:39 VARIABLE add_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_676_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:49 VARIABLE add_ln49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_704_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:56 VARIABLE add_ln56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_fu_726_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:57 VARIABLE xor_ln57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln58_fu_748_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:58 VARIABLE xor_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln60_fu_770_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:60 VARIABLE xor_ln60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_798_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:61 VARIABLE add_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME layer2_out_20_fu_820_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:67 VARIABLE layer2_out_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_848_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:77 VARIABLE add_ln77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_876_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:78 VARIABLE add_ln78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_904_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:79 VARIABLE add_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_932_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:80 VARIABLE add_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_960_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:81 VARIABLE add_ln81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln82_fu_982_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:82 VARIABLE xor_ln82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 50 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 526.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 280.80 MHz
Command       autosyn done; 8.44 sec.
Command     csynth_design done; 149.95 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:29; Allocated memory: 212.672 MB.
Execute     cleanup_all 
