// Seed: 93819046
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri id_6,
    output tri1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wor id_10
);
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_2, id_1, id_7, id_7, id_1, id_0, id_0, id_0, id_5, id_2
  );
endmodule
