<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="X-UA-Compatible" content="IE=edge"><title> 📡 802.11g 发射机 | 1. 扰码 · PA's Blog</title><meta name="description" content="📡 802.11g 发射机 | 1. 扰码 - Puzzled Alex"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="icon" href="/favicon.png"><link rel="stylesheet" href="/css/apollo.css"><link rel="search" type="application/opensearchdescription+xml" href="http://pa.radonyl.xyz/atom.xml" title="PA's Blog"><meta name="generator" content="Hexo 4.0.0"></head><body><div class="wrap"><header><a href="/" class="logo-link"><img src="/favicon.png" alt="logo"></a><ul class="nav nav-list"><li class="nav-list-item"><a href="/" target="_self" class="nav-list-link">BLOG</a></li><li class="nav-list-item"><a href="/archives/" target="_self" class="nav-list-link">ARCHIVE</a></li><li class="nav-list-item"><a href="https://github.com/alalelel" target="_blank" class="nav-list-link">GITHUB</a></li><li class="nav-list-item"><a href="/atom.xml" target="_self" class="nav-list-link">RSS</a></li></ul></header><main class="container"><div class="post"><article class="post-block"><h1 class="post-title">📡 802.11g 发射机 | 1. 扰码</h1><div class="post-info">Nov 1, 2019</div><div class="post-content"><p>扰码器（Sreambler）是什么？扰码是本质上是将需要传输的数据进行随机化处理，通过把输入数据“耦合”到一个随机序列上来实现，而序列的随机性能就保证通信性能的平稳性。<br><a id="more"></a></p>
<p>802.11-2007 <strong>17.3.5.4 PLCP DATA scrambler and descrambler</strong>规定DATA field应该使用一个长127的帧同步扰码器进行扰码，该扰码器使用生成如下生成多项式：</p>
<script type="math/tex; mode=display">S(x)=x^7+x^4+1</script><p>这个生成多项式对应了一个反馈移位寄存器结构：</p>
<p><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/Figure-17-7-Data-scrambler" alt="Figure-17-7-Data-scrambler"></p>
<p>左侧的反馈移位寄存器构成了一个周期为127的随机序列发生器，其发生序列只与移位寄存器的初始状态有关，在初始状态全0的状态下其输出序列为：<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">00001110 11110010 11001001 00000010 00100110 00101110</span><br><span class="line">10110110 00001100 11010100 11100111 10110100 00101010 </span><br><span class="line">11111010 01010001 10111000 1111111</span><br></pre></td></tr></table></figure><br>随机序列与输入序列进行异或运算得出扰码序列，在接收端使用同样的随机序列与扰码序列异或即可恢复原输入序列，这里利用到的原理是：</p>
<script type="math/tex; mode=display">
\begin{split}
Trans(x) = & Input(x) \oplus S(x) \\\\
Recv(x) = & Trans(x) \oplus S(x) \\\\
= & Input(x) \oplus S(x) \oplus S(x) \\\\
= & Input(x) \oplus 0 \\\\
= & Input(x)
\end{split}</script><p>由于随机序列只与移位寄存器的初始状态有关，只需要发射机与接收机约定使用共同的初始值，并且在每次发射前进行重置即可保证加扰序列可以在接收端进行解扰，802.11规定该初始值为1011101。</p>
<h1 id="Verilog实现"><a href="#Verilog实现" class="headerlink" title="Verilog实现"></a>Verilog实现</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> stream_scramble(</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> din,</span><br><span class="line">    <span class="keyword">input</span> en,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">1</span>] seed,</span><br><span class="line">    <span class="keyword">input</span> start_frame,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">11</span>:<span class="number">0</span>] sig_length, <span class="comment">// used for zeroing tail bits</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> dout,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> data_valid</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">1</span>] scrambler;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">12</span>:<span class="number">0</span>] bit_counter;</span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            dout &lt;= <span class="number">0</span>;</span><br><span class="line">            data_valid &lt;= <span class="number">0</span>;</span><br><span class="line">            scrambler &lt;= <span class="number">0</span>;</span><br><span class="line">            bit_counter &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (start_frame) <span class="keyword">begin</span></span><br><span class="line">                scrambler &lt;= seed;</span><br><span class="line">                bit_counter &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (en) <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">// zeroing tail bits</span></span><br><span class="line">                    dout &lt;= (bit_counter &gt;= sig_length * <span class="number">8</span> + <span class="number">16</span> &amp;&amp; bit_counter &lt; sig_length * <span class="number">8</span> + <span class="number">22</span>) ? <span class="number">0</span> : </span><br><span class="line">                            din + scrambler[<span class="number">7</span>] + scrambler[<span class="number">4</span>];</span><br><span class="line">                    data_valid &lt;= <span class="number">1</span>;</span><br><span class="line">                    scrambler &lt;= &#123;scrambler[<span class="number">6</span>:<span class="number">1</span>], scrambler[<span class="number">7</span>] + scrambler[<span class="number">4</span>]&#125;;</span><br><span class="line">                    bit_counter &lt;= bit_counter + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    dout &lt;= <span class="number">0</span>;</span><br><span class="line">                    data_valid &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="仿真"><a href="#仿真" class="headerlink" title="仿真"></a>仿真</h4><p>将扰码器置于全1的初始值，在全0输入的情况下观察扰码器的输出，其序列应该满足：<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">00001110 11110010 11001001 00000010 00100110 00101110</span><br><span class="line">10110110 00001100 11010100 11100111 10110100 00101010 </span><br><span class="line">11111010 01010001 10111000 1111111</span><br></pre></td></tr></table></figure><br><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/scrambler-isim-2" alt="scrambler-isim-2"><br>对比发现仿真与要求相吻合。</p>
<h4 id="基带数据与扰码器输出"><a href="#基带数据与扰码器输出" class="headerlink" title="基带数据与扰码器输出"></a>基带数据与扰码器输出</h4><p><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/baseband_bits" alt="baseband_bits"></p>
<h4 id="没有扰码器时"><a href="#没有扰码器时" class="headerlink" title="没有扰码器时"></a>没有扰码器时</h4><p><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/baseband_time_domin_without_scrambler" alt="baseband_time_domin_without_scrambler"></p>
<h4 id="添加扰码器后"><a href="#添加扰码器后" class="headerlink" title="添加扰码器后"></a>添加扰码器后</h4><p><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/baseband_time_domain_with_scrambler" alt="baseband_time_domain_with_scrambler"></p>
<p>在基带信号中，可见存在大量的连续的0和1，当没有扰码器时，产生的时域信号存在非常明显的周期性，且出现了大量的峰值，EVM恶化。在添加扰码器后情况明显改善。</p>
</div></article></div></main><footer><div class="paginator"><a href="/2019/11/02/802-11g-Transmitter-2-conv-encoder/" class="prev">PREV</a><a href="/2019/11/01/Let-s-share/" class="next">NEXT</a></div><div class="copyright"><p>© 2019 <a href="http://pa.radonyl.xyz">Puzzled Alex</a>, powered by <a href="https://hexo.io/" target="_blank">Hexo</a> and <a href="https://github.com/pinggod/hexo-theme-apollo" target="_blank">hexo-theme-apollo</a>.</p></div></footer></div><script async src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML" integrity="sha384-crwIf/BuaWM9rM65iM+dWFldgQ1Un8jWZMuh3puxb8TOY9+linwLoI7ZHZT+aekW" crossorigin="anonymous"></script></body></html>