<p><a href="https://www.google.com.sl/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwiZicLC3_jnAhXvGDQIHafSATAQFjAJegQIARAB&usg=AOvVaw1BU5a23SOwh3AT6OxsWfpl">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman</a></p>
<p><a href="https://www.google.com.sl/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwiZicLC3_jnAhXvGDQIHafSATAQFjAJegQIARAB&usg=AOvVaw1BU5a23SOwh3AT6OxsWfpl">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman</a></p>
<p><a href="https://www.google.com.sl/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwiZicLC3_jnAhXvGDQIHafSATAQFjAJegQIARAB&usg=AOvVaw1BU5a23SOwh3AT6OxsWfpl">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman</a></p>
