[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RiscV|SRAM",
    "duplicate":"~RiscV|RiscV/sram1:SRAM",
    "index":0.46153846153846156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RiscV|SRAM_1",
    "duplicate":"~RiscV|RiscV/sram2:SRAM",
    "index":0.5384615384615384
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.DCacheState",
    "definition":{
      "Ready":0,
      "LookupForRead":1,
      "Read1":5,
      "WaitingRead1":8,
      "LookupForWrite":2,
      "Read2":6,
      "Read2AndWaiting":7,
      "WaitingRead2":9,
      "RespondRead":3,
      "Flushing":4
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Memory.dcache_state",
    "enumTypeName":"fpga.DCacheState"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/riscv_arty_a7"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~RiscV|RiscV>imem",
    "filename":"bootrom.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_init_calib_complete",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_sram2_we",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_wready",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_ren",
    "sources":[
      "~RiscV|RiscV>io_dram_ren",
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_wen",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_sram2_addr",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_addr",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_sram2_en",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_busy",
    "sources":[
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_sram1_addr",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_rdata",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid",
      "~RiscV|RiscV>io_dram_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_ren",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_rdata_valid",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_sram1_en",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_sram1_we",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_wdata",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_wen",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_ren",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_rvalid",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_wmask",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  }
]