/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [3:0] _01_;
  reg [7:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  reg [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [14:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  reg [3:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire [28:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  reg [16:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [11:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_3z);
  assign celloutsig_0_3z = !(celloutsig_0_1z[5] ? celloutsig_0_1z[5] : in_data[93]);
  assign celloutsig_0_0z = ~in_data[78];
  assign celloutsig_0_24z = ~celloutsig_0_8z[1];
  assign celloutsig_0_29z = ~celloutsig_0_22z[1];
  assign celloutsig_0_32z = celloutsig_0_16z[10] | celloutsig_0_1z[5];
  assign celloutsig_0_54z = ~(celloutsig_0_38z ^ celloutsig_0_45z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[3] ^ in_data[17]);
  assign celloutsig_0_15z = ~(in_data[58] ^ celloutsig_0_5z);
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[160], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 4'h0;
    else _01_ <= in_data[105:102];
  always_ff @(posedge clkin_data[160], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_1_2z[3:1], celloutsig_1_4z, _01_ };
  always_ff @(posedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_1_7z[4:3], celloutsig_1_3z, _01_, celloutsig_1_1z };
  assign celloutsig_0_49z = { celloutsig_0_13z[4:1], celloutsig_0_29z } / { 1'h1, celloutsig_0_33z[2:0], celloutsig_0_32z };
  assign celloutsig_0_21z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z } / { 1'h1, celloutsig_0_6z[18:8] };
  assign celloutsig_1_1z = in_data[137:123] === in_data[133:119];
  assign celloutsig_0_51z = { celloutsig_0_33z[0], celloutsig_0_49z } && celloutsig_0_37z[15:10];
  assign celloutsig_0_20z = { celloutsig_0_7z[5:1], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_9z } && { celloutsig_0_11z[4], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_38z = { in_data[51:44], celloutsig_0_1z, celloutsig_0_11z } < { in_data[94:83], celloutsig_0_35z };
  assign celloutsig_0_45z = _00_ < celloutsig_0_22z[2:0];
  assign celloutsig_1_3z = _01_ < in_data[106:103];
  assign celloutsig_0_19z = celloutsig_0_17z[1] & ~(celloutsig_0_11z[3]);
  assign celloutsig_1_19z = celloutsig_1_6z[12:7] % { 1'h1, celloutsig_1_11z[7:3] };
  assign celloutsig_0_4z = { in_data[64:62], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[118:114] % { 1'h1, _01_[2:0], celloutsig_1_1z };
  assign celloutsig_1_14z = _02_[7:2] % { 1'h1, celloutsig_1_11z[12:8] };
  assign celloutsig_0_9z = celloutsig_0_1z[4:1] % { 1'h1, celloutsig_0_6z[7:6], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_7z[3:0], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_11z[4:0] };
  assign celloutsig_0_8z = celloutsig_0_1z[5:1] * in_data[77:73];
  assign celloutsig_0_6z = celloutsig_0_2z ? { in_data[53:51], celloutsig_0_4z, celloutsig_0_5z, 1'h1, celloutsig_0_3z, celloutsig_0_4z, 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z } : in_data[61:35];
  assign celloutsig_1_7z = celloutsig_1_6z[9] ? { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, _01_ } : in_data[157:148];
  assign celloutsig_1_18z = in_data[171] ? celloutsig_1_14z[3:1] : { celloutsig_1_11z[4:3], celloutsig_1_3z };
  assign celloutsig_0_17z = celloutsig_0_13z[4] ? celloutsig_0_14z[6:2] : { celloutsig_0_13z[5], 1'h0, celloutsig_0_13z[3:1] };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } !== { celloutsig_0_4z[1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } !== in_data[13:2];
  assign celloutsig_0_35z = { celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_4z } | { celloutsig_0_26z[9:4], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_53z = { celloutsig_0_48z[15:6], celloutsig_0_20z, celloutsig_0_45z } | { celloutsig_0_37z[12:3], celloutsig_0_51z, celloutsig_0_46z };
  assign celloutsig_0_46z = & { celloutsig_0_29z, celloutsig_0_13z[0], celloutsig_0_10z, celloutsig_0_7z[6:5], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_18z = & { celloutsig_0_7z[6:5], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z[7:0], celloutsig_1_2z, celloutsig_1_3z } << { in_data[132:131], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, _03_ };
  assign celloutsig_0_7z = in_data[17:9] << { in_data[80:79], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[83:79], celloutsig_0_0z } << { in_data[9:5], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_7z[5:0], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_8z } << { celloutsig_0_17z[3], celloutsig_0_21z };
  assign celloutsig_0_11z = { celloutsig_0_4z[4:0], celloutsig_0_5z } >> { celloutsig_0_4z[3:2], celloutsig_0_9z };
  assign celloutsig_0_37z = { celloutsig_0_13z[2], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_29z } >>> { in_data[54:32], celloutsig_0_4z };
  assign celloutsig_1_6z = in_data[177:153] >>> { _02_[7:1], celloutsig_1_2z, _01_, celloutsig_1_2z, _01_ };
  assign celloutsig_0_22z = celloutsig_0_11z[5:2] >>> celloutsig_0_16z[4:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_33z = celloutsig_0_16z[11:8];
  always_latch
    if (!clkin_data[32]) celloutsig_0_48z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_48z = celloutsig_0_37z[26:10];
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_11z[5:2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z };
  assign { out_data[130:128], out_data[101:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
