{"vcs1":{"timestamp_begin":1759289255.788381586, "rt":0.84, "ut":0.34, "st":0.14}}
{"vcselab":{"timestamp_begin":1759289256.691196765, "rt":0.53, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759289257.267498798, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759289255.476635397}
{"VCS_COMP_START_TIME": 1759289255.476635397}
{"VCS_COMP_END_TIME": 1759289258.492720985}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370840}}
{"vcselab": {"peak_mem": 229976}}
