
StepCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d69c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000035c0  0800d830  0800d830  0000e830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010df0  08010df0  00012204  2**0
                  CONTENTS
  4 .ARM          00000008  08010df0  08010df0  00011df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010df8  08010df8  00012204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010df8  08010df8  00011df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010dfc  08010dfc  00011dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08010e00  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012204  2**0
                  CONTENTS
 10 .bss          0000059c  20000204  20000204  00012204  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007a0  200007a0  00012204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000157bf  00000000  00000000  00012234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000376e  00000000  00000000  000279f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001390  00000000  00000000  0002b168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f23  00000000  00000000  0002c4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f06  00000000  00000000  0002d41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019a6b  00000000  00000000  00052321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4f3b  00000000  00000000  0006bd8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00140cc7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000628c  00000000  00000000  00140d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  00146f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d814 	.word	0x0800d814

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800d814 	.word	0x0800d814

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <MX_DMA_Init+0x4c>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc4 <MX_DMA_Init+0x4c>)
 8000f88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc4 <MX_DMA_Init+0x4c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	200c      	movs	r0, #12
 8000fa0:	f001 fd87 	bl	8002ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fa4:	200c      	movs	r0, #12
 8000fa6:	f001 fda0 	bl	8002aea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	200e      	movs	r0, #14
 8000fb0:	f001 fd7f 	bl	8002ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000fb4:	200e      	movs	r0, #14
 8000fb6:	f001 fd98 	bl	8002aea <HAL_NVIC_EnableIRQ>

}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40023800 	.word	0x40023800

08000fc8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08e      	sub	sp, #56	@ 0x38
 8000fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
 8000fdc:	611a      	str	r2, [r3, #16]
 8000fde:	615a      	str	r2, [r3, #20]
 8000fe0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
 8000ff0:	615a      	str	r2, [r3, #20]
 8000ff2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 8000ff4:	4b2f      	ldr	r3, [pc, #188]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8000ff6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000ffa:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000ffc:	4b2d      	ldr	r3, [pc, #180]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8000ffe:	4a2e      	ldr	r2, [pc, #184]	@ (80010b8 <MX_FSMC_Init+0xf0>)
 8001000:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 8001002:	4b2c      	ldr	r3, [pc, #176]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001004:	2206      	movs	r2, #6
 8001006:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001008:	4b2a      	ldr	r3, [pc, #168]	@ (80010b4 <MX_FSMC_Init+0xec>)
 800100a:	2200      	movs	r2, #0
 800100c:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800100e:	4b29      	ldr	r3, [pc, #164]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001014:	4b27      	ldr	r3, [pc, #156]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001016:	2210      	movs	r2, #16
 8001018:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800101a:	4b26      	ldr	r3, [pc, #152]	@ (80010b4 <MX_FSMC_Init+0xec>)
 800101c:	2200      	movs	r2, #0
 800101e:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001020:	4b24      	ldr	r3, [pc, #144]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001022:	2200      	movs	r2, #0
 8001024:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001026:	4b23      	ldr	r3, [pc, #140]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001028:	2200      	movs	r2, #0
 800102a:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800102c:	4b21      	ldr	r3, [pc, #132]	@ (80010b4 <MX_FSMC_Init+0xec>)
 800102e:	2200      	movs	r2, #0
 8001030:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001034:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001038:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800103a:	4b1e      	ldr	r3, [pc, #120]	@ (80010b4 <MX_FSMC_Init+0xec>)
 800103c:	2200      	movs	r2, #0
 800103e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001040:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001042:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001046:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001048:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <MX_FSMC_Init+0xec>)
 800104a:	2200      	movs	r2, #0
 800104c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800104e:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001050:	2200      	movs	r2, #0
 8001052:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram4.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001054:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <MX_FSMC_Init+0xec>)
 8001056:	2200      	movs	r2, #0
 8001058:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 800105a:	2302      	movs	r3, #2
 800105c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800105e:	230f      	movs	r3, #15
 8001060:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 16;
 8001062:	2310      	movs	r3, #16
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 800106a:	2310      	movs	r3, #16
 800106c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 800106e:	2311      	movs	r3, #17
 8001070:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001072:	2300      	movs	r3, #0
 8001074:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 4;
 8001076:	2304      	movs	r3, #4
 8001078:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800107a:	230f      	movs	r3, #15
 800107c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800107e:	2309      	movs	r3, #9
 8001080:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001086:	2310      	movs	r3, #16
 8001088:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800108a:	2311      	movs	r3, #17
 800108c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800108e:	2300      	movs	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 8001092:	463a      	mov	r2, r7
 8001094:	f107 031c 	add.w	r3, r7, #28
 8001098:	4619      	mov	r1, r3
 800109a:	4806      	ldr	r0, [pc, #24]	@ (80010b4 <MX_FSMC_Init+0xec>)
 800109c:	f003 fb14 	bl	80046c8 <HAL_SRAM_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80010a6:	f000 ffb5 	bl	8002014 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80010aa:	bf00      	nop
 80010ac:	3738      	adds	r7, #56	@ 0x38
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000220 	.word	0x20000220
 80010b8:	a0000104 	.word	0xa0000104

080010bc <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80010d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001184 <HAL_FSMC_MspInit+0xc8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d151      	bne.n	800117c <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 80010d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <HAL_FSMC_MspInit+0xc8>)
 80010da:	2201      	movs	r2, #1
 80010dc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	603b      	str	r3, [r7, #0]
 80010e2:	4b29      	ldr	r3, [pc, #164]	@ (8001188 <HAL_FSMC_MspInit+0xcc>)
 80010e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010e6:	4a28      	ldr	r2, [pc, #160]	@ (8001188 <HAL_FSMC_MspInit+0xcc>)
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	6393      	str	r3, [r2, #56]	@ 0x38
 80010ee:	4b26      	ldr	r3, [pc, #152]	@ (8001188 <HAL_FSMC_MspInit+0xcc>)
 80010f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80010fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001100:	2302      	movs	r3, #2
 8001102:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001108:	2303      	movs	r3, #3
 800110a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800110c:	230c      	movs	r3, #12
 800110e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4619      	mov	r1, r3
 8001114:	481d      	ldr	r0, [pc, #116]	@ (800118c <HAL_FSMC_MspInit+0xd0>)
 8001116:	f002 f87f 	bl	8003218 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800111a:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800111e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001128:	2303      	movs	r3, #3
 800112a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800112c:	230c      	movs	r3, #12
 800112e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	4619      	mov	r1, r3
 8001134:	4816      	ldr	r0, [pc, #88]	@ (8001190 <HAL_FSMC_MspInit+0xd4>)
 8001136:	f002 f86f 	bl	8003218 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800113a:	f24c 7333 	movw	r3, #50995	@ 0xc733
 800113e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001140:	2302      	movs	r3, #2
 8001142:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001148:	2303      	movs	r3, #3
 800114a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800114c:	230c      	movs	r3, #12
 800114e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	4619      	mov	r1, r3
 8001154:	480f      	ldr	r0, [pc, #60]	@ (8001194 <HAL_FSMC_MspInit+0xd8>)
 8001156:	f002 f85f 	bl	8003218 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800115a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001160:	2302      	movs	r3, #2
 8001162:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001168:	2303      	movs	r3, #3
 800116a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800116c:	230c      	movs	r3, #12
 800116e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	4619      	mov	r1, r3
 8001174:	4808      	ldr	r0, [pc, #32]	@ (8001198 <HAL_FSMC_MspInit+0xdc>)
 8001176:	f002 f84f 	bl	8003218 <HAL_GPIO_Init>
 800117a:	e000      	b.n	800117e <HAL_FSMC_MspInit+0xc2>
    return;
 800117c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000270 	.word	0x20000270
 8001188:	40023800 	.word	0x40023800
 800118c:	40021400 	.word	0x40021400
 8001190:	40021000 	.word	0x40021000
 8001194:	40020c00 	.word	0x40020c00
 8001198:	40021800 	.word	0x40021800

0800119c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80011a4:	f7ff ff8a 	bl	80010bc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08e      	sub	sp, #56	@ 0x38
 80011b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
 80011ca:	4b77      	ldr	r3, [pc, #476]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	4a76      	ldr	r2, [pc, #472]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 80011d0:	f043 0310 	orr.w	r3, r3, #16
 80011d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d6:	4b74      	ldr	r3, [pc, #464]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	f003 0310 	and.w	r3, r3, #16
 80011de:	623b      	str	r3, [r7, #32]
 80011e0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
 80011e6:	4b70      	ldr	r3, [pc, #448]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	4a6f      	ldr	r2, [pc, #444]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f2:	4b6d      	ldr	r3, [pc, #436]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	61fb      	str	r3, [r7, #28]
 80011fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
 8001202:	4b69      	ldr	r3, [pc, #420]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	4a68      	ldr	r2, [pc, #416]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001208:	f043 0320 	orr.w	r3, r3, #32
 800120c:	6313      	str	r3, [r2, #48]	@ 0x30
 800120e:	4b66      	ldr	r3, [pc, #408]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f003 0320 	and.w	r3, r3, #32
 8001216:	61bb      	str	r3, [r7, #24]
 8001218:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	4b62      	ldr	r3, [pc, #392]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	4a61      	ldr	r2, [pc, #388]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001228:	6313      	str	r3, [r2, #48]	@ 0x30
 800122a:	4b5f      	ldr	r3, [pc, #380]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	4b5b      	ldr	r3, [pc, #364]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	4a5a      	ldr	r2, [pc, #360]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6313      	str	r3, [r2, #48]	@ 0x30
 8001246:	4b58      	ldr	r3, [pc, #352]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	4b54      	ldr	r3, [pc, #336]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a53      	ldr	r2, [pc, #332]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 800125c:	f043 0302 	orr.w	r3, r3, #2
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b51      	ldr	r3, [pc, #324]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	4b4d      	ldr	r3, [pc, #308]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	4a4c      	ldr	r2, [pc, #304]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001278:	f043 0308 	orr.w	r3, r3, #8
 800127c:	6313      	str	r3, [r2, #48]	@ 0x30
 800127e:	4b4a      	ldr	r3, [pc, #296]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	4b46      	ldr	r3, [pc, #280]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a45      	ldr	r2, [pc, #276]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 8001294:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b43      	ldr	r3, [pc, #268]	@ (80013a8 <MX_GPIO_Init+0x1f8>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80012ac:	483f      	ldr	r0, [pc, #252]	@ (80013ac <MX_GPIO_Init+0x1fc>)
 80012ae:	f002 f967 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 80012b2:	2201      	movs	r2, #1
 80012b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012b8:	483d      	ldr	r0, [pc, #244]	@ (80013b0 <MX_GPIO_Init+0x200>)
 80012ba:	f002 f961 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_XM_Pin|CS_G_Pin, GPIO_PIN_RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	2103      	movs	r1, #3
 80012c2:	483c      	ldr	r0, [pc, #240]	@ (80013b4 <MX_GPIO_Init+0x204>)
 80012c4:	f002 f95c 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80012c8:	231c      	movs	r3, #28
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012d8:	4619      	mov	r1, r3
 80012da:	4836      	ldr	r0, [pc, #216]	@ (80013b4 <MX_GPIO_Init+0x204>)
 80012dc:	f001 ff9c 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012e0:	2340      	movs	r3, #64	@ 0x40
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e4:	2301      	movs	r3, #1
 80012e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012e8:	2302      	movs	r3, #2
 80012ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2300      	movs	r3, #0
 80012ee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f4:	4619      	mov	r1, r3
 80012f6:	482d      	ldr	r0, [pc, #180]	@ (80013ac <MX_GPIO_Init+0x1fc>)
 80012f8:	f001 ff8e 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001302:	2300      	movs	r3, #0
 8001304:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800130a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800130e:	4619      	mov	r1, r3
 8001310:	4826      	ldr	r0, [pc, #152]	@ (80013ac <MX_GPIO_Init+0x1fc>)
 8001312:	f001 ff81 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001316:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001324:	2302      	movs	r3, #2
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001328:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132c:	4619      	mov	r1, r3
 800132e:	481f      	ldr	r0, [pc, #124]	@ (80013ac <MX_GPIO_Init+0x1fc>)
 8001330:	f001 ff72 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001334:	2301      	movs	r3, #1
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001338:	2300      	movs	r3, #0
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001344:	4619      	mov	r1, r3
 8001346:	481c      	ldr	r0, [pc, #112]	@ (80013b8 <MX_GPIO_Init+0x208>)
 8001348:	f001 ff66 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800134c:	2301      	movs	r3, #1
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001350:	2300      	movs	r3, #0
 8001352:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001354:	2302      	movs	r3, #2
 8001356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	4817      	ldr	r0, [pc, #92]	@ (80013bc <MX_GPIO_Init+0x20c>)
 8001360:	f001 ff5a 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001364:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136a:	2301      	movs	r3, #1
 800136c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001376:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137a:	4619      	mov	r1, r3
 800137c:	480c      	ldr	r0, [pc, #48]	@ (80013b0 <MX_GPIO_Init+0x200>)
 800137e:	f001 ff4b 	bl	8003218 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = CS_XM_Pin|CS_G_Pin;
 8001382:	2303      	movs	r3, #3
 8001384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001392:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001396:	4619      	mov	r1, r3
 8001398:	4806      	ldr	r0, [pc, #24]	@ (80013b4 <MX_GPIO_Init+0x204>)
 800139a:	f001 ff3d 	bl	8003218 <HAL_GPIO_Init>

}
 800139e:	bf00      	nop
 80013a0:	3738      	adds	r7, #56	@ 0x38
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40021400 	.word	0x40021400
 80013b0:	40020400 	.word	0x40020400
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40020800 	.word	0x40020800
 80013bc:	40020000 	.word	0x40020000

080013c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b097      	sub	sp, #92	@ 0x5c
 80013c4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  params.step_max = 50;
 80013c6:	4bb6      	ldr	r3, [pc, #728]	@ (80016a0 <main+0x2e0>)
 80013c8:	2232      	movs	r2, #50	@ 0x32
 80013ca:	809a      	strh	r2, [r3, #4]
  params.start_flag = 1;
 80013cc:	4bb4      	ldr	r3, [pc, #720]	@ (80016a0 <main+0x2e0>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d2:	f001 f9fd 	bl	80027d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013d6:	f000 f991 	bl	80016fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013da:	f7ff fee9 	bl	80011b0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013de:	f7ff fdcb 	bl	8000f78 <MX_DMA_Init>
  MX_FSMC_Init();
 80013e2:	f7ff fdf1 	bl	8000fc8 <MX_FSMC_Init>
  MX_USART3_UART_Init();
 80013e6:	f001 f8ab 	bl	8002540 <MX_USART3_UART_Init>
  MX_TIM10_Init();
 80013ea:	f000 fff9 	bl	80023e0 <MX_TIM10_Init>
  MX_USART1_UART_Init();
 80013ee:	f001 f87d 	bl	80024ec <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80013f2:	f000 fe15 	bl	8002020 <MX_SPI1_Init>
  MX_TIM11_Init();
 80013f6:	f001 f817 	bl	8002428 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1, &UART1_RX_Buffer[0], 1); // UART1
 80013fa:	2201      	movs	r2, #1
 80013fc:	49a9      	ldr	r1, [pc, #676]	@ (80016a4 <main+0x2e4>)
 80013fe:	48aa      	ldr	r0, [pc, #680]	@ (80016a8 <main+0x2e8>)
 8001400:	f003 fd5d 	bl	8004ebe <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10);                       // TIM10????
 8001404:	48a9      	ldr	r0, [pc, #676]	@ (80016ac <main+0x2ec>)
 8001406:	f003 f9f7 	bl	80047f8 <HAL_TIM_Base_Start_IT>
  lcd_init();                                           // LCD????
 800140a:	f007 fde5 	bl	8008fd8 <lcd_init>

  HAL_Delay(100);
 800140e:	2064      	movs	r0, #100	@ 0x64
 8001410:	f001 fa50 	bl	80028b4 <HAL_Delay>
  LSM9DS0_SN74LS157_GPIO_Init(); // GPIO
 8001414:	f008 fb00 	bl	8009a18 <LSM9DS0_SN74LS157_GPIO_Init>
  LSM9DS0_Start();               // LSM9DS0????
 8001418:	f008 fb60 	bl	8009adc <LSM9DS0_Start>
  // 
  HAL_Delay(100);
 800141c:	2064      	movs	r0, #100	@ 0x64
 800141e:	f001 fa49 	bl	80028b4 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  if (ESP8266_Init() == 0) // ESP8266
 8001422:	f000 f9d5 	bl	80017d0 <ESP8266_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <main+0x70>
  {
    ESP8266_Connect_TCP(); // TCP????
 800142c:	f000 fb82 	bl	8001b34 <ESP8266_Connect_TCP>
  }

  lcd_clear(WHITE);
 8001430:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001434:	f007 ffd2 	bl	80093dc <lcd_clear>
  while (1)
  {
    KeyActivity();
 8001438:	f000 fd60 	bl	8001efc <KeyActivity>

    if (params.start_flag == 1) // ??
 800143c:	4b98      	ldr	r3, [pc, #608]	@ (80016a0 <main+0x2e0>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b01      	cmp	r3, #1
 8001442:	f040 80f3 	bne.w	800162c <main+0x26c>
    {

      // ????16???
      int16_t X = ((u16)ReadSingleFromLSM9DS0_X(OUT_X_H_A) << 8) | ReadSingleFromLSM9DS0_X(OUT_X_L_A);
 8001446:	2029      	movs	r0, #41	@ 0x29
 8001448:	f008 fb1c 	bl	8009a84 <ReadSingleFromLSM9DS0_X>
 800144c:	4603      	mov	r3, r0
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	b21c      	sxth	r4, r3
 8001452:	2028      	movs	r0, #40	@ 0x28
 8001454:	f008 fb16 	bl	8009a84 <ReadSingleFromLSM9DS0_X>
 8001458:	4603      	mov	r3, r0
 800145a:	b21b      	sxth	r3, r3
 800145c:	4323      	orrs	r3, r4
 800145e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      int16_t Y = ((u16)ReadSingleFromLSM9DS0_X(OUT_Y_H_A) << 8) | ReadSingleFromLSM9DS0_X(OUT_Y_L_A);
 8001462:	202b      	movs	r0, #43	@ 0x2b
 8001464:	f008 fb0e 	bl	8009a84 <ReadSingleFromLSM9DS0_X>
 8001468:	4603      	mov	r3, r0
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21c      	sxth	r4, r3
 800146e:	202a      	movs	r0, #42	@ 0x2a
 8001470:	f008 fb08 	bl	8009a84 <ReadSingleFromLSM9DS0_X>
 8001474:	4603      	mov	r3, r0
 8001476:	b21b      	sxth	r3, r3
 8001478:	4323      	orrs	r3, r4
 800147a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      int16_t Z = ((u16)ReadSingleFromLSM9DS0_X(OUT_Z_H_A) << 8) | ReadSingleFromLSM9DS0_X(OUT_Z_L_A);
 800147e:	202d      	movs	r0, #45	@ 0x2d
 8001480:	f008 fb00 	bl	8009a84 <ReadSingleFromLSM9DS0_X>
 8001484:	4603      	mov	r3, r0
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21c      	sxth	r4, r3
 800148a:	202c      	movs	r0, #44	@ 0x2c
 800148c:	f008 fafa 	bl	8009a84 <ReadSingleFromLSM9DS0_X>
 8001490:	4603      	mov	r3, r0
 8001492:	b21b      	sxth	r3, r3
 8001494:	4323      	orrs	r3, r4
 8001496:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      // ????(g)
      Accel.x = X * ACC_SENSITIVITY_2G + ACC_X_OFFSET;
 800149a:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a6:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 80016b0 <main+0x2f0>
 80014aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ae:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 80016b4 <main+0x2f4>
 80014b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014b6:	4b80      	ldr	r3, [pc, #512]	@ (80016b8 <main+0x2f8>)
 80014b8:	edc3 7a00 	vstr	s15, [r3]
      Accel.y = Y * ACC_SENSITIVITY_2G + ACC_Y_OFFSET;
 80014bc:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 80014c0:	ee07 3a90 	vmov	s15, r3
 80014c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c8:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 80016b0 <main+0x2f0>
 80014cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d0:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80016bc <main+0x2fc>
 80014d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014d8:	4b77      	ldr	r3, [pc, #476]	@ (80016b8 <main+0x2f8>)
 80014da:	edc3 7a01 	vstr	s15, [r3, #4]
      Accel.z = Z * ACC_SENSITIVITY_2G + ACC_Z_OFFSET;
 80014de:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 80014e2:	ee07 3a90 	vmov	s15, r3
 80014e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ea:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 80016b0 <main+0x2f0>
 80014ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f2:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80016c0 <main+0x300>
 80014f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014fa:	4b6f      	ldr	r3, [pc, #444]	@ (80016b8 <main+0x2f8>)
 80014fc:	edc3 7a02 	vstr	s15, [r3, #8]
      // LCD

      char sensor_display[60];
      sprintf(sensor_display, "X:%6d Y:%6d Z:%6d", X, Y, Z);
 8001500:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	@ 0x46
 8001504:	f9b7 1044 	ldrsh.w	r1, [r7, #68]	@ 0x44
 8001508:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 800150c:	1d38      	adds	r0, r7, #4
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	460b      	mov	r3, r1
 8001512:	496c      	ldr	r1, [pc, #432]	@ (80016c4 <main+0x304>)
 8001514:	f00a f83c 	bl	800b590 <siprintf>
      lcd_show_string(0, line3, 400, 210, 24, sensor_display, RED);
 8001518:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800151c:	9302      	str	r3, [sp, #8]
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	2318      	movs	r3, #24
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	23d2      	movs	r3, #210	@ 0xd2
 8001528:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800152c:	2178      	movs	r1, #120	@ 0x78
 800152e:	2000      	movs	r0, #0
 8001530:	f008 f9ee 	bl	8009910 <lcd_show_string>

      filter_update(&mean_filter, &Accel);                                  // ?FIFO???
 8001534:	4960      	ldr	r1, [pc, #384]	@ (80016b8 <main+0x2f8>)
 8001536:	4864      	ldr	r0, [pc, #400]	@ (80016c8 <main+0x308>)
 8001538:	f008 faec 	bl	8009b14 <filter_update>
      Mean_filtering(&mean_filter, &Accel_sample);                          // ????
 800153c:	4963      	ldr	r1, [pc, #396]	@ (80016cc <main+0x30c>)
 800153e:	4862      	ldr	r0, [pc, #392]	@ (80016c8 <main+0x308>)
 8001540:	f008 fb1b 	bl	8009b7a <Mean_filtering>
      peak_update(&peak_val, &Accel_sample);                                // ????
 8001544:	4961      	ldr	r1, [pc, #388]	@ (80016cc <main+0x30c>)
 8001546:	4862      	ldr	r0, [pc, #392]	@ (80016d0 <main+0x310>)
 8001548:	f008 fb9e 	bl	8009c88 <peak_update>
      slid_update(&slid_reg, &Accel_sample);                                // ???
 800154c:	495f      	ldr	r1, [pc, #380]	@ (80016cc <main+0x30c>)
 800154e:	4861      	ldr	r0, [pc, #388]	@ (80016d4 <main+0x314>)
 8001550:	f008 fc36 	bl	8009dc0 <slid_update>
      last_step = params.step_count;                                        // ???
 8001554:	4b52      	ldr	r3, [pc, #328]	@ (80016a0 <main+0x2e0>)
 8001556:	885b      	ldrh	r3, [r3, #2]
 8001558:	461a      	mov	r2, r3
 800155a:	4b5f      	ldr	r3, [pc, #380]	@ (80016d8 <main+0x318>)
 800155c:	601a      	str	r2, [r3, #0]
      params.step_count = detect_step(&peak_val, &slid_reg, &Accel_sample); // ??????
 800155e:	4a5b      	ldr	r2, [pc, #364]	@ (80016cc <main+0x30c>)
 8001560:	495c      	ldr	r1, [pc, #368]	@ (80016d4 <main+0x314>)
 8001562:	485b      	ldr	r0, [pc, #364]	@ (80016d0 <main+0x310>)
 8001564:	f008 fe06 	bl	800a174 <detect_step>
 8001568:	4603      	mov	r3, r0
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b4c      	ldr	r3, [pc, #304]	@ (80016a0 <main+0x2e0>)
 800156e:	805a      	strh	r2, [r3, #2]
      params.calories = 0.01 * params.step_count;                           // ?
 8001570:	4b4b      	ldr	r3, [pc, #300]	@ (80016a0 <main+0x2e0>)
 8001572:	885b      	ldrh	r3, [r3, #2]
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe ffd5 	bl	8000524 <__aeabi_i2d>
 800157a:	a345      	add	r3, pc, #276	@ (adr r3, 8001690 <main+0x2d0>)
 800157c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001580:	f7ff f83a 	bl	80005f8 <__aeabi_dmul>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	4610      	mov	r0, r2
 800158a:	4619      	mov	r1, r3
 800158c:	f7ff fb2c 	bl	8000be8 <__aeabi_d2f>
 8001590:	4603      	mov	r3, r0
 8001592:	4a43      	ldr	r2, [pc, #268]	@ (80016a0 <main+0x2e0>)
 8001594:	60d3      	str	r3, [r2, #12]
      if (params.static_state == 1 && time_r != 0)                          // ????
 8001596:	4b42      	ldr	r3, [pc, #264]	@ (80016a0 <main+0x2e0>)
 8001598:	7d1b      	ldrb	r3, [r3, #20]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d122      	bne.n	80015e4 <main+0x224>
 800159e:	4b4f      	ldr	r3, [pc, #316]	@ (80016dc <main+0x31c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d01e      	beq.n	80015e4 <main+0x224>
      {
        params.speed = 0.415f * 1.75 / ((float)time_r / 1000); // m/s???
 80015a6:	4b4d      	ldr	r3, [pc, #308]	@ (80016dc <main+0x31c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	ee07 3a90 	vmov	s15, r3
 80015ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b2:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80016e0 <main+0x320>
 80015b6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015ba:	ee16 0a90 	vmov	r0, s13
 80015be:	f7fe ffc3 	bl	8000548 <__aeabi_f2d>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	a134      	add	r1, pc, #208	@ (adr r1, 8001698 <main+0x2d8>)
 80015c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015cc:	f7ff f93e 	bl	800084c <__aeabi_ddiv>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	f7ff fb06 	bl	8000be8 <__aeabi_d2f>
 80015dc:	4603      	mov	r3, r0
 80015de:	4a30      	ldr	r2, [pc, #192]	@ (80016a0 <main+0x2e0>)
 80015e0:	6113      	str	r3, [r2, #16]
 80015e2:	e003      	b.n	80015ec <main+0x22c>
      }
      else params.speed = 0; // 0
 80015e4:	4b2e      	ldr	r3, [pc, #184]	@ (80016a0 <main+0x2e0>)
 80015e6:	f04f 0200 	mov.w	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]

      if (params.step_count >= params.step_max) params.start_flag = 2; // 
 80015ec:	4b2c      	ldr	r3, [pc, #176]	@ (80016a0 <main+0x2e0>)
 80015ee:	885a      	ldrh	r2, [r3, #2]
 80015f0:	4b2b      	ldr	r3, [pc, #172]	@ (80016a0 <main+0x2e0>)
 80015f2:	889b      	ldrh	r3, [r3, #4]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d302      	bcc.n	80015fe <main+0x23e>
 80015f8:	4b29      	ldr	r3, [pc, #164]	@ (80016a0 <main+0x2e0>)
 80015fa:	2202      	movs	r2, #2
 80015fc:	701a      	strb	r2, [r3, #0]


      // TCP
      if (tcp_connected == 1 && !sending_busy)
 80015fe:	4b39      	ldr	r3, [pc, #228]	@ (80016e4 <main+0x324>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d112      	bne.n	800162c <main+0x26c>
 8001606:	4b38      	ldr	r3, [pc, #224]	@ (80016e8 <main+0x328>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d10e      	bne.n	800162c <main+0x26c>
      {
    	  create_packet_float(5, params.step_count, params.calories, curr_pkt);
 800160e:	4b24      	ldr	r3, [pc, #144]	@ (80016a0 <main+0x2e0>)
 8001610:	885b      	ldrh	r3, [r3, #2]
 8001612:	4619      	mov	r1, r3
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <main+0x2e0>)
 8001616:	edd3 7a03 	vldr	s15, [r3, #12]
 800161a:	4a34      	ldr	r2, [pc, #208]	@ (80016ec <main+0x32c>)
 800161c:	eeb0 0a67 	vmov.f32	s0, s15
 8001620:	2005      	movs	r0, #5
 8001622:	f000 fb41 	bl	8001ca8 <create_packet_float>
    	  pkt_ready = 1;        // 
 8001626:	4b32      	ldr	r3, [pc, #200]	@ (80016f0 <main+0x330>)
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]
      }
    }
    // 
    static uint32_t last_tcp_try = 0;
    if (tcp_connected && (HAL_GetTick() - last_send_tick >= SEND_PERIOD))
 800162c:	4b2d      	ldr	r3, [pc, #180]	@ (80016e4 <main+0x324>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d019      	beq.n	8001668 <main+0x2a8>
 8001634:	f001 f932 	bl	800289c <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	4b2e      	ldr	r3, [pc, #184]	@ (80016f4 <main+0x334>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001644:	d310      	bcc.n	8001668 <main+0x2a8>
    {
        last_send_tick = HAL_GetTick();
 8001646:	f001 f929 	bl	800289c <HAL_GetTick>
 800164a:	4603      	mov	r3, r0
 800164c:	4a29      	ldr	r2, [pc, #164]	@ (80016f4 <main+0x334>)
 800164e:	6013      	str	r3, [r2, #0]
        if (pkt_ready)                 // 
 8001650:	4b27      	ldr	r3, [pc, #156]	@ (80016f0 <main+0x330>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d006      	beq.n	8001668 <main+0x2a8>
        {
            ESP8266_TCP_Send(curr_pkt, 20);   // 
 800165a:	2114      	movs	r1, #20
 800165c:	4823      	ldr	r0, [pc, #140]	@ (80016ec <main+0x32c>)
 800165e:	f000 facf 	bl	8001c00 <ESP8266_TCP_Send>
            pkt_ready = 0;                    // 
 8001662:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <main+0x330>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
        }
    }
    // 
    static uint32_t last_ui_update = 0;
    if (HAL_GetTick() - last_ui_update > 50)
 8001668:	f001 f918 	bl	800289c <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	4b22      	ldr	r3, [pc, #136]	@ (80016f8 <main+0x338>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b32      	cmp	r3, #50	@ 0x32
 8001676:	f67f aedf 	bls.w	8001438 <main+0x78>
    { //  200 ms 
      PedometerUI_Update(&params);
 800167a:	4809      	ldr	r0, [pc, #36]	@ (80016a0 <main+0x2e0>)
 800167c:	f009 f8a0 	bl	800a7c0 <PedometerUI_Update>
      last_ui_update = HAL_GetTick();
 8001680:	f001 f90c 	bl	800289c <HAL_GetTick>
 8001684:	4603      	mov	r3, r0
 8001686:	4a1c      	ldr	r2, [pc, #112]	@ (80016f8 <main+0x338>)
 8001688:	6013      	str	r3, [r2, #0]
  {
 800168a:	e6d5      	b.n	8001438 <main+0x78>
 800168c:	f3af 8000 	nop.w
 8001690:	47ae147b 	.word	0x47ae147b
 8001694:	3f847ae1 	.word	0x3f847ae1
 8001698:	9c000000 	.word	0x9c000000
 800169c:	3fe73d70 	.word	0x3fe73d70
 80016a0:	200002dc 	.word	0x200002dc
 80016a4:	20000294 	.word	0x20000294
 80016a8:	2000040c 	.word	0x2000040c
 80016ac:	2000037c 	.word	0x2000037c
 80016b0:	387fda40 	.word	0x387fda40
 80016b4:	3ecccccd 	.word	0x3ecccccd
 80016b8:	200002f4 	.word	0x200002f4
 80016bc:	3f0ccccd 	.word	0x3f0ccccd
 80016c0:	3e8f5c29 	.word	0x3e8f5c29
 80016c4:	0800d830 	.word	0x0800d830
 80016c8:	200005b8 	.word	0x200005b8
 80016cc:	20000300 	.word	0x20000300
 80016d0:	200005ec 	.word	0x200005ec
 80016d4:	2000061c 	.word	0x2000061c
 80016d8:	20000310 	.word	0x20000310
 80016dc:	20000648 	.word	0x20000648
 80016e0:	447a0000 	.word	0x447a0000
 80016e4:	200002d8 	.word	0x200002d8
 80016e8:	20000276 	.word	0x20000276
 80016ec:	20000278 	.word	0x20000278
 80016f0:	2000028c 	.word	0x2000028c
 80016f4:	20000290 	.word	0x20000290
 80016f8:	20000314 	.word	0x20000314

080016fc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b094      	sub	sp, #80	@ 0x50
 8001700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001702:	f107 0320 	add.w	r3, r7, #32
 8001706:	2230      	movs	r2, #48	@ 0x30
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f009 ffa3 	bl	800b656 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001710:	f107 030c 	add.w	r3, r7, #12
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	4b28      	ldr	r3, [pc, #160]	@ (80017c8 <SystemClock_Config+0xcc>)
 8001726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001728:	4a27      	ldr	r2, [pc, #156]	@ (80017c8 <SystemClock_Config+0xcc>)
 800172a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800172e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001730:	4b25      	ldr	r3, [pc, #148]	@ (80017c8 <SystemClock_Config+0xcc>)
 8001732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001734:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800173c:	2300      	movs	r3, #0
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	4b22      	ldr	r3, [pc, #136]	@ (80017cc <SystemClock_Config+0xd0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a21      	ldr	r2, [pc, #132]	@ (80017cc <SystemClock_Config+0xd0>)
 8001746:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	4b1f      	ldr	r3, [pc, #124]	@ (80017cc <SystemClock_Config+0xd0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001758:	2302      	movs	r3, #2
 800175a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800175c:	2301      	movs	r3, #1
 800175e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001760:	2310      	movs	r3, #16
 8001762:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001764:	2302      	movs	r3, #2
 8001766:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001768:	2300      	movs	r3, #0
 800176a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800176c:	2308      	movs	r3, #8
 800176e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001770:	23a8      	movs	r3, #168	@ 0xa8
 8001772:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001774:	2302      	movs	r3, #2
 8001776:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001778:	2304      	movs	r3, #4
 800177a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800177c:	f107 0320 	add.w	r3, r7, #32
 8001780:	4618      	mov	r0, r3
 8001782:	f001 ff17 	bl	80035b4 <HAL_RCC_OscConfig>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800178c:	f000 fc42 	bl	8002014 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001790:	230f      	movs	r3, #15
 8001792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001794:	2302      	movs	r3, #2
 8001796:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800179c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	2105      	movs	r1, #5
 80017ae:	4618      	mov	r0, r3
 80017b0:	f002 f978 	bl	8003aa4 <HAL_RCC_ClockConfig>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017ba:	f000 fc2b 	bl	8002014 <Error_Handler>
  }
}
 80017be:	bf00      	nop
 80017c0:	3750      	adds	r7, #80	@ 0x50
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40007000 	.word	0x40007000

080017d0 <ESP8266_Init>:

/* USER CODE BEGIN 4 */

int ESP8266_Init(void) // ESP8266????
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af04      	add	r7, sp, #16
  lcd_show_string(0, line0, 240, 210, 24, "ESP8266 Init...", RED); // ????
 80017d6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80017da:	9302      	str	r3, [sp, #8]
 80017dc:	4b3e      	ldr	r3, [pc, #248]	@ (80018d8 <ESP8266_Init+0x108>)
 80017de:	9301      	str	r3, [sp, #4]
 80017e0:	2318      	movs	r3, #24
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	23d2      	movs	r3, #210	@ 0xd2
 80017e6:	22f0      	movs	r2, #240	@ 0xf0
 80017e8:	211e      	movs	r1, #30
 80017ea:	2000      	movs	r0, #0
 80017ec:	f008 f890 	bl	8009910 <lcd_show_string>

  // UART3
  //    HAL_UART_Receive_IT(&huart1, &UART1_RX_Buffer[0], 1);
  // 1. ESP8266
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); // PF6RST????
 80017f0:	2200      	movs	r2, #0
 80017f2:	2140      	movs	r1, #64	@ 0x40
 80017f4:	4839      	ldr	r0, [pc, #228]	@ (80018dc <ESP8266_Init+0x10c>)
 80017f6:	f001 fec3 	bl	8003580 <HAL_GPIO_WritePin>
  HAL_Delay(100);                                       // 100ms
 80017fa:	2064      	movs	r0, #100	@ 0x64
 80017fc:	f001 f85a 	bl	80028b4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_SET);   // PF6
 8001800:	2201      	movs	r2, #1
 8001802:	2140      	movs	r1, #64	@ 0x40
 8001804:	4835      	ldr	r0, [pc, #212]	@ (80018dc <ESP8266_Init+0x10c>)
 8001806:	f001 febb 	bl	8003580 <HAL_GPIO_WritePin>
  HAL_Delay(100);                                       // 
 800180a:	2064      	movs	r0, #100	@ 0x64
 800180c:	f001 f852 	bl	80028b4 <HAL_Delay>

  //   1. AT
  if (ESP8266_SendCmd("AT\r\n", "OK", 2000) != 0) // ?AT
 8001810:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001814:	4932      	ldr	r1, [pc, #200]	@ (80018e0 <ESP8266_Init+0x110>)
 8001816:	4833      	ldr	r0, [pc, #204]	@ (80018e4 <ESP8266_Init+0x114>)
 8001818:	f000 f874 	bl	8001904 <ESP8266_SendCmd>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d00e      	beq.n	8001840 <ESP8266_Init+0x70>
  {
    lcd_show_string(0, line1, 240, 210, 24, "AT Test Failed", RED); // 
 8001822:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001826:	9302      	str	r3, [sp, #8]
 8001828:	4b2f      	ldr	r3, [pc, #188]	@ (80018e8 <ESP8266_Init+0x118>)
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	2318      	movs	r3, #24
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	23d2      	movs	r3, #210	@ 0xd2
 8001832:	22f0      	movs	r2, #240	@ 0xf0
 8001834:	213c      	movs	r1, #60	@ 0x3c
 8001836:	2000      	movs	r0, #0
 8001838:	f008 f86a 	bl	8009910 <lcd_show_string>
    return 1;                                                       // 
 800183c:	2301      	movs	r3, #1
 800183e:	e047      	b.n	80018d0 <ESP8266_Init+0x100>
  }

  // 2. 
  if (ESP8266_SendCmd("ATE0\r\n", "OK", 1000) != 0) // 
 8001840:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001844:	4926      	ldr	r1, [pc, #152]	@ (80018e0 <ESP8266_Init+0x110>)
 8001846:	4829      	ldr	r0, [pc, #164]	@ (80018ec <ESP8266_Init+0x11c>)
 8001848:	f000 f85c 	bl	8001904 <ESP8266_SendCmd>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00e      	beq.n	8001870 <ESP8266_Init+0xa0>
  {
    lcd_show_string(0, line1, 240, 210, 24, "Echo Off Failed", RED); // 
 8001852:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001856:	9302      	str	r3, [sp, #8]
 8001858:	4b25      	ldr	r3, [pc, #148]	@ (80018f0 <ESP8266_Init+0x120>)
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	2318      	movs	r3, #24
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	23d2      	movs	r3, #210	@ 0xd2
 8001862:	22f0      	movs	r2, #240	@ 0xf0
 8001864:	213c      	movs	r1, #60	@ 0x3c
 8001866:	2000      	movs	r0, #0
 8001868:	f008 f852 	bl	8009910 <lcd_show_string>
    return 2;                                                        // 
 800186c:	2302      	movs	r3, #2
 800186e:	e02f      	b.n	80018d0 <ESP8266_Init+0x100>
  }

  // 3. STA
  if (ESP8266_SendCmd("AT+CWMODE=1\r\n", "OK", 3000) != 0) // WiFiSTA
 8001870:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001874:	491a      	ldr	r1, [pc, #104]	@ (80018e0 <ESP8266_Init+0x110>)
 8001876:	481f      	ldr	r0, [pc, #124]	@ (80018f4 <ESP8266_Init+0x124>)
 8001878:	f000 f844 	bl	8001904 <ESP8266_SendCmd>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00e      	beq.n	80018a0 <ESP8266_Init+0xd0>
  {
    lcd_show_string(0, line1, 240, 210, 24, "Set Mode Failed", RED); // 
 8001882:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	4b1b      	ldr	r3, [pc, #108]	@ (80018f8 <ESP8266_Init+0x128>)
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	2318      	movs	r3, #24
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	23d2      	movs	r3, #210	@ 0xd2
 8001892:	22f0      	movs	r2, #240	@ 0xf0
 8001894:	213c      	movs	r1, #60	@ 0x3c
 8001896:	2000      	movs	r0, #0
 8001898:	f008 f83a 	bl	8009910 <lcd_show_string>
    return 3;                                                        // 
 800189c:	2303      	movs	r3, #3
 800189e:	e017      	b.n	80018d0 <ESP8266_Init+0x100>
  }

  // 4. WiFi
  if (ESP8266_Connect_WiFi() != 0) // WiFi
 80018a0:	f000 f8b8 	bl	8001a14 <ESP8266_Connect_WiFi>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <ESP8266_Init+0xde>
    return 0;                      // 0
 80018aa:	2300      	movs	r3, #0
 80018ac:	e010      	b.n	80018d0 <ESP8266_Init+0x100>

  wifi_connected = 1;                                              // WiFi
 80018ae:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <ESP8266_Init+0x12c>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	701a      	strb	r2, [r3, #0]
  lcd_show_string(0, line1, 240, 210, 24, "ESP8266 Ready", GREEN); // ESP8266
 80018b4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80018b8:	9302      	str	r3, [sp, #8]
 80018ba:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <ESP8266_Init+0x130>)
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	2318      	movs	r3, #24
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	23d2      	movs	r3, #210	@ 0xd2
 80018c4:	22f0      	movs	r2, #240	@ 0xf0
 80018c6:	213c      	movs	r1, #60	@ 0x3c
 80018c8:	2000      	movs	r0, #0
 80018ca:	f008 f821 	bl	8009910 <lcd_show_string>
  return 0;                                                        // ????
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	0800d844 	.word	0x0800d844
 80018dc:	40021400 	.word	0x40021400
 80018e0:	0800d854 	.word	0x0800d854
 80018e4:	0800d858 	.word	0x0800d858
 80018e8:	0800d860 	.word	0x0800d860
 80018ec:	0800d870 	.word	0x0800d870
 80018f0:	0800d878 	.word	0x0800d878
 80018f4:	0800d888 	.word	0x0800d888
 80018f8:	0800d898 	.word	0x0800d898
 80018fc:	200002d7 	.word	0x200002d7
 8001900:	0800d8a8 	.word	0x0800d8a8

08001904 <ESP8266_SendCmd>:

// ESP8266_SendCmd
int ESP8266_SendCmd(char *cmd, char *ack, uint16_t timeout)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b096      	sub	sp, #88	@ 0x58
 8001908:	af04      	add	r7, sp, #16
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	4613      	mov	r3, r2
 8001910:	80fb      	strh	r3, [r7, #6]
  // 
  uart1_rx_index = 0;
 8001912:	4b39      	ldr	r3, [pc, #228]	@ (80019f8 <ESP8266_SendCmd+0xf4>)
 8001914:	2200      	movs	r2, #0
 8001916:	801a      	strh	r2, [r3, #0]
  uart1_reception_complete = 0;
 8001918:	4b38      	ldr	r3, [pc, #224]	@ (80019fc <ESP8266_SendCmd+0xf8>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
  memset(UART1_RX_Buffer, 0, RX_BUFFER_SIZE);
 800191e:	2240      	movs	r2, #64	@ 0x40
 8001920:	2100      	movs	r1, #0
 8001922:	4837      	ldr	r0, [pc, #220]	@ (8001a00 <ESP8266_SendCmd+0xfc>)
 8001924:	f009 fe97 	bl	800b656 <memset>

  // 
  HAL_UART_Transmit(&huart1, (uint8_t *)cmd, strlen(cmd), 100);
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f7fe fca1 	bl	8000270 <strlen>
 800192e:	4603      	mov	r3, r0
 8001930:	b29a      	uxth	r2, r3
 8001932:	2364      	movs	r3, #100	@ 0x64
 8001934:	68f9      	ldr	r1, [r7, #12]
 8001936:	4833      	ldr	r0, [pc, #204]	@ (8001a04 <ESP8266_SendCmd+0x100>)
 8001938:	f003 fa2f 	bl	8004d9a <HAL_UART_Transmit>

  uint32_t start_time = HAL_GetTick();
 800193c:	f000 ffae 	bl	800289c <HAL_GetTick>
 8001940:	6478      	str	r0, [r7, #68]	@ 0x44

  while ((HAL_GetTick() - start_time) < timeout)
 8001942:	e04c      	b.n	80019de <ESP8266_SendCmd+0xda>
  {
    if (uart1_reception_complete)
 8001944:	4b2d      	ldr	r3, [pc, #180]	@ (80019fc <ESP8266_SendCmd+0xf8>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d02a      	beq.n	80019a2 <ESP8266_SendCmd+0x9e>
    {
      // 
      char debug_msg[50];
      sprintf(debug_msg, "RCV:%.20s", UART1_RX_Buffer);
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	4a2b      	ldr	r2, [pc, #172]	@ (8001a00 <ESP8266_SendCmd+0xfc>)
 8001952:	492d      	ldr	r1, [pc, #180]	@ (8001a08 <ESP8266_SendCmd+0x104>)
 8001954:	4618      	mov	r0, r3
 8001956:	f009 fe1b 	bl	800b590 <siprintf>
      lcd_show_string(0, line11, 240, 210, 24, debug_msg, RED);
 800195a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800195e:	9302      	str	r3, [sp, #8]
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	9301      	str	r3, [sp, #4]
 8001966:	2318      	movs	r3, #24
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	23d2      	movs	r3, #210	@ 0xd2
 800196c:	22f0      	movs	r2, #240	@ 0xf0
 800196e:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001972:	2000      	movs	r0, #0
 8001974:	f007 ffcc 	bl	8009910 <lcd_show_string>

      if (strstr((char *)UART1_RX_Buffer, ack) != NULL)
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	4821      	ldr	r0, [pc, #132]	@ (8001a00 <ESP8266_SendCmd+0xfc>)
 800197c:	f009 fe73 	bl	800b666 <strstr>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <ESP8266_SendCmd+0x86>
      {
        return 0; // 
 8001986:	2300      	movs	r3, #0
 8001988:	e032      	b.n	80019f0 <ESP8266_SendCmd+0xec>
      }
      if (strstr((char *)UART1_RX_Buffer, "ERROR") != NULL)
 800198a:	4920      	ldr	r1, [pc, #128]	@ (8001a0c <ESP8266_SendCmd+0x108>)
 800198c:	481c      	ldr	r0, [pc, #112]	@ (8001a00 <ESP8266_SendCmd+0xfc>)
 800198e:	f009 fe6a 	bl	800b666 <strstr>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <ESP8266_SendCmd+0x98>
      {
        return 1; // 
 8001998:	2301      	movs	r3, #1
 800199a:	e029      	b.n	80019f0 <ESP8266_SendCmd+0xec>
      }

      uart1_reception_complete = 0;
 800199c:	4b17      	ldr	r3, [pc, #92]	@ (80019fc <ESP8266_SendCmd+0xf8>)
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]
    }

    // 
    Key_Scan();
 80019a2:	f000 fa03 	bl	8001dac <Key_Scan>
    uint8_t key = KeyPress();
 80019a6:	f000 fa79 	bl	8001e9c <KeyPress>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (key == KEY0_PRES) // KEY0
 80019b0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d10f      	bne.n	80019d8 <ESP8266_SendCmd+0xd4>
    {
      lcd_show_string(0, line12, 240, 210, 16, "CMD Timeout!     ", RED);
 80019b8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	4b14      	ldr	r3, [pc, #80]	@ (8001a10 <ESP8266_SendCmd+0x10c>)
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	2310      	movs	r3, #16
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	23d2      	movs	r3, #210	@ 0xd2
 80019c8:	22f0      	movs	r2, #240	@ 0xf0
 80019ca:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 80019ce:	2000      	movs	r0, #0
 80019d0:	f007 ff9e 	bl	8009910 <lcd_show_string>
      return 2; // 
 80019d4:	2302      	movs	r3, #2
 80019d6:	e00b      	b.n	80019f0 <ESP8266_SendCmd+0xec>
    }

    HAL_Delay(10);
 80019d8:	200a      	movs	r0, #10
 80019da:	f000 ff6b 	bl	80028b4 <HAL_Delay>
  while ((HAL_GetTick() - start_time) < timeout)
 80019de:	f000 ff5d 	bl	800289c <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019e6:	1ad2      	subs	r2, r2, r3
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d3aa      	bcc.n	8001944 <ESP8266_SendCmd+0x40>
  }

  return 3; // 
 80019ee:	2303      	movs	r3, #3
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3748      	adds	r7, #72	@ 0x48
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200002d4 	.word	0x200002d4
 80019fc:	200002d6 	.word	0x200002d6
 8001a00:	20000294 	.word	0x20000294
 8001a04:	2000040c 	.word	0x2000040c
 8001a08:	0800d8b8 	.word	0x0800d8b8
 8001a0c:	0800d8c4 	.word	0x0800d8c4
 8001a10:	0800d8cc 	.word	0x0800d8cc

08001a14 <ESP8266_Connect_WiFi>:

int ESP8266_Connect_WiFi(void) // WiFi
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b094      	sub	sp, #80	@ 0x50
 8001a18:	af04      	add	r7, sp, #16
  char cmd[64];                                                         // ????
  sprintf(cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", WIFI_SSID, WIFI_PASSWORD); // WiFi
 8001a1a:	4638      	mov	r0, r7
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a98 <ESP8266_Connect_WiFi+0x84>)
 8001a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8001a9c <ESP8266_Connect_WiFi+0x88>)
 8001a20:	491f      	ldr	r1, [pc, #124]	@ (8001aa0 <ESP8266_Connect_WiFi+0x8c>)
 8001a22:	f009 fdb5 	bl	800b590 <siprintf>

  lcd_show_string(0, line4, 240, 210, 24, "Connecting WiFi...", RED); // WiFi
 8001a26:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a2a:	9302      	str	r3, [sp, #8]
 8001a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa4 <ESP8266_Connect_WiFi+0x90>)
 8001a2e:	9301      	str	r3, [sp, #4]
 8001a30:	2318      	movs	r3, #24
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	23d2      	movs	r3, #210	@ 0xd2
 8001a36:	22f0      	movs	r2, #240	@ 0xf0
 8001a38:	2196      	movs	r1, #150	@ 0x96
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	f007 ff68 	bl	8009910 <lcd_show_string>
  if (ESP8266_SendCmd(cmd, "WIFI GOT IP", 20000) == 0)                // ?WiFi
 8001a40:	463b      	mov	r3, r7
 8001a42:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001a46:	4918      	ldr	r1, [pc, #96]	@ (8001aa8 <ESP8266_Connect_WiFi+0x94>)
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff5b 	bl	8001904 <ESP8266_SendCmd>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d10e      	bne.n	8001a72 <ESP8266_Connect_WiFi+0x5e>
  {
    lcd_show_string(0, line4, 240, 210, 24, "WiFi Connected    ", RED); // WiFi
 8001a54:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a58:	9302      	str	r3, [sp, #8]
 8001a5a:	4b14      	ldr	r3, [pc, #80]	@ (8001aac <ESP8266_Connect_WiFi+0x98>)
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	2318      	movs	r3, #24
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	23d2      	movs	r3, #210	@ 0xd2
 8001a64:	22f0      	movs	r2, #240	@ 0xf0
 8001a66:	2196      	movs	r1, #150	@ 0x96
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f007 ff51 	bl	8009910 <lcd_show_string>
    return 0;                                                           // 
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e00d      	b.n	8001a8e <ESP8266_Connect_WiFi+0x7a>
  }
  else
  {
    lcd_show_string(0, line4, 240, 210, 24, "WiFi Failed    ", RED); // WiFi
 8001a72:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a76:	9302      	str	r3, [sp, #8]
 8001a78:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab0 <ESP8266_Connect_WiFi+0x9c>)
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	2318      	movs	r3, #24
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	23d2      	movs	r3, #210	@ 0xd2
 8001a82:	22f0      	movs	r2, #240	@ 0xf0
 8001a84:	2196      	movs	r1, #150	@ 0x96
 8001a86:	2000      	movs	r0, #0
 8001a88:	f007 ff42 	bl	8009910 <lcd_show_string>
    return 1;                                                        // 
 8001a8c:	2301      	movs	r3, #1
  }
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3740      	adds	r7, #64	@ 0x40
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	0800d8e0 	.word	0x0800d8e0
 8001a9c:	0800d8ec 	.word	0x0800d8ec
 8001aa0:	0800d8f4 	.word	0x0800d8f4
 8001aa4:	0800d90c 	.word	0x0800d90c
 8001aa8:	0800d920 	.word	0x0800d920
 8001aac:	0800d92c 	.word	0x0800d92c
 8001ab0:	0800d940 	.word	0x0800d940

08001ab4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) // UART
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) // USART1
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a17      	ldr	r2, [pc, #92]	@ (8001b20 <HAL_UART_RxCpltCallback+0x6c>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d127      	bne.n	8001b16 <HAL_UART_RxCpltCallback+0x62>
  {
    // ????????
    if (UART1_RX_Buffer[uart1_rx_index] == '\n' || // ????
 8001ac6:	4b17      	ldr	r3, [pc, #92]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	461a      	mov	r2, r3
 8001acc:	4b16      	ldr	r3, [pc, #88]	@ (8001b28 <HAL_UART_RxCpltCallback+0x74>)
 8001ace:	5c9b      	ldrb	r3, [r3, r2]
 8001ad0:	2b0a      	cmp	r3, #10
 8001ad2:	d003      	beq.n	8001adc <HAL_UART_RxCpltCallback+0x28>
        uart1_rx_index >= RX_BUFFER_SIZE - 1)      // 
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
    if (UART1_RX_Buffer[uart1_rx_index] == '\n' || // ????
 8001ad8:	2b3e      	cmp	r3, #62	@ 0x3e
 8001ada:	d90c      	bls.n	8001af6 <HAL_UART_RxCpltCallback+0x42>
    {
      // 
      UART1_RX_Buffer[uart1_rx_index + 1] = '\0'; // 
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <HAL_UART_RxCpltCallback+0x74>)
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	54d1      	strb	r1, [r2, r3]
      uart1_reception_complete = 1;               // 
 8001ae8:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <HAL_UART_RxCpltCallback+0x78>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	701a      	strb	r2, [r3, #0]
                                                  //            UART_printf(&huart1, "Received: %s\r\n", UART1_RX_Buffer);

      uart1_rx_index = 0; // 
 8001aee:	4b0d      	ldr	r3, [pc, #52]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	801a      	strh	r2, [r3, #0]
 8001af4:	e005      	b.n	8001b02 <HAL_UART_RxCpltCallback+0x4e>
    }
    else
    {
      // ????
      uart1_rx_index++; // 
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001af8:	881b      	ldrh	r3, [r3, #0]
 8001afa:	3301      	adds	r3, #1
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001b00:	801a      	strh	r2, [r3, #0]
    }

    // ????????
    HAL_UART_Receive_IT(&huart1, &UART1_RX_Buffer[uart1_rx_index], 1); // 
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <HAL_UART_RxCpltCallback+0x70>)
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <HAL_UART_RxCpltCallback+0x74>)
 8001b0a:	4413      	add	r3, r2
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4807      	ldr	r0, [pc, #28]	@ (8001b30 <HAL_UART_RxCpltCallback+0x7c>)
 8001b12:	f003 f9d4 	bl	8004ebe <HAL_UART_Receive_IT>
  }
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40011000 	.word	0x40011000
 8001b24:	200002d4 	.word	0x200002d4
 8001b28:	20000294 	.word	0x20000294
 8001b2c:	200002d6 	.word	0x200002d6
 8001b30:	2000040c 	.word	0x2000040c

08001b34 <ESP8266_Connect_TCP>:

// TCP????
int ESP8266_Connect_TCP(void) // TCP????
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b094      	sub	sp, #80	@ 0x50
 8001b38:	af04      	add	r7, sp, #16
  char cmd[64];                     // ????
  sprintf(cmd, "AT+CIPMUX=0\r\n");  // ????
 8001b3a:	463b      	mov	r3, r7
 8001b3c:	4927      	ldr	r1, [pc, #156]	@ (8001bdc <ESP8266_Connect_TCP+0xa8>)
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f009 fd26 	bl	800b590 <siprintf>
  ESP8266_SendCmd(cmd, "OK", 5000); // ?????
 8001b44:	463b      	mov	r3, r7
 8001b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4a:	4925      	ldr	r1, [pc, #148]	@ (8001be0 <ESP8266_Connect_TCP+0xac>)
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fed9 	bl	8001904 <ESP8266_SendCmd>

  //    sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r\n", WIFI_SSID, WIFI_PASSWORD, ""); // AP
  //    if(ESP8266_SendCmd(cmd, "OK", 5000) != 0) return 1;

  sprintf(cmd, "AT+CIPSTART=\"TCP\",\"%s\",%s\r\n", TCP_SERVER_IP, TCP_SERVER_PORT); // TCP
 8001b52:	4638      	mov	r0, r7
 8001b54:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <ESP8266_Connect_TCP+0xb0>)
 8001b56:	4a24      	ldr	r2, [pc, #144]	@ (8001be8 <ESP8266_Connect_TCP+0xb4>)
 8001b58:	4924      	ldr	r1, [pc, #144]	@ (8001bec <ESP8266_Connect_TCP+0xb8>)
 8001b5a:	f009 fd19 	bl	800b590 <siprintf>
  lcd_show_string(0, line5, 240, 210, 24, "Connecting TCP...", RED);                 // TCP
 8001b5e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001b62:	9302      	str	r3, [sp, #8]
 8001b64:	4b22      	ldr	r3, [pc, #136]	@ (8001bf0 <ESP8266_Connect_TCP+0xbc>)
 8001b66:	9301      	str	r3, [sp, #4]
 8001b68:	2318      	movs	r3, #24
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	23d2      	movs	r3, #210	@ 0xd2
 8001b6e:	22f0      	movs	r2, #240	@ 0xf0
 8001b70:	21b4      	movs	r1, #180	@ 0xb4
 8001b72:	2000      	movs	r0, #0
 8001b74:	f007 fecc 	bl	8009910 <lcd_show_string>

  if (ESP8266_SendCmd(cmd, "OK", 5000) == 0) // ?TCP
 8001b78:	463b      	mov	r3, r7
 8001b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b7e:	4918      	ldr	r1, [pc, #96]	@ (8001be0 <ESP8266_Connect_TCP+0xac>)
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff febf 	bl	8001904 <ESP8266_SendCmd>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d111      	bne.n	8001bb0 <ESP8266_Connect_TCP+0x7c>
  {
    tcp_connected = 1;                                                     // TCP
 8001b8c:	4b19      	ldr	r3, [pc, #100]	@ (8001bf4 <ESP8266_Connect_TCP+0xc0>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
    lcd_show_string(0, line5, 240, 210, 24, "TCP Connected        ", RED); // TCP
 8001b92:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	4b17      	ldr	r3, [pc, #92]	@ (8001bf8 <ESP8266_Connect_TCP+0xc4>)
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2318      	movs	r3, #24
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	23d2      	movs	r3, #210	@ 0xd2
 8001ba2:	22f0      	movs	r2, #240	@ 0xf0
 8001ba4:	21b4      	movs	r1, #180	@ 0xb4
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f007 feb2 	bl	8009910 <lcd_show_string>
    return 0;                                                              // 
 8001bac:	2300      	movs	r3, #0
 8001bae:	e010      	b.n	8001bd2 <ESP8266_Connect_TCP+0x9e>
  }
  else
  {
    tcp_connected = 0;                                                  // TCP
 8001bb0:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <ESP8266_Connect_TCP+0xc0>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
    lcd_show_string(0, line5, 240, 210, 24, "TCP Failed        ", RED); // TCP
 8001bb6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001bba:	9302      	str	r3, [sp, #8]
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001bfc <ESP8266_Connect_TCP+0xc8>)
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	2318      	movs	r3, #24
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	23d2      	movs	r3, #210	@ 0xd2
 8001bc6:	22f0      	movs	r2, #240	@ 0xf0
 8001bc8:	21b4      	movs	r1, #180	@ 0xb4
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f007 fea0 	bl	8009910 <lcd_show_string>
    return 1;                                                           // 
 8001bd0:	2301      	movs	r3, #1
  }
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3740      	adds	r7, #64	@ 0x40
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	0800d950 	.word	0x0800d950
 8001be0:	0800d854 	.word	0x0800d854
 8001be4:	0800d960 	.word	0x0800d960
 8001be8:	0800d968 	.word	0x0800d968
 8001bec:	0800d978 	.word	0x0800d978
 8001bf0:	0800d994 	.word	0x0800d994
 8001bf4:	200002d8 	.word	0x200002d8
 8001bf8:	0800d9a8 	.word	0x0800d9a8
 8001bfc:	0800d9c0 	.word	0x0800d9c0

08001c00 <ESP8266_TCP_Send>:
  else                                                                 // WiFi????
    lcd_show_string(0, line2, 240, 210, 24, "WiFi:Disconnected", RED); // ????
}

int ESP8266_TCP_Send(unsigned char *data, int data_len) // TCP?????
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b096      	sub	sp, #88	@ 0x58
 8001c04:	af04      	add	r7, sp, #16
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  char cmd1[32], cmd2[32];   // ????
  sprintf(cmd2, "%s", data); // 
 8001c0a:	f107 0308 	add.w	r3, r7, #8
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	491e      	ldr	r1, [pc, #120]	@ (8001c8c <ESP8266_TCP_Send+0x8c>)
 8001c12:	4618      	mov	r0, r3
 8001c14:	f009 fcbc 	bl	800b590 <siprintf>

  sprintf(cmd1, "AT+CIPSEND=%d\r\n", data_len); // ????
 8001c18:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	491c      	ldr	r1, [pc, #112]	@ (8001c90 <ESP8266_TCP_Send+0x90>)
 8001c20:	4618      	mov	r0, r3
 8001c22:	f009 fcb5 	bl	800b590 <siprintf>

  if (ESP8266_SendCmd(cmd1, ">", 500) != 0) // ?????
 8001c26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c2a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c2e:	4919      	ldr	r1, [pc, #100]	@ (8001c94 <ESP8266_TCP_Send+0x94>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fe67 	bl	8001904 <ESP8266_SendCmd>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00f      	beq.n	8001c5c <ESP8266_TCP_Send+0x5c>
  {
    lcd_show_string(0, line10, 240, 210, 24, "Set Length Failed", RED); // 
 8001c3c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c40:	9302      	str	r3, [sp, #8]
 8001c42:	4b15      	ldr	r3, [pc, #84]	@ (8001c98 <ESP8266_TCP_Send+0x98>)
 8001c44:	9301      	str	r3, [sp, #4]
 8001c46:	2318      	movs	r3, #24
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	23d2      	movs	r3, #210	@ 0xd2
 8001c4c:	22f0      	movs	r2, #240	@ 0xf0
 8001c4e:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8001c52:	2000      	movs	r0, #0
 8001c54:	f007 fe5c 	bl	8009910 <lcd_show_string>
    return 1;                                                           // 
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e012      	b.n	8001c82 <ESP8266_TCP_Send+0x82>
  }
  HAL_UART_Transmit(&huart1, data, data_len, 100); // ?????
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	2364      	movs	r3, #100	@ 0x64
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	480d      	ldr	r0, [pc, #52]	@ (8001c9c <ESP8266_TCP_Send+0x9c>)
 8001c66:	f003 f898 	bl	8004d9a <HAL_UART_Transmit>

  if (ESP8266_SendCmd("", "SEND OK", 500) == 0) // ????????
 8001c6a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c6e:	490c      	ldr	r1, [pc, #48]	@ (8001ca0 <ESP8266_TCP_Send+0xa0>)
 8001c70:	480c      	ldr	r0, [pc, #48]	@ (8001ca4 <ESP8266_TCP_Send+0xa4>)
 8001c72:	f7ff fe47 	bl	8001904 <ESP8266_SendCmd>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <ESP8266_TCP_Send+0x80>
  {
    return 0; // 
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	e000      	b.n	8001c82 <ESP8266_TCP_Send+0x82>
  }
  else
  {
    return 2; // 
 8001c80:	2302      	movs	r3, #2
  }
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3748      	adds	r7, #72	@ 0x48
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	0800d9f8 	.word	0x0800d9f8
 8001c90:	0800d9fc 	.word	0x0800d9fc
 8001c94:	0800da0c 	.word	0x0800da0c
 8001c98:	0800da10 	.word	0x0800da10
 8001c9c:	2000040c 	.word	0x2000040c
 8001ca0:	0800da24 	.word	0x0800da24
 8001ca4:	0800da2c 	.word	0x0800da2c

08001ca8 <create_packet_float>:
void create_packet_float(uint32_t user_id, uint32_t step_count, float calories, unsigned char *packet)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	@ 0x30
 8001cac:	af02      	add	r7, sp, #8
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cb6:	603a      	str	r2, [r7, #0]
  // ?2
  char calories_str[16];
  snprintf(calories_str, sizeof(calories_str), "%.2f", calories);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7fe fc45 	bl	8000548 <__aeabi_f2d>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	f107 0014 	add.w	r0, r7, #20
 8001cc6:	e9cd 2300 	strd	r2, r3, [sp]
 8001cca:	4a37      	ldr	r2, [pc, #220]	@ (8001da8 <create_packet_float+0x100>)
 8001ccc:	2110      	movs	r1, #16
 8001cce:	f009 fc2b 	bl	800b528 <sniprintf>

  // 
  packet[0] = 0x55;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2255      	movs	r2, #85	@ 0x55
 8001cd6:	701a      	strb	r2, [r3, #0]
  packet[1] = 0xAA;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	22aa      	movs	r2, #170	@ 0xaa
 8001cde:	701a      	strb	r2, [r3, #0]

  // ID
  packet[2] = (user_id >> 24) & 0xFF;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	0e1a      	lsrs	r2, r3, #24
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	3302      	adds	r3, #2
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	701a      	strb	r2, [r3, #0]
  packet[3] = (user_id >> 16) & 0xFF;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	0c1a      	lsrs	r2, r3, #16
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	3303      	adds	r3, #3
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	701a      	strb	r2, [r3, #0]
  packet[4] = (user_id >> 8) & 0xFF;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	0a1a      	lsrs	r2, r3, #8
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	3304      	adds	r3, #4
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	701a      	strb	r2, [r3, #0]
  packet[5] = user_id & 0xFF;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	3305      	adds	r3, #5
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]

  // 
  packet[6] = (step_count >> 24) & 0xFF;
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	0e1a      	lsrs	r2, r3, #24
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	3306      	adds	r3, #6
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	701a      	strb	r2, [r3, #0]
  packet[7] = (step_count >> 16) & 0xFF;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	0c1a      	lsrs	r2, r3, #16
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	3307      	adds	r3, #7
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	701a      	strb	r2, [r3, #0]
  packet[8] = (step_count >> 8) & 0xFF;
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	0a1a      	lsrs	r2, r3, #8
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	3308      	adds	r3, #8
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	701a      	strb	r2, [r3, #0]
  packet[9] = step_count & 0xFF;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	3309      	adds	r3, #9
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]

  // ASCII?
  int i;
  for (i = 0; i < 8 && calories_str[i] != '\0'; i++)
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d40:	e00d      	b.n	8001d5e <create_packet_float+0xb6>
  {
    packet[10 + i] = calories_str[i];
 8001d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d44:	330a      	adds	r3, #10
 8001d46:	461a      	mov	r2, r3
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	f107 0114 	add.w	r1, r7, #20
 8001d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d52:	440a      	add	r2, r1
 8001d54:	7812      	ldrb	r2, [r2, #0]
 8001d56:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8 && calories_str[i] != '\0'; i++)
 8001d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d60:	2b07      	cmp	r3, #7
 8001d62:	dc11      	bgt.n	8001d88 <create_packet_float+0xe0>
 8001d64:	f107 0214 	add.w	r2, r7, #20
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	4413      	add	r3, r2
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1e7      	bne.n	8001d42 <create_packet_float+0x9a>
  }
  // ?0
  for (; i < 8; i++)
 8001d72:	e009      	b.n	8001d88 <create_packet_float+0xe0>
  {
    packet[10 + i] = 0x00;
 8001d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d76:	330a      	adds	r3, #10
 8001d78:	461a      	mov	r2, r3
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
  for (; i < 8; i++)
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	3301      	adds	r3, #1
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8a:	2b07      	cmp	r3, #7
 8001d8c:	ddf2      	ble.n	8001d74 <create_packet_float+0xcc>
  }

  // 
  packet[18] = 0xAA;
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	3312      	adds	r3, #18
 8001d92:	22aa      	movs	r2, #170	@ 0xaa
 8001d94:	701a      	strb	r2, [r3, #0]
  packet[19] = 0x55;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	3313      	adds	r3, #19
 8001d9a:	2255      	movs	r2, #85	@ 0x55
 8001d9c:	701a      	strb	r2, [r3, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	3728      	adds	r7, #40	@ 0x28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	0800da30 	.word	0x0800da30

08001dac <Key_Scan>:

void Key_Scan(void) // 
{
 8001dac:	b590      	push	{r4, r7, lr}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
  uint8_t i;                                           // ????
  static uint8_t KeyBuff[] = {0xff, 0xff, 0xff, 0xff}; // ????

  // 
  KeyBuff[0] = (KeyBuff[0] << 1 | (KEY0_STATE & 0x01)); // KEY0?????
 8001db2:	4b36      	ldr	r3, [pc, #216]	@ (8001e8c <Key_Scan+0xe0>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	b25c      	sxtb	r4, r3
 8001dba:	2101      	movs	r1, #1
 8001dbc:	4834      	ldr	r0, [pc, #208]	@ (8001e90 <Key_Scan+0xe4>)
 8001dbe:	f001 fbc7 	bl	8003550 <HAL_GPIO_ReadPin>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	bf0c      	ite	eq
 8001dcc:	2301      	moveq	r3, #1
 8001dce:	2300      	movne	r3, #0
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	b25b      	sxtb	r3, r3
 8001dd4:	4323      	orrs	r3, r4
 8001dd6:	b25b      	sxtb	r3, r3
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	4b2c      	ldr	r3, [pc, #176]	@ (8001e8c <Key_Scan+0xe0>)
 8001ddc:	701a      	strb	r2, [r3, #0]
  KeyBuff[1] = (KeyBuff[1] << 1 | (KEY1_STATE & 0x01)); // KEY1?????
 8001dde:	4b2b      	ldr	r3, [pc, #172]	@ (8001e8c <Key_Scan+0xe0>)
 8001de0:	785b      	ldrb	r3, [r3, #1]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	b25c      	sxtb	r4, r3
 8001de6:	2104      	movs	r1, #4
 8001de8:	482a      	ldr	r0, [pc, #168]	@ (8001e94 <Key_Scan+0xe8>)
 8001dea:	f001 fbb1 	bl	8003550 <HAL_GPIO_ReadPin>
 8001dee:	4603      	mov	r3, r0
 8001df0:	b25b      	sxtb	r3, r3
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	b25b      	sxtb	r3, r3
 8001df8:	4323      	orrs	r3, r4
 8001dfa:	b25b      	sxtb	r3, r3
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4b23      	ldr	r3, [pc, #140]	@ (8001e8c <Key_Scan+0xe0>)
 8001e00:	705a      	strb	r2, [r3, #1]
  KeyBuff[2] = (KeyBuff[2] << 1 | (KEY2_STATE & 0x01)); // KEY2?????
 8001e02:	4b22      	ldr	r3, [pc, #136]	@ (8001e8c <Key_Scan+0xe0>)
 8001e04:	789b      	ldrb	r3, [r3, #2]
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	b25c      	sxtb	r4, r3
 8001e0a:	2108      	movs	r1, #8
 8001e0c:	4821      	ldr	r0, [pc, #132]	@ (8001e94 <Key_Scan+0xe8>)
 8001e0e:	f001 fb9f 	bl	8003550 <HAL_GPIO_ReadPin>
 8001e12:	4603      	mov	r3, r0
 8001e14:	b25b      	sxtb	r3, r3
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	b25b      	sxtb	r3, r3
 8001e1c:	4323      	orrs	r3, r4
 8001e1e:	b25b      	sxtb	r3, r3
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <Key_Scan+0xe0>)
 8001e24:	709a      	strb	r2, [r3, #2]
  KeyBuff[3] = (KeyBuff[3] << 1 | (KEY3_STATE & 0x01)); // KEY3?????
 8001e26:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <Key_Scan+0xe0>)
 8001e28:	78db      	ldrb	r3, [r3, #3]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	b25c      	sxtb	r4, r3
 8001e2e:	2110      	movs	r1, #16
 8001e30:	4818      	ldr	r0, [pc, #96]	@ (8001e94 <Key_Scan+0xe8>)
 8001e32:	f001 fb8d 	bl	8003550 <HAL_GPIO_ReadPin>
 8001e36:	4603      	mov	r3, r0
 8001e38:	b25b      	sxtb	r3, r3
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	b25b      	sxtb	r3, r3
 8001e40:	4323      	orrs	r3, r4
 8001e42:	b25b      	sxtb	r3, r3
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <Key_Scan+0xe0>)
 8001e48:	70da      	strb	r2, [r3, #3]

  for (i = 0; i < 4; i++) // ????????
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	71fb      	strb	r3, [r7, #7]
 8001e4e:	e015      	b.n	8001e7c <Key_Scan+0xd0>
  {
    // 8????1????8ms?????
    if (KeyBuff[i] == 0xff) // ????1
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	4a0e      	ldr	r2, [pc, #56]	@ (8001e8c <Key_Scan+0xe0>)
 8001e54:	5cd3      	ldrb	r3, [r2, r3]
 8001e56:	2bff      	cmp	r3, #255	@ 0xff
 8001e58:	d104      	bne.n	8001e64 <Key_Scan+0xb8>
    {
      KeySta[i] = 1; // ?
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e98 <Key_Scan+0xec>)
 8001e5e:	2101      	movs	r1, #1
 8001e60:	54d1      	strb	r1, [r2, r3]
 8001e62:	e008      	b.n	8001e76 <Key_Scan+0xca>
    }
    // 8????0????8ms?????
    else if (KeyBuff[i] == 0x00) // ????0
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	4a09      	ldr	r2, [pc, #36]	@ (8001e8c <Key_Scan+0xe0>)
 8001e68:	5cd3      	ldrb	r3, [r2, r3]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d103      	bne.n	8001e76 <Key_Scan+0xca>
    {
      KeySta[i] = 0; // ?
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	4a09      	ldr	r2, [pc, #36]	@ (8001e98 <Key_Scan+0xec>)
 8001e72:	2100      	movs	r1, #0
 8001e74:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 4; i++) // ????????
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	71fb      	strb	r3, [r7, #7]
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	2b03      	cmp	r3, #3
 8001e80:	d9e6      	bls.n	8001e50 <Key_Scan+0xa4>
    }
    else // ???
    {
    }
  }
}
 8001e82:	bf00      	nop
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd90      	pop	{r4, r7, pc}
 8001e8c:	20000008 	.word	0x20000008
 8001e90:	40020000 	.word	0x40020000
 8001e94:	40021000 	.word	0x40021000
 8001e98:	20000000 	.word	0x20000000

08001e9c <KeyPress>:
uint8_t KeyPress(void) // ????????
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
  static uint8_t KeyBackup[] = {1, 1, 1, 1}; // ?????
  uint8_t i, Key_Value = 0;                  // ????
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	71bb      	strb	r3, [r7, #6]

  for (i = 0; i < 4; i++) // ????????
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	71fb      	strb	r3, [r7, #7]
 8001eaa:	e018      	b.n	8001ede <KeyPress+0x42>
  {
    // ?????????
    if (KeySta[i] != KeyBackup[i]) // ?????
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	4a11      	ldr	r2, [pc, #68]	@ (8001ef4 <KeyPress+0x58>)
 8001eb0:	5cd2      	ldrb	r2, [r2, r3]
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	4910      	ldr	r1, [pc, #64]	@ (8001ef8 <KeyPress+0x5c>)
 8001eb6:	5ccb      	ldrb	r3, [r1, r3]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d00d      	beq.n	8001ed8 <KeyPress+0x3c>
    {
      // ????
      if (KeySta[i] == 0)       // ?
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef4 <KeyPress+0x58>)
 8001ec0:	5cd3      	ldrb	r3, [r2, r3]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d102      	bne.n	8001ecc <KeyPress+0x30>
                                //				Key_Value = KeyDrive(i);  // ????
        Key_Value = i + 1;      // 1-4????
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	71bb      	strb	r3, [r7, #6]
      KeyBackup[i] = KeySta[i]; // ?????
 8001ecc:	79fa      	ldrb	r2, [r7, #7]
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	4908      	ldr	r1, [pc, #32]	@ (8001ef4 <KeyPress+0x58>)
 8001ed2:	5c89      	ldrb	r1, [r1, r2]
 8001ed4:	4a08      	ldr	r2, [pc, #32]	@ (8001ef8 <KeyPress+0x5c>)
 8001ed6:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 4; i++) // ????????
 8001ed8:	79fb      	ldrb	r3, [r7, #7]
 8001eda:	3301      	adds	r3, #1
 8001edc:	71fb      	strb	r3, [r7, #7]
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	2b03      	cmp	r3, #3
 8001ee2:	d9e3      	bls.n	8001eac <KeyPress+0x10>
    }
  }

  return Key_Value; // ????
 8001ee4:	79bb      	ldrb	r3, [r7, #6]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	2000000c 	.word	0x2000000c

08001efc <KeyActivity>:

  return Key_Temp; // 
}

void KeyActivity(void) // 
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
  uint8_t key; // 
  static uint32_t last_key_time = 0;
  uint32_t current_time = HAL_GetTick();
 8001f02:	f000 fccb 	bl	800289c <HAL_GetTick>
 8001f06:	6078      	str	r0, [r7, #4]

  // 
  if (current_time - last_key_time < 300)
 8001f08:	4b27      	ldr	r3, [pc, #156]	@ (8001fa8 <KeyActivity+0xac>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001f14:	d344      	bcc.n	8001fa0 <KeyActivity+0xa4>
  {
    return;
  }

  key = KeyPress(); // 
 8001f16:	f7ff ffc1 	bl	8001e9c <KeyPress>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	70fb      	strb	r3, [r7, #3]

  if (key == KEY2_PRES)
 8001f1e:	78fb      	ldrb	r3, [r7, #3]
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d129      	bne.n	8001f78 <KeyActivity+0x7c>
  {
    last_key_time = current_time;
 8001f24:	4a20      	ldr	r2, [pc, #128]	@ (8001fa8 <KeyActivity+0xac>)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6013      	str	r3, [r2, #0]

    /*  */
    static uint8_t first_key_done = 0;
    if (!first_key_done) //  KEY2 
 8001f2a:	4b20      	ldr	r3, [pc, #128]	@ (8001fac <KeyActivity+0xb0>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d109      	bne.n	8001f46 <KeyActivity+0x4a>
    {
      first_key_done = 1;
 8001f32:	4b1e      	ldr	r3, [pc, #120]	@ (8001fac <KeyActivity+0xb0>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
      params.start_flag = 1;
 8001f38:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb0 <KeyActivity+0xb4>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	701a      	strb	r2, [r3, #0]
      HAL_TIM_Base_Start_IT(&htim11);
 8001f3e:	481d      	ldr	r0, [pc, #116]	@ (8001fb4 <KeyActivity+0xb8>)
 8001f40:	f002 fc5a 	bl	80047f8 <HAL_TIM_Base_Start_IT>
 8001f44:	e014      	b.n	8001f70 <KeyActivity+0x74>
    }
    else // /
    {
      params.start_flag = !params.start_flag;
 8001f46:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb0 <KeyActivity+0xb4>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	bf0c      	ite	eq
 8001f4e:	2301      	moveq	r3, #1
 8001f50:	2300      	movne	r3, #0
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b16      	ldr	r3, [pc, #88]	@ (8001fb0 <KeyActivity+0xb4>)
 8001f58:	701a      	strb	r2, [r3, #0]
      if (params.start_flag)
 8001f5a:	4b15      	ldr	r3, [pc, #84]	@ (8001fb0 <KeyActivity+0xb4>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <KeyActivity+0x6e>
        HAL_TIM_Base_Start_IT(&htim11);
 8001f62:	4814      	ldr	r0, [pc, #80]	@ (8001fb4 <KeyActivity+0xb8>)
 8001f64:	f002 fc48 	bl	80047f8 <HAL_TIM_Base_Start_IT>
 8001f68:	e002      	b.n	8001f70 <KeyActivity+0x74>
      else
        HAL_TIM_Base_Stop_IT(&htim11);
 8001f6a:	4812      	ldr	r0, [pc, #72]	@ (8001fb4 <KeyActivity+0xb8>)
 8001f6c:	f002 fcb4 	bl	80048d8 <HAL_TIM_Base_Stop_IT>
    }

    lcd_gx = 1; //  UI 
 8001f70:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <KeyActivity+0xbc>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	701a      	strb	r2, [r3, #0]
 8001f76:	e014      	b.n	8001fa2 <KeyActivity+0xa6>
  }
  else if (key == KEY0_PRES)
 8001f78:	78fb      	ldrb	r3, [r7, #3]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d106      	bne.n	8001f8c <KeyActivity+0x90>
  {
    last_key_time = current_time;
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <KeyActivity+0xac>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6013      	str	r3, [r2, #0]
    signal_data = 0x06;
 8001f84:	4b0d      	ldr	r3, [pc, #52]	@ (8001fbc <KeyActivity+0xc0>)
 8001f86:	2206      	movs	r2, #6
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	e00a      	b.n	8001fa2 <KeyActivity+0xa6>
  }
  else if (key == KEY1_PRES)
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d107      	bne.n	8001fa2 <KeyActivity+0xa6>
  {
    last_key_time = current_time;
 8001f92:	4a05      	ldr	r2, [pc, #20]	@ (8001fa8 <KeyActivity+0xac>)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6013      	str	r3, [r2, #0]
    signal_data = 0x05;
 8001f98:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <KeyActivity+0xc0>)
 8001f9a:	2205      	movs	r2, #5
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	e000      	b.n	8001fa2 <KeyActivity+0xa6>
    return;
 8001fa0:	bf00      	nop
  }
}
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000318 	.word	0x20000318
 8001fac:	2000031c 	.word	0x2000031c
 8001fb0:	200002dc 	.word	0x200002dc
 8001fb4:	200003c4 	.word	0x200003c4
 8001fb8:	2000030c 	.word	0x2000030c
 8001fbc:	20000004 	.word	0x20000004

08001fc0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{ // ????
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM10)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0c      	ldr	r2, [pc, #48]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d112      	bne.n	8001ff8 <HAL_TIM_PeriodElapsedCallback+0x38>
  {             // TIM10
    Key_Scan(); // 
 8001fd2:	f7ff feeb 	bl	8001dac <Key_Scan>
    if (tcp_connected && !sending_busy && send_head != send_tail)
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002004 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d00c      	beq.n	8001ff8 <HAL_TIM_PeriodElapsedCallback+0x38>
 8001fde:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d108      	bne.n	8001ff8 <HAL_TIM_PeriodElapsedCallback+0x38>
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001fe8:	781a      	ldrb	r2, [r3, #0]
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d002      	beq.n	8001ff8 <HAL_TIM_PeriodElapsedCallback+0x38>
    {
      sending_busy = 1;
 8001ff2:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	701a      	strb	r2, [r3, #0]
    }
  }
  //    if (htim->Instance == TIM7) {

  //		}
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40014400 	.word	0x40014400
 8002004:	200002d8 	.word	0x200002d8
 8002008:	20000276 	.word	0x20000276
 800200c:	20000274 	.word	0x20000274
 8002010:	20000275 	.word	0x20000275

08002014 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002018:	b672      	cpsid	i
}
 800201a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq(); // 
  while (1)        // ????
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <Error_Handler+0x8>

08002020 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002024:	4b17      	ldr	r3, [pc, #92]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002026:	4a18      	ldr	r2, [pc, #96]	@ (8002088 <MX_SPI1_Init+0x68>)
 8002028:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800202a:	4b16      	ldr	r3, [pc, #88]	@ (8002084 <MX_SPI1_Init+0x64>)
 800202c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002030:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002032:	4b14      	ldr	r3, [pc, #80]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002038:	4b12      	ldr	r3, [pc, #72]	@ (8002084 <MX_SPI1_Init+0x64>)
 800203a:	2200      	movs	r2, #0
 800203c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002044:	4b0f      	ldr	r3, [pc, #60]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002046:	2200      	movs	r2, #0
 8002048:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <MX_SPI1_Init+0x64>)
 800204c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002050:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002052:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002058:	4b0a      	ldr	r3, [pc, #40]	@ (8002084 <MX_SPI1_Init+0x64>)
 800205a:	2200      	movs	r2, #0
 800205c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800205e:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002060:	2200      	movs	r2, #0
 8002062:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002064:	4b07      	ldr	r3, [pc, #28]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002066:	2200      	movs	r2, #0
 8002068:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <MX_SPI1_Init+0x64>)
 800206c:	220a      	movs	r2, #10
 800206e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002070:	4804      	ldr	r0, [pc, #16]	@ (8002084 <MX_SPI1_Init+0x64>)
 8002072:	f001 fef7 	bl	8003e64 <HAL_SPI_Init>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800207c:	f7ff ffca 	bl	8002014 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000320 	.word	0x20000320
 8002088:	40013000 	.word	0x40013000

0800208c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	@ 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <HAL_SPI_MspInit+0x84>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d12b      	bne.n	8002106 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	4b18      	ldr	r3, [pc, #96]	@ (8002114 <HAL_SPI_MspInit+0x88>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	4a17      	ldr	r2, [pc, #92]	@ (8002114 <HAL_SPI_MspInit+0x88>)
 80020b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020be:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <HAL_SPI_MspInit+0x88>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <HAL_SPI_MspInit+0x88>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	4a10      	ldr	r2, [pc, #64]	@ (8002114 <HAL_SPI_MspInit+0x88>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020da:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <HAL_SPI_MspInit+0x88>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020e6:	23e0      	movs	r3, #224	@ 0xe0
 80020e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f2:	2303      	movs	r3, #3
 80020f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020f6:	2305      	movs	r3, #5
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	4805      	ldr	r0, [pc, #20]	@ (8002118 <HAL_SPI_MspInit+0x8c>)
 8002102:	f001 f889 	bl	8003218 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002106:	bf00      	nop
 8002108:	3728      	adds	r7, #40	@ 0x28
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40013000 	.word	0x40013000
 8002114:	40023800 	.word	0x40023800
 8002118:	40020000 	.word	0x40020000

0800211c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
 8002126:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <HAL_MspInit+0x4c>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212a:	4a0f      	ldr	r2, [pc, #60]	@ (8002168 <HAL_MspInit+0x4c>)
 800212c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002130:	6453      	str	r3, [r2, #68]	@ 0x44
 8002132:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <HAL_MspInit+0x4c>)
 8002134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800213a:	607b      	str	r3, [r7, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HAL_MspInit+0x4c>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	4a08      	ldr	r2, [pc, #32]	@ (8002168 <HAL_MspInit+0x4c>)
 8002148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800214c:	6413      	str	r3, [r2, #64]	@ 0x40
 800214e:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <HAL_MspInit+0x4c>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002156:	603b      	str	r3, [r7, #0]
 8002158:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800

0800216c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002170:	bf00      	nop
 8002172:	e7fd      	b.n	8002170 <NMI_Handler+0x4>

08002174 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <HardFault_Handler+0x4>

0800217c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <MemManage_Handler+0x4>

08002184 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <BusFault_Handler+0x4>

0800218c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <UsageFault_Handler+0x4>

08002194 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021c2:	f000 fb57 	bl	8002874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <DMA1_Stream1_IRQHandler+0x10>)
 80021d2:	f000 fde5 	bl	8002da0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000494 	.word	0x20000494

080021e0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80021e4:	4802      	ldr	r0, [pc, #8]	@ (80021f0 <DMA1_Stream3_IRQHandler+0x10>)
 80021e6:	f000 fddb 	bl	8002da0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	200004f4 	.word	0x200004f4

080021f4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80021f8:	4802      	ldr	r0, [pc, #8]	@ (8002204 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021fa:	f002 fb9c 	bl	8004936 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000037c 	.word	0x2000037c

08002208 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800220c:	4802      	ldr	r0, [pc, #8]	@ (8002218 <USART1_IRQHandler+0x10>)
 800220e:	f002 fe87 	bl	8004f20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	2000040c 	.word	0x2000040c

0800221c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002220:	4802      	ldr	r0, [pc, #8]	@ (800222c <USART3_IRQHandler+0x10>)
 8002222:	f002 fe7d 	bl	8004f20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000450 	.word	0x20000450

08002230 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
	return 1;
 8002234:	2301      	movs	r3, #1
}
 8002236:	4618      	mov	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_kill>:

int _kill(int pid, int sig)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800224a:	f009 fa6d 	bl	800b728 <__errno>
 800224e:	4603      	mov	r3, r0
 8002250:	2216      	movs	r2, #22
 8002252:	601a      	str	r2, [r3, #0]
	return -1;
 8002254:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002258:	4618      	mov	r0, r3
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <_exit>:

void _exit (int status)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002268:	f04f 31ff 	mov.w	r1, #4294967295
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff ffe7 	bl	8002240 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002272:	bf00      	nop
 8002274:	e7fd      	b.n	8002272 <_exit+0x12>

08002276 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	e00a      	b.n	800229e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002288:	f3af 8000 	nop.w
 800228c:	4601      	mov	r1, r0
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	1c5a      	adds	r2, r3, #1
 8002292:	60ba      	str	r2, [r7, #8]
 8002294:	b2ca      	uxtb	r2, r1
 8002296:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	3301      	adds	r3, #1
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	dbf0      	blt.n	8002288 <_read+0x12>
	}

return len;
 80022a6:	687b      	ldr	r3, [r7, #4]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022bc:	2300      	movs	r3, #0
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	e009      	b.n	80022d6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	60ba      	str	r2, [r7, #8]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	3301      	adds	r3, #1
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	697a      	ldr	r2, [r7, #20]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	429a      	cmp	r2, r3
 80022dc:	dbf1      	blt.n	80022c2 <_write+0x12>
	}
	return len;
 80022de:	687b      	ldr	r3, [r7, #4]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3718      	adds	r7, #24
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_close>:

int _close(int file)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
	return -1;
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002310:	605a      	str	r2, [r3, #4]
	return 0;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <_isatty>:

int _isatty(int file)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
	return 1;
 8002328:	2301      	movs	r3, #1
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002336:	b480      	push	{r7}
 8002338:	b085      	sub	sp, #20
 800233a:	af00      	add	r7, sp, #0
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	607a      	str	r2, [r7, #4]
	return 0;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002358:	4a14      	ldr	r2, [pc, #80]	@ (80023ac <_sbrk+0x5c>)
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <_sbrk+0x60>)
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002364:	4b13      	ldr	r3, [pc, #76]	@ (80023b4 <_sbrk+0x64>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d102      	bne.n	8002372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800236c:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <_sbrk+0x64>)
 800236e:	4a12      	ldr	r2, [pc, #72]	@ (80023b8 <_sbrk+0x68>)
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002372:	4b10      	ldr	r3, [pc, #64]	@ (80023b4 <_sbrk+0x64>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	429a      	cmp	r2, r3
 800237e:	d207      	bcs.n	8002390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002380:	f009 f9d2 	bl	800b728 <__errno>
 8002384:	4603      	mov	r3, r0
 8002386:	220c      	movs	r2, #12
 8002388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800238a:	f04f 33ff 	mov.w	r3, #4294967295
 800238e:	e009      	b.n	80023a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002390:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <_sbrk+0x64>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002396:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <_sbrk+0x64>)
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	4a05      	ldr	r2, [pc, #20]	@ (80023b4 <_sbrk+0x64>)
 80023a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023a2:	68fb      	ldr	r3, [r7, #12]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20020000 	.word	0x20020000
 80023b0:	00000400 	.word	0x00000400
 80023b4:	20000378 	.word	0x20000378
 80023b8:	200007a0 	.word	0x200007a0

080023bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023c0:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <SystemInit+0x20>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c6:	4a05      	ldr	r2, [pc, #20]	@ (80023dc <SystemInit+0x20>)
 80023c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <MX_TIM10_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80023e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <MX_TIM10_Init+0x40>)
 80023e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002424 <MX_TIM10_Init+0x44>)
 80023e8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 167;
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <MX_TIM10_Init+0x40>)
 80023ec:	22a7      	movs	r2, #167	@ 0xa7
 80023ee:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <MX_TIM10_Init+0x40>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 80023f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <MX_TIM10_Init+0x40>)
 80023f8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023fc:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023fe:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <MX_TIM10_Init+0x40>)
 8002400:	2200      	movs	r2, #0
 8002402:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002404:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <MX_TIM10_Init+0x40>)
 8002406:	2200      	movs	r2, #0
 8002408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800240a:	4805      	ldr	r0, [pc, #20]	@ (8002420 <MX_TIM10_Init+0x40>)
 800240c:	f002 f9a4 	bl	8004758 <HAL_TIM_Base_Init>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002416:	f7ff fdfd 	bl	8002014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	2000037c 	.word	0x2000037c
 8002424:	40014400 	.word	0x40014400

08002428 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800242c:	4b0e      	ldr	r3, [pc, #56]	@ (8002468 <MX_TIM11_Init+0x40>)
 800242e:	4a0f      	ldr	r2, [pc, #60]	@ (800246c <MX_TIM11_Init+0x44>)
 8002430:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 167;
 8002432:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <MX_TIM11_Init+0x40>)
 8002434:	22a7      	movs	r2, #167	@ 0xa7
 8002436:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002438:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <MX_TIM11_Init+0x40>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000;
 800243e:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <MX_TIM11_Init+0x40>)
 8002440:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002444:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002446:	4b08      	ldr	r3, [pc, #32]	@ (8002468 <MX_TIM11_Init+0x40>)
 8002448:	2200      	movs	r2, #0
 800244a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <MX_TIM11_Init+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002452:	4805      	ldr	r0, [pc, #20]	@ (8002468 <MX_TIM11_Init+0x40>)
 8002454:	f002 f980 	bl	8004758 <HAL_TIM_Base_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800245e:	f7ff fdd9 	bl	8002014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200003c4 	.word	0x200003c4
 800246c:	40014800 	.word	0x40014800

08002470 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <HAL_TIM_Base_MspInit+0x70>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d116      	bne.n	80024b0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	4b17      	ldr	r3, [pc, #92]	@ (80024e4 <HAL_TIM_Base_MspInit+0x74>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	4a16      	ldr	r2, [pc, #88]	@ (80024e4 <HAL_TIM_Base_MspInit+0x74>)
 800248c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002490:	6453      	str	r3, [r2, #68]	@ 0x44
 8002492:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <HAL_TIM_Base_MspInit+0x74>)
 8002494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2100      	movs	r1, #0
 80024a2:	2019      	movs	r0, #25
 80024a4:	f000 fb05 	bl	8002ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80024a8:	2019      	movs	r0, #25
 80024aa:	f000 fb1e 	bl	8002aea <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80024ae:	e012      	b.n	80024d6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM11)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0c      	ldr	r2, [pc, #48]	@ (80024e8 <HAL_TIM_Base_MspInit+0x78>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d10d      	bne.n	80024d6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <HAL_TIM_Base_MspInit+0x74>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	4a08      	ldr	r2, [pc, #32]	@ (80024e4 <HAL_TIM_Base_MspInit+0x74>)
 80024c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_TIM_Base_MspInit+0x74>)
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40014400 	.word	0x40014400
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40014800 	.word	0x40014800

080024ec <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	@ (800253c <MX_USART1_UART_Init+0x50>)
 80024f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 80024f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 8002506:	2200      	movs	r2, #0
 8002508:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800250a:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002510:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 8002512:	220c      	movs	r2, #12
 8002514:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002516:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 800251e:	2200      	movs	r2, #0
 8002520:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002522:	4805      	ldr	r0, [pc, #20]	@ (8002538 <MX_USART1_UART_Init+0x4c>)
 8002524:	f002 fbec 	bl	8004d00 <HAL_UART_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800252e:	f7ff fd71 	bl	8002014 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000040c 	.word	0x2000040c
 800253c:	40011000 	.word	0x40011000

08002540 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002544:	4b11      	ldr	r3, [pc, #68]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 8002546:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <MX_USART3_UART_Init+0x50>)
 8002548:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 800254c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002550:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002552:	4b0e      	ldr	r3, [pc, #56]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002558:	4b0c      	ldr	r3, [pc, #48]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 800255a:	2200      	movs	r2, #0
 800255c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800255e:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 8002560:	2200      	movs	r2, #0
 8002562:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002564:	4b09      	ldr	r3, [pc, #36]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 8002566:	220c      	movs	r2, #12
 8002568:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800256a:	4b08      	ldr	r3, [pc, #32]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 800256c:	2200      	movs	r2, #0
 800256e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002570:	4b06      	ldr	r3, [pc, #24]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 8002572:	2200      	movs	r2, #0
 8002574:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002576:	4805      	ldr	r0, [pc, #20]	@ (800258c <MX_USART3_UART_Init+0x4c>)
 8002578:	f002 fbc2 	bl	8004d00 <HAL_UART_Init>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002582:	f7ff fd47 	bl	8002014 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000450 	.word	0x20000450
 8002590:	40004800 	.word	0x40004800

08002594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08c      	sub	sp, #48	@ 0x30
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800259c:	f107 031c 	add.w	r3, r7, #28
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	60da      	str	r2, [r3, #12]
 80025aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a69      	ldr	r2, [pc, #420]	@ (8002758 <HAL_UART_MspInit+0x1c4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d135      	bne.n	8002622 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
 80025ba:	4b68      	ldr	r3, [pc, #416]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 80025bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025be:	4a67      	ldr	r2, [pc, #412]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 80025c0:	f043 0310 	orr.w	r3, r3, #16
 80025c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025c6:	4b65      	ldr	r3, [pc, #404]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 80025c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	4b61      	ldr	r3, [pc, #388]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	4a60      	ldr	r2, [pc, #384]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e2:	4b5e      	ldr	r3, [pc, #376]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80025ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	2302      	movs	r3, #2
 80025f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002600:	2307      	movs	r3, #7
 8002602:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	f107 031c 	add.w	r3, r7, #28
 8002608:	4619      	mov	r1, r3
 800260a:	4855      	ldr	r0, [pc, #340]	@ (8002760 <HAL_UART_MspInit+0x1cc>)
 800260c:	f000 fe04 	bl	8003218 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002610:	2200      	movs	r2, #0
 8002612:	2100      	movs	r1, #0
 8002614:	2025      	movs	r0, #37	@ 0x25
 8002616:	f000 fa4c 	bl	8002ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800261a:	2025      	movs	r0, #37	@ 0x25
 800261c:	f000 fa65 	bl	8002aea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002620:	e096      	b.n	8002750 <HAL_UART_MspInit+0x1bc>
  else if(uartHandle->Instance==USART3)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a4f      	ldr	r2, [pc, #316]	@ (8002764 <HAL_UART_MspInit+0x1d0>)
 8002628:	4293      	cmp	r3, r2
 800262a:	f040 8091 	bne.w	8002750 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	4b4a      	ldr	r3, [pc, #296]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a49      	ldr	r2, [pc, #292]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 8002638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b47      	ldr	r3, [pc, #284]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	4b43      	ldr	r3, [pc, #268]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a42      	ldr	r2, [pc, #264]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 8002654:	f043 0302 	orr.w	r3, r3, #2
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b40      	ldr	r3, [pc, #256]	@ (800275c <HAL_UART_MspInit+0x1c8>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002666:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800266a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266c:	2302      	movs	r3, #2
 800266e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002670:	2300      	movs	r3, #0
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002678:	2307      	movs	r3, #7
 800267a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267c:	f107 031c 	add.w	r3, r7, #28
 8002680:	4619      	mov	r1, r3
 8002682:	4839      	ldr	r0, [pc, #228]	@ (8002768 <HAL_UART_MspInit+0x1d4>)
 8002684:	f000 fdc8 	bl	8003218 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002688:	4b38      	ldr	r3, [pc, #224]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 800268a:	4a39      	ldr	r2, [pc, #228]	@ (8002770 <HAL_UART_MspInit+0x1dc>)
 800268c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800268e:	4b37      	ldr	r3, [pc, #220]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 8002690:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002694:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002696:	4b35      	ldr	r3, [pc, #212]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 8002698:	2200      	movs	r2, #0
 800269a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800269c:	4b33      	ldr	r3, [pc, #204]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 800269e:	2200      	movs	r2, #0
 80026a0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026a2:	4b32      	ldr	r3, [pc, #200]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026a8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026aa:	4b30      	ldr	r3, [pc, #192]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026b0:	4b2e      	ldr	r3, [pc, #184]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80026b6:	4b2d      	ldr	r3, [pc, #180]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026bc:	4b2b      	ldr	r3, [pc, #172]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026be:	2200      	movs	r2, #0
 80026c0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026c2:	4b2a      	ldr	r3, [pc, #168]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80026c8:	4828      	ldr	r0, [pc, #160]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026ca:	f000 fa29 	bl	8002b20 <HAL_DMA_Init>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <HAL_UART_MspInit+0x144>
      Error_Handler();
 80026d4:	f7ff fc9e 	bl	8002014 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a24      	ldr	r2, [pc, #144]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80026de:	4a23      	ldr	r2, [pc, #140]	@ (800276c <HAL_UART_MspInit+0x1d8>)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80026e4:	4b23      	ldr	r3, [pc, #140]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 80026e6:	4a24      	ldr	r2, [pc, #144]	@ (8002778 <HAL_UART_MspInit+0x1e4>)
 80026e8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80026ea:	4b22      	ldr	r3, [pc, #136]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 80026ec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80026f0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f2:	4b20      	ldr	r3, [pc, #128]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 80026f4:	2240      	movs	r2, #64	@ 0x40
 80026f6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 8002700:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002704:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002706:	4b1b      	ldr	r3, [pc, #108]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 8002708:	2200      	movs	r2, #0
 800270a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270c:	4b19      	ldr	r3, [pc, #100]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 800270e:	2200      	movs	r2, #0
 8002710:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002712:	4b18      	ldr	r3, [pc, #96]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 8002714:	2200      	movs	r2, #0
 8002716:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002718:	4b16      	ldr	r3, [pc, #88]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 800271a:	2200      	movs	r2, #0
 800271c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800271e:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 8002720:	2200      	movs	r2, #0
 8002722:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002724:	4813      	ldr	r0, [pc, #76]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 8002726:	f000 f9fb 	bl	8002b20 <HAL_DMA_Init>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8002730:	f7ff fc70 	bl	8002014 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a0f      	ldr	r2, [pc, #60]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 8002738:	635a      	str	r2, [r3, #52]	@ 0x34
 800273a:	4a0e      	ldr	r2, [pc, #56]	@ (8002774 <HAL_UART_MspInit+0x1e0>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002740:	2200      	movs	r2, #0
 8002742:	2100      	movs	r1, #0
 8002744:	2027      	movs	r0, #39	@ 0x27
 8002746:	f000 f9b4 	bl	8002ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800274a:	2027      	movs	r0, #39	@ 0x27
 800274c:	f000 f9cd 	bl	8002aea <HAL_NVIC_EnableIRQ>
}
 8002750:	bf00      	nop
 8002752:	3730      	adds	r7, #48	@ 0x30
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40011000 	.word	0x40011000
 800275c:	40023800 	.word	0x40023800
 8002760:	40020000 	.word	0x40020000
 8002764:	40004800 	.word	0x40004800
 8002768:	40020400 	.word	0x40020400
 800276c:	20000494 	.word	0x20000494
 8002770:	40026028 	.word	0x40026028
 8002774:	200004f4 	.word	0x200004f4
 8002778:	40026058 	.word	0x40026058

0800277c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800277c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002780:	480d      	ldr	r0, [pc, #52]	@ (80027b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002782:	490e      	ldr	r1, [pc, #56]	@ (80027bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002784:	4a0e      	ldr	r2, [pc, #56]	@ (80027c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002788:	e002      	b.n	8002790 <LoopCopyDataInit>

0800278a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800278a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800278c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800278e:	3304      	adds	r3, #4

08002790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002794:	d3f9      	bcc.n	800278a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002796:	4a0b      	ldr	r2, [pc, #44]	@ (80027c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002798:	4c0b      	ldr	r4, [pc, #44]	@ (80027c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800279a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800279c:	e001      	b.n	80027a2 <LoopFillZerobss>

0800279e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800279e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027a0:	3204      	adds	r2, #4

080027a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027a4:	d3fb      	bcc.n	800279e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027a6:	f7ff fe09 	bl	80023bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027aa:	f008 ffc3 	bl	800b734 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ae:	f7fe fe07 	bl	80013c0 <main>
  bx  lr    
 80027b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027bc:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80027c0:	08010e00 	.word	0x08010e00
  ldr r2, =_sbss
 80027c4:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80027c8:	200007a0 	.word	0x200007a0

080027cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027cc:	e7fe      	b.n	80027cc <ADC_IRQHandler>
	...

080027d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <HAL_Init+0x40>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002810 <HAL_Init+0x40>)
 80027da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <HAL_Init+0x40>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002810 <HAL_Init+0x40>)
 80027e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <HAL_Init+0x40>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a07      	ldr	r2, [pc, #28]	@ (8002810 <HAL_Init+0x40>)
 80027f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f8:	2003      	movs	r0, #3
 80027fa:	f000 f94f 	bl	8002a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027fe:	200f      	movs	r0, #15
 8002800:	f000 f808 	bl	8002814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002804:	f7ff fc8a 	bl	800211c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023c00 	.word	0x40023c00

08002814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800281c:	4b12      	ldr	r3, [pc, #72]	@ (8002868 <HAL_InitTick+0x54>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b12      	ldr	r3, [pc, #72]	@ (800286c <HAL_InitTick+0x58>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	4619      	mov	r1, r3
 8002826:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800282a:	fbb3 f3f1 	udiv	r3, r3, r1
 800282e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f967 	bl	8002b06 <HAL_SYSTICK_Config>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e00e      	b.n	8002860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b0f      	cmp	r3, #15
 8002846:	d80a      	bhi.n	800285e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002848:	2200      	movs	r2, #0
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	f04f 30ff 	mov.w	r0, #4294967295
 8002850:	f000 f92f 	bl	8002ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002854:	4a06      	ldr	r2, [pc, #24]	@ (8002870 <HAL_InitTick+0x5c>)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
 800285c:	e000      	b.n	8002860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
}
 8002860:	4618      	mov	r0, r3
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000010 	.word	0x20000010
 800286c:	20000018 	.word	0x20000018
 8002870:	20000014 	.word	0x20000014

08002874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <HAL_IncTick+0x20>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <HAL_IncTick+0x24>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4413      	add	r3, r2
 8002884:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <HAL_IncTick+0x24>)
 8002886:	6013      	str	r3, [r2, #0]
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	20000018 	.word	0x20000018
 8002898:	20000554 	.word	0x20000554

0800289c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return uwTick;
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <HAL_GetTick+0x14>)
 80028a2:	681b      	ldr	r3, [r3, #0]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20000554 	.word	0x20000554

080028b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028bc:	f7ff ffee 	bl	800289c <HAL_GetTick>
 80028c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028cc:	d005      	beq.n	80028da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ce:	4b0a      	ldr	r3, [pc, #40]	@ (80028f8 <HAL_Delay+0x44>)
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	461a      	mov	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4413      	add	r3, r2
 80028d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028da:	bf00      	nop
 80028dc:	f7ff ffde 	bl	800289c <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d8f7      	bhi.n	80028dc <HAL_Delay+0x28>
  {
  }
}
 80028ec:	bf00      	nop
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000018 	.word	0x20000018

080028fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800290c:	4b0c      	ldr	r3, [pc, #48]	@ (8002940 <__NVIC_SetPriorityGrouping+0x44>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002912:	68ba      	ldr	r2, [r7, #8]
 8002914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002918:	4013      	ands	r3, r2
 800291a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800292c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800292e:	4a04      	ldr	r2, [pc, #16]	@ (8002940 <__NVIC_SetPriorityGrouping+0x44>)
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	60d3      	str	r3, [r2, #12]
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002948:	4b04      	ldr	r3, [pc, #16]	@ (800295c <__NVIC_GetPriorityGrouping+0x18>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	0a1b      	lsrs	r3, r3, #8
 800294e:	f003 0307 	and.w	r3, r3, #7
}
 8002952:	4618      	mov	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	e000ed00 	.word	0xe000ed00

08002960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	2b00      	cmp	r3, #0
 8002970:	db0b      	blt.n	800298a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	f003 021f 	and.w	r2, r3, #31
 8002978:	4907      	ldr	r1, [pc, #28]	@ (8002998 <__NVIC_EnableIRQ+0x38>)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	095b      	lsrs	r3, r3, #5
 8002980:	2001      	movs	r0, #1
 8002982:	fa00 f202 	lsl.w	r2, r0, r2
 8002986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	e000e100 	.word	0xe000e100

0800299c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	4603      	mov	r3, r0
 80029a4:	6039      	str	r1, [r7, #0]
 80029a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	db0a      	blt.n	80029c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	490c      	ldr	r1, [pc, #48]	@ (80029e8 <__NVIC_SetPriority+0x4c>)
 80029b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ba:	0112      	lsls	r2, r2, #4
 80029bc:	b2d2      	uxtb	r2, r2
 80029be:	440b      	add	r3, r1
 80029c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029c4:	e00a      	b.n	80029dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	b2da      	uxtb	r2, r3
 80029ca:	4908      	ldr	r1, [pc, #32]	@ (80029ec <__NVIC_SetPriority+0x50>)
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	f003 030f 	and.w	r3, r3, #15
 80029d2:	3b04      	subs	r3, #4
 80029d4:	0112      	lsls	r2, r2, #4
 80029d6:	b2d2      	uxtb	r2, r2
 80029d8:	440b      	add	r3, r1
 80029da:	761a      	strb	r2, [r3, #24]
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	e000e100 	.word	0xe000e100
 80029ec:	e000ed00 	.word	0xe000ed00

080029f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b089      	sub	sp, #36	@ 0x24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f1c3 0307 	rsb	r3, r3, #7
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	bf28      	it	cs
 8002a0e:	2304      	movcs	r3, #4
 8002a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	3304      	adds	r3, #4
 8002a16:	2b06      	cmp	r3, #6
 8002a18:	d902      	bls.n	8002a20 <NVIC_EncodePriority+0x30>
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	3b03      	subs	r3, #3
 8002a1e:	e000      	b.n	8002a22 <NVIC_EncodePriority+0x32>
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a24:	f04f 32ff 	mov.w	r2, #4294967295
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	43da      	mvns	r2, r3
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	401a      	ands	r2, r3
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a38:	f04f 31ff 	mov.w	r1, #4294967295
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a42:	43d9      	mvns	r1, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a48:	4313      	orrs	r3, r2
         );
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3724      	adds	r7, #36	@ 0x24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
	...

08002a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a68:	d301      	bcc.n	8002a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e00f      	b.n	8002a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a98 <SysTick_Config+0x40>)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a76:	210f      	movs	r1, #15
 8002a78:	f04f 30ff 	mov.w	r0, #4294967295
 8002a7c:	f7ff ff8e 	bl	800299c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a80:	4b05      	ldr	r3, [pc, #20]	@ (8002a98 <SysTick_Config+0x40>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a86:	4b04      	ldr	r3, [pc, #16]	@ (8002a98 <SysTick_Config+0x40>)
 8002a88:	2207      	movs	r2, #7
 8002a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	e000e010 	.word	0xe000e010

08002a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7ff ff29 	bl	80028fc <__NVIC_SetPriorityGrouping>
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b086      	sub	sp, #24
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	4603      	mov	r3, r0
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ac4:	f7ff ff3e 	bl	8002944 <__NVIC_GetPriorityGrouping>
 8002ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	6978      	ldr	r0, [r7, #20]
 8002ad0:	f7ff ff8e 	bl	80029f0 <NVIC_EncodePriority>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ada:	4611      	mov	r1, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff ff5d 	bl	800299c <__NVIC_SetPriority>
}
 8002ae2:	bf00      	nop
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b082      	sub	sp, #8
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	4603      	mov	r3, r0
 8002af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ff31 	bl	8002960 <__NVIC_EnableIRQ>
}
 8002afe:	bf00      	nop
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff ffa2 	bl	8002a58 <SysTick_Config>
 8002b14:	4603      	mov	r3, r0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b2c:	f7ff feb6 	bl	800289c <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e099      	b.n	8002c70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2202      	movs	r2, #2
 8002b40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 0201 	bic.w	r2, r2, #1
 8002b5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b5c:	e00f      	b.n	8002b7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b5e:	f7ff fe9d 	bl	800289c <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b05      	cmp	r3, #5
 8002b6a:	d908      	bls.n	8002b7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2203      	movs	r2, #3
 8002b76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e078      	b.n	8002c70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1e8      	bne.n	8002b5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	4b38      	ldr	r3, [pc, #224]	@ (8002c78 <HAL_DMA_Init+0x158>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd4:	2b04      	cmp	r3, #4
 8002bd6:	d107      	bne.n	8002be8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be0:	4313      	orrs	r3, r2
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f023 0307 	bic.w	r3, r3, #7
 8002bfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d117      	bne.n	8002c42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00e      	beq.n	8002c42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 fa7b 	bl	8003120 <DMA_CheckFifoParam>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d008      	beq.n	8002c42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2240      	movs	r2, #64	@ 0x40
 8002c34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e016      	b.n	8002c70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fa32 	bl	80030b4 <DMA_CalcBaseAndBitshift>
 8002c50:	4603      	mov	r3, r0
 8002c52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c58:	223f      	movs	r2, #63	@ 0x3f
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	f010803f 	.word	0xf010803f

08002c7c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c88:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c8a:	f7ff fe07 	bl	800289c <HAL_GetTick>
 8002c8e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d008      	beq.n	8002cae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2280      	movs	r2, #128	@ 0x80
 8002ca0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e052      	b.n	8002d54 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0216 	bic.w	r2, r2, #22
 8002cbc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	695a      	ldr	r2, [r3, #20]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ccc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d103      	bne.n	8002cde <HAL_DMA_Abort+0x62>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d007      	beq.n	8002cee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0208 	bic.w	r2, r2, #8
 8002cec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0201 	bic.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cfe:	e013      	b.n	8002d28 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d00:	f7ff fdcc 	bl	800289c <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b05      	cmp	r3, #5
 8002d0c:	d90c      	bls.n	8002d28 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2203      	movs	r2, #3
 8002d18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e015      	b.n	8002d54 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1e4      	bne.n	8002d00 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3a:	223f      	movs	r2, #63	@ 0x3f
 8002d3c:	409a      	lsls	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d004      	beq.n	8002d7a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2280      	movs	r2, #128	@ 0x80
 8002d74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e00c      	b.n	8002d94 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2205      	movs	r2, #5
 8002d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0201 	bic.w	r2, r2, #1
 8002d90:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002dac:	4b8e      	ldr	r3, [pc, #568]	@ (8002fe8 <HAL_DMA_IRQHandler+0x248>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a8e      	ldr	r2, [pc, #568]	@ (8002fec <HAL_DMA_IRQHandler+0x24c>)
 8002db2:	fba2 2303 	umull	r2, r3, r2, r3
 8002db6:	0a9b      	lsrs	r3, r3, #10
 8002db8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dca:	2208      	movs	r2, #8
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d01a      	beq.n	8002e0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0304 	and.w	r3, r3, #4
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d013      	beq.n	8002e0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0204 	bic.w	r2, r2, #4
 8002df2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df8:	2208      	movs	r2, #8
 8002dfa:	409a      	lsls	r2, r3
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e04:	f043 0201 	orr.w	r2, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e10:	2201      	movs	r2, #1
 8002e12:	409a      	lsls	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4013      	ands	r3, r2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d012      	beq.n	8002e42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00b      	beq.n	8002e42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2e:	2201      	movs	r2, #1
 8002e30:	409a      	lsls	r2, r3
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3a:	f043 0202 	orr.w	r2, r3, #2
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e46:	2204      	movs	r2, #4
 8002e48:	409a      	lsls	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d012      	beq.n	8002e78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00b      	beq.n	8002e78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e64:	2204      	movs	r2, #4
 8002e66:	409a      	lsls	r2, r3
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e70:	f043 0204 	orr.w	r2, r3, #4
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7c:	2210      	movs	r2, #16
 8002e7e:	409a      	lsls	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	4013      	ands	r3, r2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d043      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d03c      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	2210      	movs	r2, #16
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d018      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d108      	bne.n	8002ed0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d024      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	4798      	blx	r3
 8002ece:	e01f      	b.n	8002f10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d01b      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	4798      	blx	r3
 8002ee0:	e016      	b.n	8002f10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d107      	bne.n	8002f00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0208 	bic.w	r2, r2, #8
 8002efe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f14:	2220      	movs	r2, #32
 8002f16:	409a      	lsls	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f000 808f 	beq.w	8003040 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0310 	and.w	r3, r3, #16
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 8087 	beq.w	8003040 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f36:	2220      	movs	r2, #32
 8002f38:	409a      	lsls	r2, r3
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b05      	cmp	r3, #5
 8002f48:	d136      	bne.n	8002fb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0216 	bic.w	r2, r2, #22
 8002f58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	695a      	ldr	r2, [r3, #20]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d103      	bne.n	8002f7a <HAL_DMA_IRQHandler+0x1da>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d007      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0208 	bic.w	r2, r2, #8
 8002f88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8e:	223f      	movs	r2, #63	@ 0x3f
 8002f90:	409a      	lsls	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d07e      	beq.n	80030ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	4798      	blx	r3
        }
        return;
 8002fb6:	e079      	b.n	80030ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d01d      	beq.n	8003002 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10d      	bne.n	8002ff0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d031      	beq.n	8003040 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	4798      	blx	r3
 8002fe4:	e02c      	b.n	8003040 <HAL_DMA_IRQHandler+0x2a0>
 8002fe6:	bf00      	nop
 8002fe8:	20000010 	.word	0x20000010
 8002fec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d023      	beq.n	8003040 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	4798      	blx	r3
 8003000:	e01e      	b.n	8003040 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10f      	bne.n	8003030 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0210 	bic.w	r2, r2, #16
 800301e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003044:	2b00      	cmp	r3, #0
 8003046:	d032      	beq.n	80030ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b00      	cmp	r3, #0
 8003052:	d022      	beq.n	800309a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2205      	movs	r2, #5
 8003058:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0201 	bic.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	3301      	adds	r3, #1
 8003070:	60bb      	str	r3, [r7, #8]
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	429a      	cmp	r2, r3
 8003076:	d307      	bcc.n	8003088 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f2      	bne.n	800306c <HAL_DMA_IRQHandler+0x2cc>
 8003086:	e000      	b.n	800308a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003088:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d005      	beq.n	80030ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	4798      	blx	r3
 80030aa:	e000      	b.n	80030ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80030ac:	bf00      	nop
    }
  }
}
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	3b10      	subs	r3, #16
 80030c4:	4a14      	ldr	r2, [pc, #80]	@ (8003118 <DMA_CalcBaseAndBitshift+0x64>)
 80030c6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ca:	091b      	lsrs	r3, r3, #4
 80030cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030ce:	4a13      	ldr	r2, [pc, #76]	@ (800311c <DMA_CalcBaseAndBitshift+0x68>)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4413      	add	r3, r2
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	461a      	mov	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d909      	bls.n	80030f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030ea:	f023 0303 	bic.w	r3, r3, #3
 80030ee:	1d1a      	adds	r2, r3, #4
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80030f4:	e007      	b.n	8003106 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030fe:	f023 0303 	bic.w	r3, r3, #3
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	aaaaaaab 	.word	0xaaaaaaab
 800311c:	0800daf8 	.word	0x0800daf8

08003120 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003130:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d11f      	bne.n	800317a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	2b03      	cmp	r3, #3
 800313e:	d856      	bhi.n	80031ee <DMA_CheckFifoParam+0xce>
 8003140:	a201      	add	r2, pc, #4	@ (adr r2, 8003148 <DMA_CheckFifoParam+0x28>)
 8003142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003146:	bf00      	nop
 8003148:	08003159 	.word	0x08003159
 800314c:	0800316b 	.word	0x0800316b
 8003150:	08003159 	.word	0x08003159
 8003154:	080031ef 	.word	0x080031ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d046      	beq.n	80031f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003168:	e043      	b.n	80031f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003172:	d140      	bne.n	80031f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003178:	e03d      	b.n	80031f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003182:	d121      	bne.n	80031c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	2b03      	cmp	r3, #3
 8003188:	d837      	bhi.n	80031fa <DMA_CheckFifoParam+0xda>
 800318a:	a201      	add	r2, pc, #4	@ (adr r2, 8003190 <DMA_CheckFifoParam+0x70>)
 800318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003190:	080031a1 	.word	0x080031a1
 8003194:	080031a7 	.word	0x080031a7
 8003198:	080031a1 	.word	0x080031a1
 800319c:	080031b9 	.word	0x080031b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
      break;
 80031a4:	e030      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d025      	beq.n	80031fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031b6:	e022      	b.n	80031fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031c0:	d11f      	bne.n	8003202 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031c6:	e01c      	b.n	8003202 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d903      	bls.n	80031d6 <DMA_CheckFifoParam+0xb6>
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	2b03      	cmp	r3, #3
 80031d2:	d003      	beq.n	80031dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031d4:	e018      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
      break;
 80031da:	e015      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00e      	beq.n	8003206 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	73fb      	strb	r3, [r7, #15]
      break;
 80031ec:	e00b      	b.n	8003206 <DMA_CheckFifoParam+0xe6>
      break;
 80031ee:	bf00      	nop
 80031f0:	e00a      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      break;
 80031f2:	bf00      	nop
 80031f4:	e008      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      break;
 80031f6:	bf00      	nop
 80031f8:	e006      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      break;
 80031fa:	bf00      	nop
 80031fc:	e004      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      break;
 80031fe:	bf00      	nop
 8003200:	e002      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      break;   
 8003202:	bf00      	nop
 8003204:	e000      	b.n	8003208 <DMA_CheckFifoParam+0xe8>
      break;
 8003206:	bf00      	nop
    }
  } 
  
  return status; 
 8003208:	7bfb      	ldrb	r3, [r7, #15]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3714      	adds	r7, #20
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop

08003218 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003218:	b480      	push	{r7}
 800321a:	b089      	sub	sp, #36	@ 0x24
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003226:	2300      	movs	r3, #0
 8003228:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800322a:	2300      	movs	r3, #0
 800322c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800322e:	2300      	movs	r3, #0
 8003230:	61fb      	str	r3, [r7, #28]
 8003232:	e16b      	b.n	800350c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003234:	2201      	movs	r2, #1
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	4013      	ands	r3, r2
 8003246:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	429a      	cmp	r2, r3
 800324e:	f040 815a 	bne.w	8003506 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	2b01      	cmp	r3, #1
 800325c:	d005      	beq.n	800326a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003266:	2b02      	cmp	r3, #2
 8003268:	d130      	bne.n	80032cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	2203      	movs	r2, #3
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43db      	mvns	r3, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4013      	ands	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4313      	orrs	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032a0:	2201      	movs	r2, #1
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	43db      	mvns	r3, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	091b      	lsrs	r3, r3, #4
 80032b6:	f003 0201 	and.w	r2, r3, #1
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f003 0303 	and.w	r3, r3, #3
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d017      	beq.n	8003308 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	2203      	movs	r2, #3
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	4313      	orrs	r3, r2
 8003300:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f003 0303 	and.w	r3, r3, #3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d123      	bne.n	800335c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	08da      	lsrs	r2, r3, #3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3208      	adds	r2, #8
 800331c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003320:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	220f      	movs	r2, #15
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4313      	orrs	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	08da      	lsrs	r2, r3, #3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	3208      	adds	r2, #8
 8003356:	69b9      	ldr	r1, [r7, #24]
 8003358:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	2203      	movs	r2, #3
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4013      	ands	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 0203 	and.w	r2, r3, #3
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4313      	orrs	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 80b4 	beq.w	8003506 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800339e:	2300      	movs	r3, #0
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	4b60      	ldr	r3, [pc, #384]	@ (8003524 <HAL_GPIO_Init+0x30c>)
 80033a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a6:	4a5f      	ldr	r2, [pc, #380]	@ (8003524 <HAL_GPIO_Init+0x30c>)
 80033a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003524 <HAL_GPIO_Init+0x30c>)
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003528 <HAL_GPIO_Init+0x310>)
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	3302      	adds	r3, #2
 80033c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	f003 0303 	and.w	r3, r3, #3
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	220f      	movs	r2, #15
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4013      	ands	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a52      	ldr	r2, [pc, #328]	@ (800352c <HAL_GPIO_Init+0x314>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d02b      	beq.n	800343e <HAL_GPIO_Init+0x226>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a51      	ldr	r2, [pc, #324]	@ (8003530 <HAL_GPIO_Init+0x318>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d025      	beq.n	800343a <HAL_GPIO_Init+0x222>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a50      	ldr	r2, [pc, #320]	@ (8003534 <HAL_GPIO_Init+0x31c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d01f      	beq.n	8003436 <HAL_GPIO_Init+0x21e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003538 <HAL_GPIO_Init+0x320>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d019      	beq.n	8003432 <HAL_GPIO_Init+0x21a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a4e      	ldr	r2, [pc, #312]	@ (800353c <HAL_GPIO_Init+0x324>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d013      	beq.n	800342e <HAL_GPIO_Init+0x216>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a4d      	ldr	r2, [pc, #308]	@ (8003540 <HAL_GPIO_Init+0x328>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d00d      	beq.n	800342a <HAL_GPIO_Init+0x212>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a4c      	ldr	r2, [pc, #304]	@ (8003544 <HAL_GPIO_Init+0x32c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d007      	beq.n	8003426 <HAL_GPIO_Init+0x20e>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a4b      	ldr	r2, [pc, #300]	@ (8003548 <HAL_GPIO_Init+0x330>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d101      	bne.n	8003422 <HAL_GPIO_Init+0x20a>
 800341e:	2307      	movs	r3, #7
 8003420:	e00e      	b.n	8003440 <HAL_GPIO_Init+0x228>
 8003422:	2308      	movs	r3, #8
 8003424:	e00c      	b.n	8003440 <HAL_GPIO_Init+0x228>
 8003426:	2306      	movs	r3, #6
 8003428:	e00a      	b.n	8003440 <HAL_GPIO_Init+0x228>
 800342a:	2305      	movs	r3, #5
 800342c:	e008      	b.n	8003440 <HAL_GPIO_Init+0x228>
 800342e:	2304      	movs	r3, #4
 8003430:	e006      	b.n	8003440 <HAL_GPIO_Init+0x228>
 8003432:	2303      	movs	r3, #3
 8003434:	e004      	b.n	8003440 <HAL_GPIO_Init+0x228>
 8003436:	2302      	movs	r3, #2
 8003438:	e002      	b.n	8003440 <HAL_GPIO_Init+0x228>
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <HAL_GPIO_Init+0x228>
 800343e:	2300      	movs	r3, #0
 8003440:	69fa      	ldr	r2, [r7, #28]
 8003442:	f002 0203 	and.w	r2, r2, #3
 8003446:	0092      	lsls	r2, r2, #2
 8003448:	4093      	lsls	r3, r2
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003450:	4935      	ldr	r1, [pc, #212]	@ (8003528 <HAL_GPIO_Init+0x310>)
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	3302      	adds	r3, #2
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800345e:	4b3b      	ldr	r3, [pc, #236]	@ (800354c <HAL_GPIO_Init+0x334>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d003      	beq.n	8003482 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	4313      	orrs	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003482:	4a32      	ldr	r2, [pc, #200]	@ (800354c <HAL_GPIO_Init+0x334>)
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003488:	4b30      	ldr	r3, [pc, #192]	@ (800354c <HAL_GPIO_Init+0x334>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	43db      	mvns	r3, r3
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4013      	ands	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d003      	beq.n	80034ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034ac:	4a27      	ldr	r2, [pc, #156]	@ (800354c <HAL_GPIO_Init+0x334>)
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034b2:	4b26      	ldr	r3, [pc, #152]	@ (800354c <HAL_GPIO_Init+0x334>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034d6:	4a1d      	ldr	r2, [pc, #116]	@ (800354c <HAL_GPIO_Init+0x334>)
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034dc:	4b1b      	ldr	r3, [pc, #108]	@ (800354c <HAL_GPIO_Init+0x334>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003500:	4a12      	ldr	r2, [pc, #72]	@ (800354c <HAL_GPIO_Init+0x334>)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	3301      	adds	r3, #1
 800350a:	61fb      	str	r3, [r7, #28]
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	2b0f      	cmp	r3, #15
 8003510:	f67f ae90 	bls.w	8003234 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	3724      	adds	r7, #36	@ 0x24
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800
 8003528:	40013800 	.word	0x40013800
 800352c:	40020000 	.word	0x40020000
 8003530:	40020400 	.word	0x40020400
 8003534:	40020800 	.word	0x40020800
 8003538:	40020c00 	.word	0x40020c00
 800353c:	40021000 	.word	0x40021000
 8003540:	40021400 	.word	0x40021400
 8003544:	40021800 	.word	0x40021800
 8003548:	40021c00 	.word	0x40021c00
 800354c:	40013c00 	.word	0x40013c00

08003550 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	460b      	mov	r3, r1
 800355a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	887b      	ldrh	r3, [r7, #2]
 8003562:	4013      	ands	r3, r2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d002      	beq.n	800356e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
 800356c:	e001      	b.n	8003572 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800356e:	2300      	movs	r3, #0
 8003570:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003572:	7bfb      	ldrb	r3, [r7, #15]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
 800358c:	4613      	mov	r3, r2
 800358e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003590:	787b      	ldrb	r3, [r7, #1]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800359c:	e003      	b.n	80035a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800359e:	887b      	ldrh	r3, [r7, #2]
 80035a0:	041a      	lsls	r2, r3, #16
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	619a      	str	r2, [r3, #24]
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e267      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d075      	beq.n	80036be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035d2:	4b88      	ldr	r3, [pc, #544]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d00c      	beq.n	80035f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035de:	4b85      	ldr	r3, [pc, #532]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d112      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ea:	4b82      	ldr	r3, [pc, #520]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035f6:	d10b      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f8:	4b7e      	ldr	r3, [pc, #504]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d05b      	beq.n	80036bc <HAL_RCC_OscConfig+0x108>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d157      	bne.n	80036bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e242      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003618:	d106      	bne.n	8003628 <HAL_RCC_OscConfig+0x74>
 800361a:	4b76      	ldr	r3, [pc, #472]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a75      	ldr	r2, [pc, #468]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003624:	6013      	str	r3, [r2, #0]
 8003626:	e01d      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003630:	d10c      	bne.n	800364c <HAL_RCC_OscConfig+0x98>
 8003632:	4b70      	ldr	r3, [pc, #448]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a6f      	ldr	r2, [pc, #444]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	4b6d      	ldr	r3, [pc, #436]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a6c      	ldr	r2, [pc, #432]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	e00b      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 800364c:	4b69      	ldr	r3, [pc, #420]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a68      	ldr	r2, [pc, #416]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003652:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	4b66      	ldr	r3, [pc, #408]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a65      	ldr	r2, [pc, #404]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003662:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d013      	beq.n	8003694 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366c:	f7ff f916 	bl	800289c <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003674:	f7ff f912 	bl	800289c <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b64      	cmp	r3, #100	@ 0x64
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e207      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003686:	4b5b      	ldr	r3, [pc, #364]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f0      	beq.n	8003674 <HAL_RCC_OscConfig+0xc0>
 8003692:	e014      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7ff f902 	bl	800289c <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800369c:	f7ff f8fe 	bl	800289c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b64      	cmp	r3, #100	@ 0x64
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e1f3      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ae:	4b51      	ldr	r3, [pc, #324]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0xe8>
 80036ba:	e000      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d063      	beq.n	8003792 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ca:	4b4a      	ldr	r3, [pc, #296]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 030c 	and.w	r3, r3, #12
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00b      	beq.n	80036ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036d6:	4b47      	ldr	r3, [pc, #284]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d11c      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e2:	4b44      	ldr	r3, [pc, #272]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d116      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ee:	4b41      	ldr	r3, [pc, #260]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d001      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e1c7      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003706:	4b3b      	ldr	r3, [pc, #236]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4937      	ldr	r1, [pc, #220]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003716:	4313      	orrs	r3, r2
 8003718:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800371a:	e03a      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d020      	beq.n	8003766 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003724:	4b34      	ldr	r3, [pc, #208]	@ (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003726:	2201      	movs	r2, #1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7ff f8b7 	bl	800289c <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003732:	f7ff f8b3 	bl	800289c <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e1a8      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003744:	4b2b      	ldr	r3, [pc, #172]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003750:	4b28      	ldr	r3, [pc, #160]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4925      	ldr	r1, [pc, #148]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003760:	4313      	orrs	r3, r2
 8003762:	600b      	str	r3, [r1, #0]
 8003764:	e015      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003766:	4b24      	ldr	r3, [pc, #144]	@ (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7ff f896 	bl	800289c <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003774:	f7ff f892 	bl	800289c <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e187      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003786:	4b1b      	ldr	r3, [pc, #108]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f0      	bne.n	8003774 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d036      	beq.n	800380c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037a6:	4b15      	ldr	r3, [pc, #84]	@ (80037fc <HAL_RCC_OscConfig+0x248>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ac:	f7ff f876 	bl	800289c <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037b4:	f7ff f872 	bl	800289c <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e167      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c6:	4b0b      	ldr	r3, [pc, #44]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80037c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x200>
 80037d2:	e01b      	b.n	800380c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d4:	4b09      	ldr	r3, [pc, #36]	@ (80037fc <HAL_RCC_OscConfig+0x248>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037da:	f7ff f85f 	bl	800289c <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e0:	e00e      	b.n	8003800 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037e2:	f7ff f85b 	bl	800289c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d907      	bls.n	8003800 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e150      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 80037f4:	40023800 	.word	0x40023800
 80037f8:	42470000 	.word	0x42470000
 80037fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003800:	4b88      	ldr	r3, [pc, #544]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1ea      	bne.n	80037e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8097 	beq.w	8003948 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381e:	4b81      	ldr	r3, [pc, #516]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10f      	bne.n	800384a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	4b7d      	ldr	r3, [pc, #500]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	4a7c      	ldr	r2, [pc, #496]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003838:	6413      	str	r3, [r2, #64]	@ 0x40
 800383a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003842:	60bb      	str	r3, [r7, #8]
 8003844:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003846:	2301      	movs	r3, #1
 8003848:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384a:	4b77      	ldr	r3, [pc, #476]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d118      	bne.n	8003888 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003856:	4b74      	ldr	r3, [pc, #464]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a73      	ldr	r2, [pc, #460]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003862:	f7ff f81b 	bl	800289c <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800386a:	f7ff f817 	bl	800289c <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e10c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387c:	4b6a      	ldr	r3, [pc, #424]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d106      	bne.n	800389e <HAL_RCC_OscConfig+0x2ea>
 8003890:	4b64      	ldr	r3, [pc, #400]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003894:	4a63      	ldr	r2, [pc, #396]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6713      	str	r3, [r2, #112]	@ 0x70
 800389c:	e01c      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x30c>
 80038a6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ac:	f043 0304 	orr.w	r3, r3, #4
 80038b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 80038c0:	4b58      	ldr	r3, [pc, #352]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c4:	4a57      	ldr	r2, [pc, #348]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80038cc:	4b55      	ldr	r3, [pc, #340]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d0:	4a54      	ldr	r2, [pc, #336]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d015      	beq.n	800390c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e0:	f7fe ffdc 	bl	800289c <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038e8:	f7fe ffd8 	bl	800289c <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e0cb      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fe:	4b49      	ldr	r3, [pc, #292]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0ee      	beq.n	80038e8 <HAL_RCC_OscConfig+0x334>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fe ffc6 	bl	800289c <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003912:	e00a      	b.n	800392a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003914:	f7fe ffc2 	bl	800289c <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003922:	4293      	cmp	r3, r2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e0b5      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800392a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1ee      	bne.n	8003914 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d105      	bne.n	8003948 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800393c:	4b39      	ldr	r3, [pc, #228]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	4a38      	ldr	r2, [pc, #224]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003942:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80a1 	beq.w	8003a94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003952:	4b34      	ldr	r3, [pc, #208]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
 800395a:	2b08      	cmp	r3, #8
 800395c:	d05c      	beq.n	8003a18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2b02      	cmp	r3, #2
 8003964:	d141      	bne.n	80039ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	4b31      	ldr	r3, [pc, #196]	@ (8003a2c <HAL_RCC_OscConfig+0x478>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7fe ff96 	bl	800289c <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003974:	f7fe ff92 	bl	800289c <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e087      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	4b27      	ldr	r3, [pc, #156]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69da      	ldr	r2, [r3, #28]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	019b      	lsls	r3, r3, #6
 80039a2:	431a      	orrs	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	3b01      	subs	r3, #1
 80039ac:	041b      	lsls	r3, r3, #16
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	061b      	lsls	r3, r3, #24
 80039b6:	491b      	ldr	r1, [pc, #108]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039bc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039be:	2201      	movs	r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c2:	f7fe ff6b 	bl	800289c <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ca:	f7fe ff67 	bl	800289c <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e05c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039dc:	4b11      	ldr	r3, [pc, #68]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x416>
 80039e8:	e054      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ea:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fe ff54 	bl	800289c <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039f8:	f7fe ff50 	bl	800289c <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e045      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	4b06      	ldr	r3, [pc, #24]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x444>
 8003a16:	e03d      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d107      	bne.n	8003a30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e038      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40007000 	.word	0x40007000
 8003a2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a30:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa0 <HAL_RCC_OscConfig+0x4ec>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d028      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d121      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d11a      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a60:	4013      	ands	r3, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d111      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a76:	085b      	lsrs	r3, r3, #1
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800

08003aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0cc      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b68      	ldr	r3, [pc, #416]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d90c      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b65      	ldr	r3, [pc, #404]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b63      	ldr	r3, [pc, #396]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0b8      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af8:	4b59      	ldr	r3, [pc, #356]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4a58      	ldr	r2, [pc, #352]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b10:	4b53      	ldr	r3, [pc, #332]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a52      	ldr	r2, [pc, #328]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b50      	ldr	r3, [pc, #320]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	494d      	ldr	r1, [pc, #308]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d044      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b47      	ldr	r3, [pc, #284]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d119      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d003      	beq.n	8003b62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d107      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b62:	4b3f      	ldr	r3, [pc, #252]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e06f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b72:	4b3b      	ldr	r3, [pc, #236]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e067      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b82:	4b37      	ldr	r3, [pc, #220]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f023 0203 	bic.w	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	4934      	ldr	r1, [pc, #208]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b94:	f7fe fe82 	bl	800289c <HAL_GetTick>
 8003b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9a:	e00a      	b.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b9c:	f7fe fe7e 	bl	800289c <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e04f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 020c 	and.w	r2, r3, #12
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d1eb      	bne.n	8003b9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc4:	4b25      	ldr	r3, [pc, #148]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d20c      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd2:	4b22      	ldr	r3, [pc, #136]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b20      	ldr	r3, [pc, #128]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e032      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4916      	ldr	r1, [pc, #88]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c16:	4b12      	ldr	r3, [pc, #72]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	490e      	ldr	r1, [pc, #56]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c2a:	f000 f821 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	490a      	ldr	r1, [pc, #40]	@ (8003c64 <HAL_RCC_ClockConfig+0x1c0>)
 8003c3c:	5ccb      	ldrb	r3, [r1, r3]
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a09      	ldr	r2, [pc, #36]	@ (8003c68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c46:	4b09      	ldr	r3, [pc, #36]	@ (8003c6c <HAL_RCC_ClockConfig+0x1c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe fde2 	bl	8002814 <HAL_InitTick>

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40023c00 	.word	0x40023c00
 8003c60:	40023800 	.word	0x40023800
 8003c64:	0800dae0 	.word	0x0800dae0
 8003c68:	20000010 	.word	0x20000010
 8003c6c:	20000014 	.word	0x20000014

08003c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c74:	b090      	sub	sp, #64	@ 0x40
 8003c76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c80:	2300      	movs	r3, #0
 8003c82:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c88:	4b59      	ldr	r3, [pc, #356]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 030c 	and.w	r3, r3, #12
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d00d      	beq.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x40>
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	f200 80a1 	bhi.w	8003ddc <HAL_RCC_GetSysClockFreq+0x16c>
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d002      	beq.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x34>
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d003      	beq.n	8003caa <HAL_RCC_GetSysClockFreq+0x3a>
 8003ca2:	e09b      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ca4:	4b53      	ldr	r3, [pc, #332]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003ca8:	e09b      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003caa:	4b53      	ldr	r3, [pc, #332]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cae:	e098      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cb0:	4b4f      	ldr	r3, [pc, #316]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cb8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cba:	4b4d      	ldr	r3, [pc, #308]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d028      	beq.n	8003d18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	099b      	lsrs	r3, r3, #6
 8003ccc:	2200      	movs	r2, #0
 8003cce:	623b      	str	r3, [r7, #32]
 8003cd0:	627a      	str	r2, [r7, #36]	@ 0x24
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cd8:	2100      	movs	r1, #0
 8003cda:	4b47      	ldr	r3, [pc, #284]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cdc:	fb03 f201 	mul.w	r2, r3, r1
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	fb00 f303 	mul.w	r3, r0, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	4a43      	ldr	r2, [pc, #268]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cea:	fba0 1202 	umull	r1, r2, r0, r2
 8003cee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cf0:	460a      	mov	r2, r1
 8003cf2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003cf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cf6:	4413      	add	r3, r2
 8003cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	61fa      	str	r2, [r7, #28]
 8003d02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d0a:	f7fc ffbd 	bl	8000c88 <__aeabi_uldivmod>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	460b      	mov	r3, r1
 8003d12:	4613      	mov	r3, r2
 8003d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d16:	e053      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d18:	4b35      	ldr	r3, [pc, #212]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	099b      	lsrs	r3, r3, #6
 8003d1e:	2200      	movs	r2, #0
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	617a      	str	r2, [r7, #20]
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d2a:	f04f 0b00 	mov.w	fp, #0
 8003d2e:	4652      	mov	r2, sl
 8003d30:	465b      	mov	r3, fp
 8003d32:	f04f 0000 	mov.w	r0, #0
 8003d36:	f04f 0100 	mov.w	r1, #0
 8003d3a:	0159      	lsls	r1, r3, #5
 8003d3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d40:	0150      	lsls	r0, r2, #5
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	ebb2 080a 	subs.w	r8, r2, sl
 8003d4a:	eb63 090b 	sbc.w	r9, r3, fp
 8003d4e:	f04f 0200 	mov.w	r2, #0
 8003d52:	f04f 0300 	mov.w	r3, #0
 8003d56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d62:	ebb2 0408 	subs.w	r4, r2, r8
 8003d66:	eb63 0509 	sbc.w	r5, r3, r9
 8003d6a:	f04f 0200 	mov.w	r2, #0
 8003d6e:	f04f 0300 	mov.w	r3, #0
 8003d72:	00eb      	lsls	r3, r5, #3
 8003d74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d78:	00e2      	lsls	r2, r4, #3
 8003d7a:	4614      	mov	r4, r2
 8003d7c:	461d      	mov	r5, r3
 8003d7e:	eb14 030a 	adds.w	r3, r4, sl
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	eb45 030b 	adc.w	r3, r5, fp
 8003d88:	607b      	str	r3, [r7, #4]
 8003d8a:	f04f 0200 	mov.w	r2, #0
 8003d8e:	f04f 0300 	mov.w	r3, #0
 8003d92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d96:	4629      	mov	r1, r5
 8003d98:	028b      	lsls	r3, r1, #10
 8003d9a:	4621      	mov	r1, r4
 8003d9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003da0:	4621      	mov	r1, r4
 8003da2:	028a      	lsls	r2, r1, #10
 8003da4:	4610      	mov	r0, r2
 8003da6:	4619      	mov	r1, r3
 8003da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003daa:	2200      	movs	r2, #0
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	60fa      	str	r2, [r7, #12]
 8003db0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003db4:	f7fc ff68 	bl	8000c88 <__aeabi_uldivmod>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	0c1b      	lsrs	r3, r3, #16
 8003dc6:	f003 0303 	and.w	r3, r3, #3
 8003dca:	3301      	adds	r3, #1
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003dd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dda:	e002      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ddc:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003dde:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003de0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3740      	adds	r7, #64	@ 0x40
 8003de8:	46bd      	mov	sp, r7
 8003dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	00f42400 	.word	0x00f42400
 8003df8:	017d7840 	.word	0x017d7840

08003dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e00:	4b03      	ldr	r3, [pc, #12]	@ (8003e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e02:	681b      	ldr	r3, [r3, #0]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	20000010 	.word	0x20000010

08003e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e18:	f7ff fff0 	bl	8003dfc <HAL_RCC_GetHCLKFreq>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	4b05      	ldr	r3, [pc, #20]	@ (8003e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	0a9b      	lsrs	r3, r3, #10
 8003e24:	f003 0307 	and.w	r3, r3, #7
 8003e28:	4903      	ldr	r1, [pc, #12]	@ (8003e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e2a:	5ccb      	ldrb	r3, [r1, r3]
 8003e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40023800 	.word	0x40023800
 8003e38:	0800daf0 	.word	0x0800daf0

08003e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e40:	f7ff ffdc 	bl	8003dfc <HAL_RCC_GetHCLKFreq>
 8003e44:	4602      	mov	r2, r0
 8003e46:	4b05      	ldr	r3, [pc, #20]	@ (8003e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	0b5b      	lsrs	r3, r3, #13
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	4903      	ldr	r1, [pc, #12]	@ (8003e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e52:	5ccb      	ldrb	r3, [r1, r3]
 8003e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	0800daf0 	.word	0x0800daf0

08003e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e07b      	b.n	8003f6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d108      	bne.n	8003e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e86:	d009      	beq.n	8003e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	61da      	str	r2, [r3, #28]
 8003e8e:	e005      	b.n	8003e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d106      	bne.n	8003ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fe f8e8 	bl	800208c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ed2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f20:	ea42 0103 	orr.w	r1, r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	0c1b      	lsrs	r3, r3, #16
 8003f3a:	f003 0104 	and.w	r1, r3, #4
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	f003 0210 	and.w	r2, r3, #16
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b088      	sub	sp, #32
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	603b      	str	r3, [r7, #0]
 8003f82:	4613      	mov	r3, r2
 8003f84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f86:	2300      	movs	r3, #0
 8003f88:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d101      	bne.n	8003f98 <HAL_SPI_Transmit+0x22>
 8003f94:	2302      	movs	r3, #2
 8003f96:	e126      	b.n	80041e6 <HAL_SPI_Transmit+0x270>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fa0:	f7fe fc7c 	bl	800289c <HAL_GetTick>
 8003fa4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003fa6:	88fb      	ldrh	r3, [r7, #6]
 8003fa8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d002      	beq.n	8003fbc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fba:	e10b      	b.n	80041d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d002      	beq.n	8003fc8 <HAL_SPI_Transmit+0x52>
 8003fc2:	88fb      	ldrh	r3, [r7, #6]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d102      	bne.n	8003fce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fcc:	e102      	b.n	80041d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2203      	movs	r2, #3
 8003fd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	88fa      	ldrh	r2, [r7, #6]
 8003fe6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	88fa      	ldrh	r2, [r7, #6]
 8003fec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004014:	d10f      	bne.n	8004036 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004024:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004034:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004040:	2b40      	cmp	r3, #64	@ 0x40
 8004042:	d007      	beq.n	8004054 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004052:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800405c:	d14b      	bne.n	80040f6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <HAL_SPI_Transmit+0xf6>
 8004066:	8afb      	ldrh	r3, [r7, #22]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d13e      	bne.n	80040ea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004070:	881a      	ldrh	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407c:	1c9a      	adds	r2, r3, #2
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004090:	e02b      	b.n	80040ea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b02      	cmp	r3, #2
 800409e:	d112      	bne.n	80040c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a4:	881a      	ldrh	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b0:	1c9a      	adds	r2, r3, #2
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80040c4:	e011      	b.n	80040ea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040c6:	f7fe fbe9 	bl	800289c <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d803      	bhi.n	80040de <HAL_SPI_Transmit+0x168>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040dc:	d102      	bne.n	80040e4 <HAL_SPI_Transmit+0x16e>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d102      	bne.n	80040ea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040e8:	e074      	b.n	80041d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1ce      	bne.n	8004092 <HAL_SPI_Transmit+0x11c>
 80040f4:	e04c      	b.n	8004190 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_SPI_Transmit+0x18e>
 80040fe:	8afb      	ldrh	r3, [r7, #22]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d140      	bne.n	8004186 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	330c      	adds	r3, #12
 800410e:	7812      	ldrb	r2, [r2, #0]
 8004110:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004116:	1c5a      	adds	r2, r3, #1
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004120:	b29b      	uxth	r3, r3
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800412a:	e02c      	b.n	8004186 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b02      	cmp	r3, #2
 8004138:	d113      	bne.n	8004162 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	330c      	adds	r3, #12
 8004144:	7812      	ldrb	r2, [r2, #0]
 8004146:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004160:	e011      	b.n	8004186 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004162:	f7fe fb9b 	bl	800289c <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	429a      	cmp	r2, r3
 8004170:	d803      	bhi.n	800417a <HAL_SPI_Transmit+0x204>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004178:	d102      	bne.n	8004180 <HAL_SPI_Transmit+0x20a>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d102      	bne.n	8004186 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004184:	e026      	b.n	80041d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800418a:	b29b      	uxth	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1cd      	bne.n	800412c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004190:	69ba      	ldr	r2, [r7, #24]
 8004192:	6839      	ldr	r1, [r7, #0]
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 fa55 	bl	8004644 <SPI_EndRxTxTransaction>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d002      	beq.n	80041a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ae:	2300      	movs	r3, #0
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	613b      	str	r3, [r7, #16]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	613b      	str	r3, [r7, #16]
 80041c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	77fb      	strb	r3, [r7, #31]
 80041d0:	e000      	b.n	80041d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80041d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80041e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3720      	adds	r7, #32
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b08c      	sub	sp, #48	@ 0x30
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	60f8      	str	r0, [r7, #12]
 80041f6:	60b9      	str	r1, [r7, #8]
 80041f8:	607a      	str	r2, [r7, #4]
 80041fa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80041fc:	2301      	movs	r3, #1
 80041fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004200:	2300      	movs	r3, #0
 8004202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800420c:	2b01      	cmp	r3, #1
 800420e:	d101      	bne.n	8004214 <HAL_SPI_TransmitReceive+0x26>
 8004210:	2302      	movs	r3, #2
 8004212:	e18a      	b.n	800452a <HAL_SPI_TransmitReceive+0x33c>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800421c:	f7fe fb3e 	bl	800289c <HAL_GetTick>
 8004220:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004228:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004232:	887b      	ldrh	r3, [r7, #2]
 8004234:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004236:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800423a:	2b01      	cmp	r3, #1
 800423c:	d00f      	beq.n	800425e <HAL_SPI_TransmitReceive+0x70>
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004244:	d107      	bne.n	8004256 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d103      	bne.n	8004256 <HAL_SPI_TransmitReceive+0x68>
 800424e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004252:	2b04      	cmp	r3, #4
 8004254:	d003      	beq.n	800425e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004256:	2302      	movs	r3, #2
 8004258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800425c:	e15b      	b.n	8004516 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d005      	beq.n	8004270 <HAL_SPI_TransmitReceive+0x82>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_SPI_TransmitReceive+0x82>
 800426a:	887b      	ldrh	r3, [r7, #2]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d103      	bne.n	8004278 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004276:	e14e      	b.n	8004516 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b04      	cmp	r3, #4
 8004282:	d003      	beq.n	800428c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2205      	movs	r2, #5
 8004288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	887a      	ldrh	r2, [r7, #2]
 800429c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	887a      	ldrh	r2, [r7, #2]
 80042a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	887a      	ldrh	r2, [r7, #2]
 80042ae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	887a      	ldrh	r2, [r7, #2]
 80042b4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042cc:	2b40      	cmp	r3, #64	@ 0x40
 80042ce:	d007      	beq.n	80042e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042e8:	d178      	bne.n	80043dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d002      	beq.n	80042f8 <HAL_SPI_TransmitReceive+0x10a>
 80042f2:	8b7b      	ldrh	r3, [r7, #26]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d166      	bne.n	80043c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fc:	881a      	ldrh	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004308:	1c9a      	adds	r2, r3, #2
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004312:	b29b      	uxth	r3, r3
 8004314:	3b01      	subs	r3, #1
 8004316:	b29a      	uxth	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800431c:	e053      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b02      	cmp	r3, #2
 800432a:	d11b      	bne.n	8004364 <HAL_SPI_TransmitReceive+0x176>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004330:	b29b      	uxth	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d016      	beq.n	8004364 <HAL_SPI_TransmitReceive+0x176>
 8004336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004338:	2b01      	cmp	r3, #1
 800433a:	d113      	bne.n	8004364 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004340:	881a      	ldrh	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434c:	1c9a      	adds	r2, r3, #2
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004356:	b29b      	uxth	r3, r3
 8004358:	3b01      	subs	r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b01      	cmp	r3, #1
 8004370:	d119      	bne.n	80043a6 <HAL_SPI_TransmitReceive+0x1b8>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d014      	beq.n	80043a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68da      	ldr	r2, [r3, #12]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004386:	b292      	uxth	r2, r2
 8004388:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800438e:	1c9a      	adds	r2, r3, #2
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004398:	b29b      	uxth	r3, r3
 800439a:	3b01      	subs	r3, #1
 800439c:	b29a      	uxth	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043a2:	2301      	movs	r3, #1
 80043a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043a6:	f7fe fa79 	bl	800289c <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d807      	bhi.n	80043c6 <HAL_SPI_TransmitReceive+0x1d8>
 80043b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043bc:	d003      	beq.n	80043c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80043c4:	e0a7      	b.n	8004516 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1a6      	bne.n	800431e <HAL_SPI_TransmitReceive+0x130>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1a1      	bne.n	800431e <HAL_SPI_TransmitReceive+0x130>
 80043da:	e07c      	b.n	80044d6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <HAL_SPI_TransmitReceive+0x1fc>
 80043e4:	8b7b      	ldrh	r3, [r7, #26]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d16b      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	330c      	adds	r3, #12
 80043f4:	7812      	ldrb	r2, [r2, #0]
 80043f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fc:	1c5a      	adds	r2, r3, #1
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004410:	e057      	b.n	80044c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b02      	cmp	r3, #2
 800441e:	d11c      	bne.n	800445a <HAL_SPI_TransmitReceive+0x26c>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004424:	b29b      	uxth	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d017      	beq.n	800445a <HAL_SPI_TransmitReceive+0x26c>
 800442a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800442c:	2b01      	cmp	r3, #1
 800442e:	d114      	bne.n	800445a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	330c      	adds	r3, #12
 800443a:	7812      	ldrb	r2, [r2, #0]
 800443c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004442:	1c5a      	adds	r2, r3, #1
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800444c:	b29b      	uxth	r3, r3
 800444e:	3b01      	subs	r3, #1
 8004450:	b29a      	uxth	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004456:	2300      	movs	r3, #0
 8004458:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b01      	cmp	r3, #1
 8004466:	d119      	bne.n	800449c <HAL_SPI_TransmitReceive+0x2ae>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d014      	beq.n	800449c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447c:	b2d2      	uxtb	r2, r2
 800447e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004498:	2301      	movs	r3, #1
 800449a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800449c:	f7fe f9fe 	bl	800289c <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d803      	bhi.n	80044b4 <HAL_SPI_TransmitReceive+0x2c6>
 80044ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b2:	d102      	bne.n	80044ba <HAL_SPI_TransmitReceive+0x2cc>
 80044b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d103      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80044c0:	e029      	b.n	8004516 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1a2      	bne.n	8004412 <HAL_SPI_TransmitReceive+0x224>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d19d      	bne.n	8004412 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 f8b2 	bl	8004644 <SPI_EndRxTxTransaction>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d006      	beq.n	80044f4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2220      	movs	r2, #32
 80044f0:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80044f2:	e010      	b.n	8004516 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10b      	bne.n	8004514 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044fc:	2300      	movs	r3, #0
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	e000      	b.n	8004516 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004514:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004526:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800452a:	4618      	mov	r0, r3
 800452c:	3730      	adds	r7, #48	@ 0x30
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
	...

08004534 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	4613      	mov	r3, r2
 8004542:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004544:	f7fe f9aa 	bl	800289c <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	4413      	add	r3, r2
 8004552:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004554:	f7fe f9a2 	bl	800289c <HAL_GetTick>
 8004558:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800455a:	4b39      	ldr	r3, [pc, #228]	@ (8004640 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	015b      	lsls	r3, r3, #5
 8004560:	0d1b      	lsrs	r3, r3, #20
 8004562:	69fa      	ldr	r2, [r7, #28]
 8004564:	fb02 f303 	mul.w	r3, r2, r3
 8004568:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800456a:	e054      	b.n	8004616 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004572:	d050      	beq.n	8004616 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004574:	f7fe f992 	bl	800289c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	69fa      	ldr	r2, [r7, #28]
 8004580:	429a      	cmp	r2, r3
 8004582:	d902      	bls.n	800458a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d13d      	bne.n	8004606 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004598:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045a2:	d111      	bne.n	80045c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045ac:	d004      	beq.n	80045b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b6:	d107      	bne.n	80045c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045d0:	d10f      	bne.n	80045f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045e0:	601a      	str	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e017      	b.n	8004636 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	3b01      	subs	r3, #1
 8004614:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	429a      	cmp	r2, r3
 8004624:	bf0c      	ite	eq
 8004626:	2301      	moveq	r3, #1
 8004628:	2300      	movne	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	461a      	mov	r2, r3
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	429a      	cmp	r2, r3
 8004632:	d19b      	bne.n	800456c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3720      	adds	r7, #32
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000010 	.word	0x20000010

08004644 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b088      	sub	sp, #32
 8004648:	af02      	add	r7, sp, #8
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004650:	4b1b      	ldr	r3, [pc, #108]	@ (80046c0 <SPI_EndRxTxTransaction+0x7c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a1b      	ldr	r2, [pc, #108]	@ (80046c4 <SPI_EndRxTxTransaction+0x80>)
 8004656:	fba2 2303 	umull	r2, r3, r2, r3
 800465a:	0d5b      	lsrs	r3, r3, #21
 800465c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004660:	fb02 f303 	mul.w	r3, r2, r3
 8004664:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800466e:	d112      	bne.n	8004696 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	2200      	movs	r2, #0
 8004678:	2180      	movs	r1, #128	@ 0x80
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f7ff ff5a 	bl	8004534 <SPI_WaitFlagStateUntilTimeout>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d016      	beq.n	80046b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468a:	f043 0220 	orr.w	r2, r3, #32
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e00f      	b.n	80046b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	3b01      	subs	r3, #1
 80046a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ac:	2b80      	cmp	r3, #128	@ 0x80
 80046ae:	d0f2      	beq.n	8004696 <SPI_EndRxTxTransaction+0x52>
 80046b0:	e000      	b.n	80046b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80046b2:	bf00      	nop
  }

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	20000010 	.word	0x20000010
 80046c4:	165e9f81 	.word	0x165e9f81

080046c8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e038      	b.n	8004750 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f7fc fd52 	bl	800119c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	3308      	adds	r3, #8
 8004700:	4619      	mov	r1, r3
 8004702:	4610      	mov	r0, r2
 8004704:	f001 fb74 	bl	8005df0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	461a      	mov	r2, r3
 8004712:	68b9      	ldr	r1, [r7, #8]
 8004714:	f001 fbd6 	bl	8005ec4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6858      	ldr	r0, [r3, #4]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	f001 fc03 	bl	8005f30 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	6892      	ldr	r2, [r2, #8]
 8004732:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	6892      	ldr	r2, [r2, #8]
 800473e:	f041 0101 	orr.w	r1, r1, #1
 8004742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e041      	b.n	80047ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7fd fe76 	bl	8002470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	3304      	adds	r3, #4
 8004794:	4619      	mov	r1, r3
 8004796:	4610      	mov	r0, r2
 8004798:	f000 f9fe 	bl	8004b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3708      	adds	r7, #8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
	...

080047f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b01      	cmp	r3, #1
 800480a:	d001      	beq.n	8004810 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e04e      	b.n	80048ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2202      	movs	r2, #2
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68da      	ldr	r2, [r3, #12]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0201 	orr.w	r2, r2, #1
 8004826:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a23      	ldr	r2, [pc, #140]	@ (80048bc <HAL_TIM_Base_Start_IT+0xc4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d022      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800483a:	d01d      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a1f      	ldr	r2, [pc, #124]	@ (80048c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d018      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a1e      	ldr	r2, [pc, #120]	@ (80048c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d013      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a1c      	ldr	r2, [pc, #112]	@ (80048c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00e      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a1b      	ldr	r2, [pc, #108]	@ (80048cc <HAL_TIM_Base_Start_IT+0xd4>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d009      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a19      	ldr	r2, [pc, #100]	@ (80048d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d004      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x80>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a18      	ldr	r2, [pc, #96]	@ (80048d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d111      	bne.n	800489c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2b06      	cmp	r3, #6
 8004888:	d010      	beq.n	80048ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 0201 	orr.w	r2, r2, #1
 8004898:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800489a:	e007      	b.n	80048ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f042 0201 	orr.w	r2, r2, #1
 80048aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40010000 	.word	0x40010000
 80048c0:	40000400 	.word	0x40000400
 80048c4:	40000800 	.word	0x40000800
 80048c8:	40000c00 	.word	0x40000c00
 80048cc:	40010400 	.word	0x40010400
 80048d0:	40014000 	.word	0x40014000
 80048d4:	40001800 	.word	0x40001800

080048d8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0201 	bic.w	r2, r2, #1
 80048ee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6a1a      	ldr	r2, [r3, #32]
 80048f6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80048fa:	4013      	ands	r3, r2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10f      	bne.n	8004920 <HAL_TIM_Base_Stop_IT+0x48>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6a1a      	ldr	r2, [r3, #32]
 8004906:	f240 4344 	movw	r3, #1092	@ 0x444
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d107      	bne.n	8004920 <HAL_TIM_Base_Stop_IT+0x48>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0201 	bic.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004936:	b580      	push	{r7, lr}
 8004938:	b082      	sub	sp, #8
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b02      	cmp	r3, #2
 800494a:	d122      	bne.n	8004992 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b02      	cmp	r3, #2
 8004958:	d11b      	bne.n	8004992 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f06f 0202 	mvn.w	r2, #2
 8004962:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	f003 0303 	and.w	r3, r3, #3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f8ee 	bl	8004b5a <HAL_TIM_IC_CaptureCallback>
 800497e:	e005      	b.n	800498c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f8e0 	bl	8004b46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f8f1 	bl	8004b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b04      	cmp	r3, #4
 800499e:	d122      	bne.n	80049e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f003 0304 	and.w	r3, r3, #4
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	d11b      	bne.n	80049e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f06f 0204 	mvn.w	r2, #4
 80049b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f8c4 	bl	8004b5a <HAL_TIM_IC_CaptureCallback>
 80049d2:	e005      	b.n	80049e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f8b6 	bl	8004b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f8c7 	bl	8004b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	f003 0308 	and.w	r3, r3, #8
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	d122      	bne.n	8004a3a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d11b      	bne.n	8004a3a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f06f 0208 	mvn.w	r2, #8
 8004a0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2204      	movs	r2, #4
 8004a10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	f003 0303 	and.w	r3, r3, #3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f89a 	bl	8004b5a <HAL_TIM_IC_CaptureCallback>
 8004a26:	e005      	b.n	8004a34 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f88c 	bl	8004b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f89d 	bl	8004b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	f003 0310 	and.w	r3, r3, #16
 8004a44:	2b10      	cmp	r3, #16
 8004a46:	d122      	bne.n	8004a8e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	f003 0310 	and.w	r3, r3, #16
 8004a52:	2b10      	cmp	r3, #16
 8004a54:	d11b      	bne.n	8004a8e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f06f 0210 	mvn.w	r2, #16
 8004a5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2208      	movs	r2, #8
 8004a64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f870 	bl	8004b5a <HAL_TIM_IC_CaptureCallback>
 8004a7a:	e005      	b.n	8004a88 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f862 	bl	8004b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 f873 	bl	8004b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d10e      	bne.n	8004aba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d107      	bne.n	8004aba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f06f 0201 	mvn.w	r2, #1
 8004ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7fd fa83 	bl	8001fc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac4:	2b80      	cmp	r3, #128	@ 0x80
 8004ac6:	d10e      	bne.n	8004ae6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad2:	2b80      	cmp	r3, #128	@ 0x80
 8004ad4:	d107      	bne.n	8004ae6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f903 	bl	8004cec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af0:	2b40      	cmp	r3, #64	@ 0x40
 8004af2:	d10e      	bne.n	8004b12 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004afe:	2b40      	cmp	r3, #64	@ 0x40
 8004b00:	d107      	bne.n	8004b12 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 f838 	bl	8004b82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d10e      	bne.n	8004b3e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	f003 0320 	and.w	r3, r3, #32
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	d107      	bne.n	8004b3e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f06f 0220 	mvn.w	r2, #32
 8004b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f8cd 	bl	8004cd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b3e:	bf00      	nop
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}

08004b46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b083      	sub	sp, #12
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b083      	sub	sp, #12
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b62:	bf00      	nop
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b083      	sub	sp, #12
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b76:	bf00      	nop
 8004b78:	370c      	adds	r7, #12
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b083      	sub	sp, #12
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b8a:	bf00      	nop
 8004b8c:	370c      	adds	r7, #12
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
	...

08004b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a40      	ldr	r2, [pc, #256]	@ (8004cac <TIM_Base_SetConfig+0x114>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d013      	beq.n	8004bd8 <TIM_Base_SetConfig+0x40>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb6:	d00f      	beq.n	8004bd8 <TIM_Base_SetConfig+0x40>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a3d      	ldr	r2, [pc, #244]	@ (8004cb0 <TIM_Base_SetConfig+0x118>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00b      	beq.n	8004bd8 <TIM_Base_SetConfig+0x40>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a3c      	ldr	r2, [pc, #240]	@ (8004cb4 <TIM_Base_SetConfig+0x11c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d007      	beq.n	8004bd8 <TIM_Base_SetConfig+0x40>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a3b      	ldr	r2, [pc, #236]	@ (8004cb8 <TIM_Base_SetConfig+0x120>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d003      	beq.n	8004bd8 <TIM_Base_SetConfig+0x40>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a3a      	ldr	r2, [pc, #232]	@ (8004cbc <TIM_Base_SetConfig+0x124>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d108      	bne.n	8004bea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a2f      	ldr	r2, [pc, #188]	@ (8004cac <TIM_Base_SetConfig+0x114>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d02b      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf8:	d027      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a2c      	ldr	r2, [pc, #176]	@ (8004cb0 <TIM_Base_SetConfig+0x118>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d023      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a2b      	ldr	r2, [pc, #172]	@ (8004cb4 <TIM_Base_SetConfig+0x11c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d01f      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a2a      	ldr	r2, [pc, #168]	@ (8004cb8 <TIM_Base_SetConfig+0x120>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d01b      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a29      	ldr	r2, [pc, #164]	@ (8004cbc <TIM_Base_SetConfig+0x124>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d017      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a28      	ldr	r2, [pc, #160]	@ (8004cc0 <TIM_Base_SetConfig+0x128>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d013      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a27      	ldr	r2, [pc, #156]	@ (8004cc4 <TIM_Base_SetConfig+0x12c>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d00f      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a26      	ldr	r2, [pc, #152]	@ (8004cc8 <TIM_Base_SetConfig+0x130>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d00b      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a25      	ldr	r2, [pc, #148]	@ (8004ccc <TIM_Base_SetConfig+0x134>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d007      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a24      	ldr	r2, [pc, #144]	@ (8004cd0 <TIM_Base_SetConfig+0x138>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d003      	beq.n	8004c4a <TIM_Base_SetConfig+0xb2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a23      	ldr	r2, [pc, #140]	@ (8004cd4 <TIM_Base_SetConfig+0x13c>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d108      	bne.n	8004c5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a0a      	ldr	r2, [pc, #40]	@ (8004cac <TIM_Base_SetConfig+0x114>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d003      	beq.n	8004c90 <TIM_Base_SetConfig+0xf8>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004cbc <TIM_Base_SetConfig+0x124>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d103      	bne.n	8004c98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	615a      	str	r2, [r3, #20]
}
 8004c9e:	bf00      	nop
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	40010000 	.word	0x40010000
 8004cb0:	40000400 	.word	0x40000400
 8004cb4:	40000800 	.word	0x40000800
 8004cb8:	40000c00 	.word	0x40000c00
 8004cbc:	40010400 	.word	0x40010400
 8004cc0:	40014000 	.word	0x40014000
 8004cc4:	40014400 	.word	0x40014400
 8004cc8:	40014800 	.word	0x40014800
 8004ccc:	40001800 	.word	0x40001800
 8004cd0:	40001c00 	.word	0x40001c00
 8004cd4:	40002000 	.word	0x40002000

08004cd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cf4:	bf00      	nop
 8004cf6:	370c      	adds	r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e03f      	b.n	8004d92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7fd fc34 	bl	8002594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2224      	movs	r2, #36	@ 0x24
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68da      	ldr	r2, [r3, #12]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fddf 	bl	8005908 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b08a      	sub	sp, #40	@ 0x28
 8004d9e:	af02      	add	r7, sp, #8
 8004da0:	60f8      	str	r0, [r7, #12]
 8004da2:	60b9      	str	r1, [r7, #8]
 8004da4:	603b      	str	r3, [r7, #0]
 8004da6:	4613      	mov	r3, r2
 8004da8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d17c      	bne.n	8004eb4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <HAL_UART_Transmit+0x2c>
 8004dc0:	88fb      	ldrh	r3, [r7, #6]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e075      	b.n	8004eb6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d101      	bne.n	8004dd8 <HAL_UART_Transmit+0x3e>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	e06e      	b.n	8004eb6 <HAL_UART_Transmit+0x11c>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2221      	movs	r2, #33	@ 0x21
 8004dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dee:	f7fd fd55 	bl	800289c <HAL_GetTick>
 8004df2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	88fa      	ldrh	r2, [r7, #6]
 8004df8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	88fa      	ldrh	r2, [r7, #6]
 8004dfe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e08:	d108      	bne.n	8004e1c <HAL_UART_Transmit+0x82>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d104      	bne.n	8004e1c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e12:	2300      	movs	r3, #0
 8004e14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	61bb      	str	r3, [r7, #24]
 8004e1a:	e003      	b.n	8004e24 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8004e2c:	e02a      	b.n	8004e84 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	2200      	movs	r2, #0
 8004e36:	2180      	movs	r1, #128	@ 0x80
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fb1f 	bl	800547c <UART_WaitOnFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e036      	b.n	8004eb6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10b      	bne.n	8004e66 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	461a      	mov	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	3302      	adds	r3, #2
 8004e62:	61bb      	str	r3, [r7, #24]
 8004e64:	e007      	b.n	8004e76 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	781a      	ldrb	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	3301      	adds	r3, #1
 8004e74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1cf      	bne.n	8004e2e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2200      	movs	r2, #0
 8004e96:	2140      	movs	r1, #64	@ 0x40
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 faef 	bl	800547c <UART_WaitOnFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e006      	b.n	8004eb6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	e000      	b.n	8004eb6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004eb4:	2302      	movs	r3, #2
  }
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3720      	adds	r7, #32
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	60f8      	str	r0, [r7, #12]
 8004ec6:	60b9      	str	r1, [r7, #8]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b20      	cmp	r3, #32
 8004ed6:	d11d      	bne.n	8004f14 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <HAL_UART_Receive_IT+0x26>
 8004ede:	88fb      	ldrh	r3, [r7, #6]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e016      	b.n	8004f16 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <HAL_UART_Receive_IT+0x38>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e00f      	b.n	8004f16 <HAL_UART_Receive_IT+0x58>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	461a      	mov	r2, r3
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f000 fb24 	bl	8005558 <UART_Start_Receive_IT>
 8004f10:	4603      	mov	r3, r0
 8004f12:	e000      	b.n	8004f16 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f14:	2302      	movs	r3, #2
  }
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
	...

08004f20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b0ba      	sub	sp, #232	@ 0xe8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f46:	2300      	movs	r3, #0
 8004f48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10f      	bne.n	8004f86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d009      	beq.n	8004f86 <HAL_UART_IRQHandler+0x66>
 8004f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f76:	f003 0320 	and.w	r3, r3, #32
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fc07 	bl	8005792 <UART_Receive_IT>
      return;
 8004f84:	e256      	b.n	8005434 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 80de 	beq.w	800514c <HAL_UART_IRQHandler+0x22c>
 8004f90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d106      	bne.n	8004faa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fa0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 80d1 	beq.w	800514c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fae:	f003 0301 	and.w	r3, r3, #1
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00b      	beq.n	8004fce <HAL_UART_IRQHandler+0xae>
 8004fb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d005      	beq.n	8004fce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	f043 0201 	orr.w	r2, r3, #1
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00b      	beq.n	8004ff2 <HAL_UART_IRQHandler+0xd2>
 8004fda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fea:	f043 0202 	orr.w	r2, r3, #2
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <HAL_UART_IRQHandler+0xf6>
 8004ffe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d005      	beq.n	8005016 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500e:	f043 0204 	orr.w	r2, r3, #4
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800501a:	f003 0308 	and.w	r3, r3, #8
 800501e:	2b00      	cmp	r3, #0
 8005020:	d011      	beq.n	8005046 <HAL_UART_IRQHandler+0x126>
 8005022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005026:	f003 0320 	and.w	r3, r3, #32
 800502a:	2b00      	cmp	r3, #0
 800502c:	d105      	bne.n	800503a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800502e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f043 0208 	orr.w	r2, r3, #8
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	2b00      	cmp	r3, #0
 800504c:	f000 81ed 	beq.w	800542a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005054:	f003 0320 	and.w	r3, r3, #32
 8005058:	2b00      	cmp	r3, #0
 800505a:	d008      	beq.n	800506e <HAL_UART_IRQHandler+0x14e>
 800505c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005060:	f003 0320 	and.w	r3, r3, #32
 8005064:	2b00      	cmp	r3, #0
 8005066:	d002      	beq.n	800506e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fb92 	bl	8005792 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005078:	2b40      	cmp	r3, #64	@ 0x40
 800507a:	bf0c      	ite	eq
 800507c:	2301      	moveq	r3, #1
 800507e:	2300      	movne	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d103      	bne.n	800509a <HAL_UART_IRQHandler+0x17a>
 8005092:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005096:	2b00      	cmp	r3, #0
 8005098:	d04f      	beq.n	800513a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 fa9a 	bl	80055d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050aa:	2b40      	cmp	r3, #64	@ 0x40
 80050ac:	d141      	bne.n	8005132 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	3314      	adds	r3, #20
 80050b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050bc:	e853 3f00 	ldrex	r3, [r3]
 80050c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	3314      	adds	r3, #20
 80050d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80050ea:	e841 2300 	strex	r3, r2, [r1]
 80050ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80050f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1d9      	bne.n	80050ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d013      	beq.n	800512a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005106:	4a7d      	ldr	r2, [pc, #500]	@ (80052fc <HAL_UART_IRQHandler+0x3dc>)
 8005108:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510e:	4618      	mov	r0, r3
 8005110:	f7fd fe24 	bl	8002d5c <HAL_DMA_Abort_IT>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005124:	4610      	mov	r0, r2
 8005126:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005128:	e00e      	b.n	8005148 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f990 	bl	8005450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005130:	e00a      	b.n	8005148 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f98c 	bl	8005450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005138:	e006      	b.n	8005148 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f988 	bl	8005450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005146:	e170      	b.n	800542a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005148:	bf00      	nop
    return;
 800514a:	e16e      	b.n	800542a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005150:	2b01      	cmp	r3, #1
 8005152:	f040 814a 	bne.w	80053ea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800515a:	f003 0310 	and.w	r3, r3, #16
 800515e:	2b00      	cmp	r3, #0
 8005160:	f000 8143 	beq.w	80053ea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005168:	f003 0310 	and.w	r3, r3, #16
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 813c 	beq.w	80053ea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005172:	2300      	movs	r3, #0
 8005174:	60bb      	str	r3, [r7, #8]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	60bb      	str	r3, [r7, #8]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	60bb      	str	r3, [r7, #8]
 8005186:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005192:	2b40      	cmp	r3, #64	@ 0x40
 8005194:	f040 80b4 	bne.w	8005300 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 8140 	beq.w	800542e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051b6:	429a      	cmp	r2, r3
 80051b8:	f080 8139 	bcs.w	800542e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051ce:	f000 8088 	beq.w	80052e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	330c      	adds	r3, #12
 80051d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051e0:	e853 3f00 	ldrex	r3, [r3]
 80051e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80051e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	330c      	adds	r3, #12
 80051fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80051fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005202:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005206:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800520a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800520e:	e841 2300 	strex	r3, r2, [r1]
 8005212:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005216:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1d9      	bne.n	80051d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	3314      	adds	r3, #20
 8005224:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005226:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005228:	e853 3f00 	ldrex	r3, [r3]
 800522c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800522e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005230:	f023 0301 	bic.w	r3, r3, #1
 8005234:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3314      	adds	r3, #20
 800523e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005242:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005246:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005248:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800524a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800524e:	e841 2300 	strex	r3, r2, [r1]
 8005252:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005254:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1e1      	bne.n	800521e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3314      	adds	r3, #20
 8005260:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005264:	e853 3f00 	ldrex	r3, [r3]
 8005268:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800526a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800526c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005270:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3314      	adds	r3, #20
 800527a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800527e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005280:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005282:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005284:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005286:	e841 2300 	strex	r3, r2, [r1]
 800528a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800528c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e3      	bne.n	800525a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	330c      	adds	r3, #12
 80052a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052aa:	e853 3f00 	ldrex	r3, [r3]
 80052ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052b2:	f023 0310 	bic.w	r3, r3, #16
 80052b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	330c      	adds	r3, #12
 80052c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052c6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052cc:	e841 2300 	strex	r3, r2, [r1]
 80052d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1e3      	bne.n	80052a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052dc:	4618      	mov	r0, r3
 80052de:	f7fd fccd 	bl	8002c7c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	4619      	mov	r1, r3
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f8b6 	bl	8005464 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052f8:	e099      	b.n	800542e <HAL_UART_IRQHandler+0x50e>
 80052fa:	bf00      	nop
 80052fc:	0800569b 	.word	0x0800569b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005308:	b29b      	uxth	r3, r3
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005314:	b29b      	uxth	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 808b 	beq.w	8005432 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800531c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 8086 	beq.w	8005432 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	330c      	adds	r3, #12
 800532c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005330:	e853 3f00 	ldrex	r3, [r3]
 8005334:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005338:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800533c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	330c      	adds	r3, #12
 8005346:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800534a:	647a      	str	r2, [r7, #68]	@ 0x44
 800534c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005350:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005352:	e841 2300 	strex	r3, r2, [r1]
 8005356:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1e3      	bne.n	8005326 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3314      	adds	r3, #20
 8005364:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	623b      	str	r3, [r7, #32]
   return(result);
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	f023 0301 	bic.w	r3, r3, #1
 8005374:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3314      	adds	r3, #20
 800537e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005382:	633a      	str	r2, [r7, #48]	@ 0x30
 8005384:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005386:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800538a:	e841 2300 	strex	r3, r2, [r1]
 800538e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1e3      	bne.n	800535e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2220      	movs	r2, #32
 800539a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	330c      	adds	r3, #12
 80053aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	e853 3f00 	ldrex	r3, [r3]
 80053b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0310 	bic.w	r3, r3, #16
 80053ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	330c      	adds	r3, #12
 80053c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053c8:	61fa      	str	r2, [r7, #28]
 80053ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053cc:	69b9      	ldr	r1, [r7, #24]
 80053ce:	69fa      	ldr	r2, [r7, #28]
 80053d0:	e841 2300 	strex	r3, r2, [r1]
 80053d4:	617b      	str	r3, [r7, #20]
   return(result);
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1e3      	bne.n	80053a4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053e0:	4619      	mov	r1, r3
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f83e 	bl	8005464 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053e8:	e023      	b.n	8005432 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d009      	beq.n	800540a <HAL_UART_IRQHandler+0x4ea>
 80053f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 f95d 	bl	80056c2 <UART_Transmit_IT>
    return;
 8005408:	e014      	b.n	8005434 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800540a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800540e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00e      	beq.n	8005434 <HAL_UART_IRQHandler+0x514>
 8005416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800541a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d008      	beq.n	8005434 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f99d 	bl	8005762 <UART_EndTransmit_IT>
    return;
 8005428:	e004      	b.n	8005434 <HAL_UART_IRQHandler+0x514>
    return;
 800542a:	bf00      	nop
 800542c:	e002      	b.n	8005434 <HAL_UART_IRQHandler+0x514>
      return;
 800542e:	bf00      	nop
 8005430:	e000      	b.n	8005434 <HAL_UART_IRQHandler+0x514>
      return;
 8005432:	bf00      	nop
  }
}
 8005434:	37e8      	adds	r7, #232	@ 0xe8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop

0800543c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	460b      	mov	r3, r1
 800546e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b090      	sub	sp, #64	@ 0x40
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	603b      	str	r3, [r7, #0]
 8005488:	4613      	mov	r3, r2
 800548a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800548c:	e050      	b.n	8005530 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800548e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005494:	d04c      	beq.n	8005530 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005496:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005498:	2b00      	cmp	r3, #0
 800549a:	d007      	beq.n	80054ac <UART_WaitOnFlagUntilTimeout+0x30>
 800549c:	f7fd f9fe 	bl	800289c <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d241      	bcs.n	8005530 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	330c      	adds	r3, #12
 80054b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	e853 3f00 	ldrex	r3, [r3]
 80054ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80054c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	330c      	adds	r3, #12
 80054ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054cc:	637a      	str	r2, [r7, #52]	@ 0x34
 80054ce:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054d4:	e841 2300 	strex	r3, r2, [r1]
 80054d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80054da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1e5      	bne.n	80054ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	3314      	adds	r3, #20
 80054e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	e853 3f00 	ldrex	r3, [r3]
 80054ee:	613b      	str	r3, [r7, #16]
   return(result);
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f023 0301 	bic.w	r3, r3, #1
 80054f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3314      	adds	r3, #20
 80054fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005500:	623a      	str	r2, [r7, #32]
 8005502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005504:	69f9      	ldr	r1, [r7, #28]
 8005506:	6a3a      	ldr	r2, [r7, #32]
 8005508:	e841 2300 	strex	r3, r2, [r1]
 800550c:	61bb      	str	r3, [r7, #24]
   return(result);
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1e5      	bne.n	80054e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2220      	movs	r2, #32
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e00f      	b.n	8005550 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	4013      	ands	r3, r2
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	429a      	cmp	r2, r3
 800553e:	bf0c      	ite	eq
 8005540:	2301      	moveq	r3, #1
 8005542:	2300      	movne	r3, #0
 8005544:	b2db      	uxtb	r3, r3
 8005546:	461a      	mov	r2, r3
 8005548:	79fb      	ldrb	r3, [r7, #7]
 800554a:	429a      	cmp	r2, r3
 800554c:	d09f      	beq.n	800548e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3740      	adds	r7, #64	@ 0x40
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	88fa      	ldrh	r2, [r7, #6]
 8005570:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	88fa      	ldrh	r2, [r7, #6]
 8005576:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2222      	movs	r2, #34	@ 0x22
 8005582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d007      	beq.n	80055a6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055a4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695a      	ldr	r2, [r3, #20]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0201 	orr.w	r2, r2, #1
 80055b4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68da      	ldr	r2, [r3, #12]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f042 0220 	orr.w	r2, r2, #32
 80055c4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b095      	sub	sp, #84	@ 0x54
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	330c      	adds	r3, #12
 80055e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e6:	e853 3f00 	ldrex	r3, [r3]
 80055ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80055fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005600:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005602:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005604:	e841 2300 	strex	r3, r2, [r1]
 8005608:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800560a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1e5      	bne.n	80055dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	3314      	adds	r3, #20
 8005616:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	e853 3f00 	ldrex	r3, [r3]
 800561e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f023 0301 	bic.w	r3, r3, #1
 8005626:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3314      	adds	r3, #20
 800562e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005630:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005632:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005638:	e841 2300 	strex	r3, r2, [r1]
 800563c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1e5      	bne.n	8005610 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005648:	2b01      	cmp	r3, #1
 800564a:	d119      	bne.n	8005680 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	330c      	adds	r3, #12
 8005652:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	60bb      	str	r3, [r7, #8]
   return(result);
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	f023 0310 	bic.w	r3, r3, #16
 8005662:	647b      	str	r3, [r7, #68]	@ 0x44
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	330c      	adds	r3, #12
 800566a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800566c:	61ba      	str	r2, [r7, #24]
 800566e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	6979      	ldr	r1, [r7, #20]
 8005672:	69ba      	ldr	r2, [r7, #24]
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	613b      	str	r3, [r7, #16]
   return(result);
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e5      	bne.n	800564c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2220      	movs	r2, #32
 8005684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800568e:	bf00      	nop
 8005690:	3754      	adds	r7, #84	@ 0x54
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr

0800569a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	b084      	sub	sp, #16
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f7ff fecb 	bl	8005450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056ba:	bf00      	nop
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b085      	sub	sp, #20
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b21      	cmp	r3, #33	@ 0x21
 80056d4:	d13e      	bne.n	8005754 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056de:	d114      	bne.n	800570a <UART_Transmit_IT+0x48>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d110      	bne.n	800570a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	881b      	ldrh	r3, [r3, #0]
 80056f2:	461a      	mov	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	1c9a      	adds	r2, r3, #2
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	621a      	str	r2, [r3, #32]
 8005708:	e008      	b.n	800571c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	1c59      	adds	r1, r3, #1
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6211      	str	r1, [r2, #32]
 8005714:	781a      	ldrb	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005720:	b29b      	uxth	r3, r3
 8005722:	3b01      	subs	r3, #1
 8005724:	b29b      	uxth	r3, r3
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	4619      	mov	r1, r3
 800572a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10f      	bne.n	8005750 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68da      	ldr	r2, [r3, #12]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800573e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68da      	ldr	r2, [r3, #12]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800574e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005750:	2300      	movs	r3, #0
 8005752:	e000      	b.n	8005756 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005754:	2302      	movs	r3, #2
  }
}
 8005756:	4618      	mov	r0, r3
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr

08005762 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b082      	sub	sp, #8
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68da      	ldr	r2, [r3, #12]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005778:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7ff fe5a 	bl	800543c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3708      	adds	r7, #8
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}

08005792 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b08c      	sub	sp, #48	@ 0x30
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b22      	cmp	r3, #34	@ 0x22
 80057a4:	f040 80ab 	bne.w	80058fe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057b0:	d117      	bne.n	80057e2 <UART_Receive_IT+0x50>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d113      	bne.n	80057e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80057ba:	2300      	movs	r3, #0
 80057bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057da:	1c9a      	adds	r2, r3, #2
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	629a      	str	r2, [r3, #40]	@ 0x28
 80057e0:	e026      	b.n	8005830 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80057e8:	2300      	movs	r3, #0
 80057ea:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f4:	d007      	beq.n	8005806 <UART_Receive_IT+0x74>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10a      	bne.n	8005814 <UART_Receive_IT+0x82>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d106      	bne.n	8005814 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	b2da      	uxtb	r2, r3
 800580e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005810:	701a      	strb	r2, [r3, #0]
 8005812:	e008      	b.n	8005826 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	b2db      	uxtb	r3, r3
 800581c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005820:	b2da      	uxtb	r2, r3
 8005822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005824:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005834:	b29b      	uxth	r3, r3
 8005836:	3b01      	subs	r3, #1
 8005838:	b29b      	uxth	r3, r3
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	4619      	mov	r1, r3
 800583e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005840:	2b00      	cmp	r3, #0
 8005842:	d15a      	bne.n	80058fa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68da      	ldr	r2, [r3, #12]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0220 	bic.w	r2, r2, #32
 8005852:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005862:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695a      	ldr	r2, [r3, #20]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0201 	bic.w	r2, r2, #1
 8005872:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2220      	movs	r2, #32
 8005878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005880:	2b01      	cmp	r3, #1
 8005882:	d135      	bne.n	80058f0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	330c      	adds	r3, #12
 8005890:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	613b      	str	r3, [r7, #16]
   return(result);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f023 0310 	bic.w	r3, r3, #16
 80058a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	330c      	adds	r3, #12
 80058a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058aa:	623a      	str	r2, [r7, #32]
 80058ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	69f9      	ldr	r1, [r7, #28]
 80058b0:	6a3a      	ldr	r2, [r7, #32]
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e5      	bne.n	800588a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0310 	and.w	r3, r3, #16
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	d10a      	bne.n	80058e2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058cc:	2300      	movs	r3, #0
 80058ce:	60fb      	str	r3, [r7, #12]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	60fb      	str	r3, [r7, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058e6:	4619      	mov	r1, r3
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f7ff fdbb 	bl	8005464 <HAL_UARTEx_RxEventCallback>
 80058ee:	e002      	b.n	80058f6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f7fc f8df 	bl	8001ab4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	e002      	b.n	8005900 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	e000      	b.n	8005900 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80058fe:	2302      	movs	r3, #2
  }
}
 8005900:	4618      	mov	r0, r3
 8005902:	3730      	adds	r7, #48	@ 0x30
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800590c:	b0c0      	sub	sp, #256	@ 0x100
 800590e:	af00      	add	r7, sp, #0
 8005910:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005924:	68d9      	ldr	r1, [r3, #12]
 8005926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	ea40 0301 	orr.w	r3, r0, r1
 8005930:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	431a      	orrs	r2, r3
 8005940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	431a      	orrs	r2, r3
 8005948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800594c:	69db      	ldr	r3, [r3, #28]
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005960:	f021 010c 	bic.w	r1, r1, #12
 8005964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800596e:	430b      	orrs	r3, r1
 8005970:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800597e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005982:	6999      	ldr	r1, [r3, #24]
 8005984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	ea40 0301 	orr.w	r3, r0, r1
 800598e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	4b8f      	ldr	r3, [pc, #572]	@ (8005bd4 <UART_SetConfig+0x2cc>)
 8005998:	429a      	cmp	r2, r3
 800599a:	d005      	beq.n	80059a8 <UART_SetConfig+0xa0>
 800599c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	4b8d      	ldr	r3, [pc, #564]	@ (8005bd8 <UART_SetConfig+0x2d0>)
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d104      	bne.n	80059b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059a8:	f7fe fa48 	bl	8003e3c <HAL_RCC_GetPCLK2Freq>
 80059ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80059b0:	e003      	b.n	80059ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059b2:	f7fe fa2f 	bl	8003e14 <HAL_RCC_GetPCLK1Freq>
 80059b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059be:	69db      	ldr	r3, [r3, #28]
 80059c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059c4:	f040 810c 	bne.w	8005be0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059cc:	2200      	movs	r2, #0
 80059ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80059d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80059d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80059da:	4622      	mov	r2, r4
 80059dc:	462b      	mov	r3, r5
 80059de:	1891      	adds	r1, r2, r2
 80059e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80059e2:	415b      	adcs	r3, r3
 80059e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80059ea:	4621      	mov	r1, r4
 80059ec:	eb12 0801 	adds.w	r8, r2, r1
 80059f0:	4629      	mov	r1, r5
 80059f2:	eb43 0901 	adc.w	r9, r3, r1
 80059f6:	f04f 0200 	mov.w	r2, #0
 80059fa:	f04f 0300 	mov.w	r3, #0
 80059fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a0a:	4690      	mov	r8, r2
 8005a0c:	4699      	mov	r9, r3
 8005a0e:	4623      	mov	r3, r4
 8005a10:	eb18 0303 	adds.w	r3, r8, r3
 8005a14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005a18:	462b      	mov	r3, r5
 8005a1a:	eb49 0303 	adc.w	r3, r9, r3
 8005a1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005a2e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005a32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005a36:	460b      	mov	r3, r1
 8005a38:	18db      	adds	r3, r3, r3
 8005a3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	eb42 0303 	adc.w	r3, r2, r3
 8005a42:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005a48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005a4c:	f7fb f91c 	bl	8000c88 <__aeabi_uldivmod>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4b61      	ldr	r3, [pc, #388]	@ (8005bdc <UART_SetConfig+0x2d4>)
 8005a56:	fba3 2302 	umull	r2, r3, r3, r2
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	011c      	lsls	r4, r3, #4
 8005a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a62:	2200      	movs	r2, #0
 8005a64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a68:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005a6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005a70:	4642      	mov	r2, r8
 8005a72:	464b      	mov	r3, r9
 8005a74:	1891      	adds	r1, r2, r2
 8005a76:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005a78:	415b      	adcs	r3, r3
 8005a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005a80:	4641      	mov	r1, r8
 8005a82:	eb12 0a01 	adds.w	sl, r2, r1
 8005a86:	4649      	mov	r1, r9
 8005a88:	eb43 0b01 	adc.w	fp, r3, r1
 8005a8c:	f04f 0200 	mov.w	r2, #0
 8005a90:	f04f 0300 	mov.w	r3, #0
 8005a94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005aa0:	4692      	mov	sl, r2
 8005aa2:	469b      	mov	fp, r3
 8005aa4:	4643      	mov	r3, r8
 8005aa6:	eb1a 0303 	adds.w	r3, sl, r3
 8005aaa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005aae:	464b      	mov	r3, r9
 8005ab0:	eb4b 0303 	adc.w	r3, fp, r3
 8005ab4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ac4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ac8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005acc:	460b      	mov	r3, r1
 8005ace:	18db      	adds	r3, r3, r3
 8005ad0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	eb42 0303 	adc.w	r3, r2, r3
 8005ad8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ada:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ade:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005ae2:	f7fb f8d1 	bl	8000c88 <__aeabi_uldivmod>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4611      	mov	r1, r2
 8005aec:	4b3b      	ldr	r3, [pc, #236]	@ (8005bdc <UART_SetConfig+0x2d4>)
 8005aee:	fba3 2301 	umull	r2, r3, r3, r1
 8005af2:	095b      	lsrs	r3, r3, #5
 8005af4:	2264      	movs	r2, #100	@ 0x64
 8005af6:	fb02 f303 	mul.w	r3, r2, r3
 8005afa:	1acb      	subs	r3, r1, r3
 8005afc:	00db      	lsls	r3, r3, #3
 8005afe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005b02:	4b36      	ldr	r3, [pc, #216]	@ (8005bdc <UART_SetConfig+0x2d4>)
 8005b04:	fba3 2302 	umull	r2, r3, r3, r2
 8005b08:	095b      	lsrs	r3, r3, #5
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b10:	441c      	add	r4, r3
 8005b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005b20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005b24:	4642      	mov	r2, r8
 8005b26:	464b      	mov	r3, r9
 8005b28:	1891      	adds	r1, r2, r2
 8005b2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005b2c:	415b      	adcs	r3, r3
 8005b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005b34:	4641      	mov	r1, r8
 8005b36:	1851      	adds	r1, r2, r1
 8005b38:	6339      	str	r1, [r7, #48]	@ 0x30
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	414b      	adcs	r3, r1
 8005b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b40:	f04f 0200 	mov.w	r2, #0
 8005b44:	f04f 0300 	mov.w	r3, #0
 8005b48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005b4c:	4659      	mov	r1, fp
 8005b4e:	00cb      	lsls	r3, r1, #3
 8005b50:	4651      	mov	r1, sl
 8005b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b56:	4651      	mov	r1, sl
 8005b58:	00ca      	lsls	r2, r1, #3
 8005b5a:	4610      	mov	r0, r2
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	4603      	mov	r3, r0
 8005b60:	4642      	mov	r2, r8
 8005b62:	189b      	adds	r3, r3, r2
 8005b64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b68:	464b      	mov	r3, r9
 8005b6a:	460a      	mov	r2, r1
 8005b6c:	eb42 0303 	adc.w	r3, r2, r3
 8005b70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005b84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b88:	460b      	mov	r3, r1
 8005b8a:	18db      	adds	r3, r3, r3
 8005b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b8e:	4613      	mov	r3, r2
 8005b90:	eb42 0303 	adc.w	r3, r2, r3
 8005b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005b9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005b9e:	f7fb f873 	bl	8000c88 <__aeabi_uldivmod>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bdc <UART_SetConfig+0x2d4>)
 8005ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8005bac:	095b      	lsrs	r3, r3, #5
 8005bae:	2164      	movs	r1, #100	@ 0x64
 8005bb0:	fb01 f303 	mul.w	r3, r1, r3
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	3332      	adds	r3, #50	@ 0x32
 8005bba:	4a08      	ldr	r2, [pc, #32]	@ (8005bdc <UART_SetConfig+0x2d4>)
 8005bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc0:	095b      	lsrs	r3, r3, #5
 8005bc2:	f003 0207 	and.w	r2, r3, #7
 8005bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4422      	add	r2, r4
 8005bce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005bd0:	e106      	b.n	8005de0 <UART_SetConfig+0x4d8>
 8005bd2:	bf00      	nop
 8005bd4:	40011000 	.word	0x40011000
 8005bd8:	40011400 	.word	0x40011400
 8005bdc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005be0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005be4:	2200      	movs	r2, #0
 8005be6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005bea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005bee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005bf2:	4642      	mov	r2, r8
 8005bf4:	464b      	mov	r3, r9
 8005bf6:	1891      	adds	r1, r2, r2
 8005bf8:	6239      	str	r1, [r7, #32]
 8005bfa:	415b      	adcs	r3, r3
 8005bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c02:	4641      	mov	r1, r8
 8005c04:	1854      	adds	r4, r2, r1
 8005c06:	4649      	mov	r1, r9
 8005c08:	eb43 0501 	adc.w	r5, r3, r1
 8005c0c:	f04f 0200 	mov.w	r2, #0
 8005c10:	f04f 0300 	mov.w	r3, #0
 8005c14:	00eb      	lsls	r3, r5, #3
 8005c16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c1a:	00e2      	lsls	r2, r4, #3
 8005c1c:	4614      	mov	r4, r2
 8005c1e:	461d      	mov	r5, r3
 8005c20:	4643      	mov	r3, r8
 8005c22:	18e3      	adds	r3, r4, r3
 8005c24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c28:	464b      	mov	r3, r9
 8005c2a:	eb45 0303 	adc.w	r3, r5, r3
 8005c2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005c3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c42:	f04f 0200 	mov.w	r2, #0
 8005c46:	f04f 0300 	mov.w	r3, #0
 8005c4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005c4e:	4629      	mov	r1, r5
 8005c50:	008b      	lsls	r3, r1, #2
 8005c52:	4621      	mov	r1, r4
 8005c54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c58:	4621      	mov	r1, r4
 8005c5a:	008a      	lsls	r2, r1, #2
 8005c5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005c60:	f7fb f812 	bl	8000c88 <__aeabi_uldivmod>
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	4b60      	ldr	r3, [pc, #384]	@ (8005dec <UART_SetConfig+0x4e4>)
 8005c6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005c6e:	095b      	lsrs	r3, r3, #5
 8005c70:	011c      	lsls	r4, r3, #4
 8005c72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c76:	2200      	movs	r2, #0
 8005c78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005c80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005c84:	4642      	mov	r2, r8
 8005c86:	464b      	mov	r3, r9
 8005c88:	1891      	adds	r1, r2, r2
 8005c8a:	61b9      	str	r1, [r7, #24]
 8005c8c:	415b      	adcs	r3, r3
 8005c8e:	61fb      	str	r3, [r7, #28]
 8005c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c94:	4641      	mov	r1, r8
 8005c96:	1851      	adds	r1, r2, r1
 8005c98:	6139      	str	r1, [r7, #16]
 8005c9a:	4649      	mov	r1, r9
 8005c9c:	414b      	adcs	r3, r1
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	f04f 0200 	mov.w	r2, #0
 8005ca4:	f04f 0300 	mov.w	r3, #0
 8005ca8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cac:	4659      	mov	r1, fp
 8005cae:	00cb      	lsls	r3, r1, #3
 8005cb0:	4651      	mov	r1, sl
 8005cb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cb6:	4651      	mov	r1, sl
 8005cb8:	00ca      	lsls	r2, r1, #3
 8005cba:	4610      	mov	r0, r2
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	189b      	adds	r3, r3, r2
 8005cc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005cc8:	464b      	mov	r3, r9
 8005cca:	460a      	mov	r2, r1
 8005ccc:	eb42 0303 	adc.w	r3, r2, r3
 8005cd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cde:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ce0:	f04f 0200 	mov.w	r2, #0
 8005ce4:	f04f 0300 	mov.w	r3, #0
 8005ce8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005cec:	4649      	mov	r1, r9
 8005cee:	008b      	lsls	r3, r1, #2
 8005cf0:	4641      	mov	r1, r8
 8005cf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cf6:	4641      	mov	r1, r8
 8005cf8:	008a      	lsls	r2, r1, #2
 8005cfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005cfe:	f7fa ffc3 	bl	8000c88 <__aeabi_uldivmod>
 8005d02:	4602      	mov	r2, r0
 8005d04:	460b      	mov	r3, r1
 8005d06:	4611      	mov	r1, r2
 8005d08:	4b38      	ldr	r3, [pc, #224]	@ (8005dec <UART_SetConfig+0x4e4>)
 8005d0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d0e:	095b      	lsrs	r3, r3, #5
 8005d10:	2264      	movs	r2, #100	@ 0x64
 8005d12:	fb02 f303 	mul.w	r3, r2, r3
 8005d16:	1acb      	subs	r3, r1, r3
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	3332      	adds	r3, #50	@ 0x32
 8005d1c:	4a33      	ldr	r2, [pc, #204]	@ (8005dec <UART_SetConfig+0x4e4>)
 8005d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d28:	441c      	add	r4, r3
 8005d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d2e:	2200      	movs	r2, #0
 8005d30:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d32:	677a      	str	r2, [r7, #116]	@ 0x74
 8005d34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005d38:	4642      	mov	r2, r8
 8005d3a:	464b      	mov	r3, r9
 8005d3c:	1891      	adds	r1, r2, r2
 8005d3e:	60b9      	str	r1, [r7, #8]
 8005d40:	415b      	adcs	r3, r3
 8005d42:	60fb      	str	r3, [r7, #12]
 8005d44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d48:	4641      	mov	r1, r8
 8005d4a:	1851      	adds	r1, r2, r1
 8005d4c:	6039      	str	r1, [r7, #0]
 8005d4e:	4649      	mov	r1, r9
 8005d50:	414b      	adcs	r3, r1
 8005d52:	607b      	str	r3, [r7, #4]
 8005d54:	f04f 0200 	mov.w	r2, #0
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d60:	4659      	mov	r1, fp
 8005d62:	00cb      	lsls	r3, r1, #3
 8005d64:	4651      	mov	r1, sl
 8005d66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d6a:	4651      	mov	r1, sl
 8005d6c:	00ca      	lsls	r2, r1, #3
 8005d6e:	4610      	mov	r0, r2
 8005d70:	4619      	mov	r1, r3
 8005d72:	4603      	mov	r3, r0
 8005d74:	4642      	mov	r2, r8
 8005d76:	189b      	adds	r3, r3, r2
 8005d78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d7a:	464b      	mov	r3, r9
 8005d7c:	460a      	mov	r2, r1
 8005d7e:	eb42 0303 	adc.w	r3, r2, r3
 8005d82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	f04f 0300 	mov.w	r3, #0
 8005d98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005d9c:	4649      	mov	r1, r9
 8005d9e:	008b      	lsls	r3, r1, #2
 8005da0:	4641      	mov	r1, r8
 8005da2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005da6:	4641      	mov	r1, r8
 8005da8:	008a      	lsls	r2, r1, #2
 8005daa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005dae:	f7fa ff6b 	bl	8000c88 <__aeabi_uldivmod>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	4b0d      	ldr	r3, [pc, #52]	@ (8005dec <UART_SetConfig+0x4e4>)
 8005db8:	fba3 1302 	umull	r1, r3, r3, r2
 8005dbc:	095b      	lsrs	r3, r3, #5
 8005dbe:	2164      	movs	r1, #100	@ 0x64
 8005dc0:	fb01 f303 	mul.w	r3, r1, r3
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	011b      	lsls	r3, r3, #4
 8005dc8:	3332      	adds	r3, #50	@ 0x32
 8005dca:	4a08      	ldr	r2, [pc, #32]	@ (8005dec <UART_SetConfig+0x4e4>)
 8005dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd0:	095b      	lsrs	r3, r3, #5
 8005dd2:	f003 020f 	and.w	r2, r3, #15
 8005dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4422      	add	r2, r4
 8005dde:	609a      	str	r2, [r3, #8]
}
 8005de0:	bf00      	nop
 8005de2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005de6:	46bd      	mov	sp, r7
 8005de8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dec:	51eb851f 	.word	0x51eb851f

08005df0 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	6812      	ldr	r2, [r2, #0]
 8005e08:	f023 0101 	bic.w	r1, r3, #1
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	2b08      	cmp	r3, #8
 8005e18:	d102      	bne.n	8005e20 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005e1a:	2340      	movs	r3, #64	@ 0x40
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	e001      	b.n	8005e24 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005e30:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005e36:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005e3c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005e42:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8005e48:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8005e4e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8005e54:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8005e5a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8005e60:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8005e66:	4313      	orrs	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8005e7e:	4b10      	ldr	r3, [pc, #64]	@ (8005ec0 <FSMC_NORSRAM_Init+0xd0>)
 8005e80:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e88:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8005e90:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	43db      	mvns	r3, r3
 8005ea0:	ea02 0103 	and.w	r1, r2, r3
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	4319      	orrs	r1, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	371c      	adds	r7, #28
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	0008fb7f 	.word	0x0008fb7f

08005ec4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eda:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	011b      	lsls	r3, r3, #4
 8005ee8:	431a      	orrs	r2, r3
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	041b      	lsls	r3, r3, #16
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	3b01      	subs	r3, #1
 8005f00:	051b      	lsls	r3, r3, #20
 8005f02:	431a      	orrs	r2, r3
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	3b02      	subs	r3, #2
 8005f0a:	061b      	lsls	r3, r3, #24
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	3201      	adds	r2, #1
 8005f18:	4319      	orrs	r1, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3714      	adds	r7, #20
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
	...

08005f30 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
 8005f3c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f44:	d11d      	bne.n	8005f82 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005f4e:	4b13      	ldr	r3, [pc, #76]	@ (8005f9c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	68ba      	ldr	r2, [r7, #8]
 8005f54:	6811      	ldr	r1, [r2, #0]
 8005f56:	68ba      	ldr	r2, [r7, #8]
 8005f58:	6852      	ldr	r2, [r2, #4]
 8005f5a:	0112      	lsls	r2, r2, #4
 8005f5c:	4311      	orrs	r1, r2
 8005f5e:	68ba      	ldr	r2, [r7, #8]
 8005f60:	6892      	ldr	r2, [r2, #8]
 8005f62:	0212      	lsls	r2, r2, #8
 8005f64:	4311      	orrs	r1, r2
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	6992      	ldr	r2, [r2, #24]
 8005f6a:	4311      	orrs	r1, r2
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	68d2      	ldr	r2, [r2, #12]
 8005f70:	0412      	lsls	r2, r2, #16
 8005f72:	430a      	orrs	r2, r1
 8005f74:	ea43 0102 	orr.w	r1, r3, r2
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005f80:	e005      	b.n	8005f8e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8005f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	cff00000 	.word	0xcff00000

08005fa0 <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8005fa4:	2011      	movs	r0, #17
 8005fa6:	f002 fc39 	bl	800881c <lcd_wr_regno>

    HAL_Delay(120);
 8005faa:	2078      	movs	r0, #120	@ 0x78
 8005fac:	f7fc fc82 	bl	80028b4 <HAL_Delay>

    lcd_wr_regno(0x36);
 8005fb0:	2036      	movs	r0, #54	@ 0x36
 8005fb2:	f002 fc33 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	f002 fc1c 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8005fbc:	203a      	movs	r0, #58	@ 0x3a
 8005fbe:	f002 fc2d 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x05);
 8005fc2:	2005      	movs	r0, #5
 8005fc4:	f002 fc16 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8005fc8:	20b2      	movs	r0, #178	@ 0xb2
 8005fca:	f002 fc27 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8005fce:	200c      	movs	r0, #12
 8005fd0:	f002 fc10 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8005fd4:	200c      	movs	r0, #12
 8005fd6:	f002 fc0d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fda:	2000      	movs	r0, #0
 8005fdc:	f002 fc0a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8005fe0:	2033      	movs	r0, #51	@ 0x33
 8005fe2:	f002 fc07 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8005fe6:	2033      	movs	r0, #51	@ 0x33
 8005fe8:	f002 fc04 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8005fec:	20b7      	movs	r0, #183	@ 0xb7
 8005fee:	f002 fc15 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x35);
 8005ff2:	2035      	movs	r0, #53	@ 0x35
 8005ff4:	f002 fbfe 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8005ff8:	20bb      	movs	r0, #187	@ 0xbb
 8005ffa:	f002 fc0f 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8005ffe:	2032      	movs	r0, #50	@ 0x32
 8006000:	f002 fbf8 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8006004:	20c0      	movs	r0, #192	@ 0xc0
 8006006:	f002 fc09 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0C);
 800600a:	200c      	movs	r0, #12
 800600c:	f002 fbf2 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8006010:	20c2      	movs	r0, #194	@ 0xc2
 8006012:	f002 fc03 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8006016:	2001      	movs	r0, #1
 8006018:	f002 fbec 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 800601c:	20c3      	movs	r0, #195	@ 0xc3
 800601e:	f002 fbfd 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8006022:	2010      	movs	r0, #16
 8006024:	f002 fbe6 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 8006028:	20c4      	movs	r0, #196	@ 0xc4
 800602a:	f002 fbf7 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 800602e:	2020      	movs	r0, #32
 8006030:	f002 fbe0 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8006034:	20c6      	movs	r0, #198	@ 0xc6
 8006036:	f002 fbf1 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0f);
 800603a:	200f      	movs	r0, #15
 800603c:	f002 fbda 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 8006040:	20d0      	movs	r0, #208	@ 0xd0
 8006042:	f002 fbeb 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xA4);
 8006046:	20a4      	movs	r0, #164	@ 0xa4
 8006048:	f002 fbd4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA1);
 800604c:	20a1      	movs	r0, #161	@ 0xa1
 800604e:	f002 fbd1 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 8006052:	20e0      	movs	r0, #224	@ 0xe0
 8006054:	f002 fbe2 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8006058:	20d0      	movs	r0, #208	@ 0xd0
 800605a:	f002 fbcb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800605e:	2000      	movs	r0, #0
 8006060:	f002 fbc8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8006064:	2002      	movs	r0, #2
 8006066:	f002 fbc5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x07);
 800606a:	2007      	movs	r0, #7
 800606c:	f002 fbc2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8006070:	200a      	movs	r0, #10
 8006072:	f002 fbbf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x28);
 8006076:	2028      	movs	r0, #40	@ 0x28
 8006078:	f002 fbbc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x32);
 800607c:	2032      	movs	r0, #50	@ 0x32
 800607e:	f002 fbb9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006082:	2044      	movs	r0, #68	@ 0x44
 8006084:	f002 fbb6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x42);
 8006088:	2042      	movs	r0, #66	@ 0x42
 800608a:	f002 fbb3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x06);
 800608e:	2006      	movs	r0, #6
 8006090:	f002 fbb0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8006094:	200e      	movs	r0, #14
 8006096:	f002 fbad 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x12);
 800609a:	2012      	movs	r0, #18
 800609c:	f002 fbaa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x14);
 80060a0:	2014      	movs	r0, #20
 80060a2:	f002 fba7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80060a6:	2017      	movs	r0, #23
 80060a8:	f002 fba4 	bl	80087f4 <lcd_wr_data>


    lcd_wr_regno(0xE1);  /* Set Gamma */
 80060ac:	20e1      	movs	r0, #225	@ 0xe1
 80060ae:	f002 fbb5 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xd0);
 80060b2:	20d0      	movs	r0, #208	@ 0xd0
 80060b4:	f002 fb9e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060b8:	2000      	movs	r0, #0
 80060ba:	f002 fb9b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);
 80060be:	2002      	movs	r0, #2
 80060c0:	f002 fb98 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x07);
 80060c4:	2007      	movs	r0, #7
 80060c6:	f002 fb95 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0a);
 80060ca:	200a      	movs	r0, #10
 80060cc:	f002 fb92 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x28);
 80060d0:	2028      	movs	r0, #40	@ 0x28
 80060d2:	f002 fb8f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x31);
 80060d6:	2031      	movs	r0, #49	@ 0x31
 80060d8:	f002 fb8c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x54);
 80060dc:	2054      	movs	r0, #84	@ 0x54
 80060de:	f002 fb89 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x47);
 80060e2:	2047      	movs	r0, #71	@ 0x47
 80060e4:	f002 fb86 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0e);
 80060e8:	200e      	movs	r0, #14
 80060ea:	f002 fb83 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1c);
 80060ee:	201c      	movs	r0, #28
 80060f0:	f002 fb80 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80060f4:	2017      	movs	r0, #23
 80060f6:	f002 fb7d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1b);
 80060fa:	201b      	movs	r0, #27
 80060fc:	f002 fb7a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1e);
 8006100:	201e      	movs	r0, #30
 8006102:	f002 fb77 	bl	80087f4 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 8006106:	202a      	movs	r0, #42	@ 0x2a
 8006108:	f002 fb88 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800610c:	2000      	movs	r0, #0
 800610e:	f002 fb71 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006112:	2000      	movs	r0, #0
 8006114:	f002 fb6e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006118:	2000      	movs	r0, #0
 800611a:	f002 fb6b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xef);
 800611e:	20ef      	movs	r0, #239	@ 0xef
 8006120:	f002 fb68 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8006124:	202b      	movs	r0, #43	@ 0x2b
 8006126:	f002 fb79 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800612a:	2000      	movs	r0, #0
 800612c:	f002 fb62 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006130:	2000      	movs	r0, #0
 8006132:	f002 fb5f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8006136:	2001      	movs	r0, #1
 8006138:	f002 fb5c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3f);
 800613c:	203f      	movs	r0, #63	@ 0x3f
 800613e:	f002 fb59 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 8006142:	2029      	movs	r0, #41	@ 0x29
 8006144:	f002 fb6a 	bl	800881c <lcd_wr_regno>
}
 8006148:	bf00      	nop
 800614a:	bd80      	pop	{r7, pc}

0800614c <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 8006150:	20cf      	movs	r0, #207	@ 0xcf
 8006152:	f002 fb63 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006156:	2000      	movs	r0, #0
 8006158:	f002 fb4c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC1);
 800615c:	20c1      	movs	r0, #193	@ 0xc1
 800615e:	f002 fb49 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x30);
 8006162:	2030      	movs	r0, #48	@ 0x30
 8006164:	f002 fb46 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xED);
 8006168:	20ed      	movs	r0, #237	@ 0xed
 800616a:	f002 fb57 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x64);
 800616e:	2064      	movs	r0, #100	@ 0x64
 8006170:	f002 fb40 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x03);
 8006174:	2003      	movs	r0, #3
 8006176:	f002 fb3d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x12);
 800617a:	2012      	movs	r0, #18
 800617c:	f002 fb3a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x81);
 8006180:	2081      	movs	r0, #129	@ 0x81
 8006182:	f002 fb37 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8006186:	20e8      	movs	r0, #232	@ 0xe8
 8006188:	f002 fb48 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x85);
 800618c:	2085      	movs	r0, #133	@ 0x85
 800618e:	f002 fb31 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);
 8006192:	2010      	movs	r0, #16
 8006194:	f002 fb2e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8006198:	207a      	movs	r0, #122	@ 0x7a
 800619a:	f002 fb2b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 800619e:	20cb      	movs	r0, #203	@ 0xcb
 80061a0:	f002 fb3c 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x39);
 80061a4:	2039      	movs	r0, #57	@ 0x39
 80061a6:	f002 fb25 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80061aa:	202c      	movs	r0, #44	@ 0x2c
 80061ac:	f002 fb22 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061b0:	2000      	movs	r0, #0
 80061b2:	f002 fb1f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x34);
 80061b6:	2034      	movs	r0, #52	@ 0x34
 80061b8:	f002 fb1c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);
 80061bc:	2002      	movs	r0, #2
 80061be:	f002 fb19 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 80061c2:	20f7      	movs	r0, #247	@ 0xf7
 80061c4:	f002 fb2a 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x20);
 80061c8:	2020      	movs	r0, #32
 80061ca:	f002 fb13 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 80061ce:	20ea      	movs	r0, #234	@ 0xea
 80061d0:	f002 fb24 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80061d4:	2000      	movs	r0, #0
 80061d6:	f002 fb0d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061da:	2000      	movs	r0, #0
 80061dc:	f002 fb0a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 80061e0:	20c0      	movs	r0, #192	@ 0xc0
 80061e2:	f002 fb1b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 80061e6:	201b      	movs	r0, #27
 80061e8:	f002 fb04 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 80061ec:	20c1      	movs	r0, #193	@ 0xc1
 80061ee:	f002 fb15 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 80061f2:	2001      	movs	r0, #1
 80061f4:	f002 fafe 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 80061f8:	20c5      	movs	r0, #197	@ 0xc5
 80061fa:	f002 fb0f 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 80061fe:	2030      	movs	r0, #48	@ 0x30
 8006200:	f002 faf8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 8006204:	2030      	movs	r0, #48	@ 0x30
 8006206:	f002 faf5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 800620a:	20c7      	movs	r0, #199	@ 0xc7
 800620c:	f002 fb06 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xB7);
 8006210:	20b7      	movs	r0, #183	@ 0xb7
 8006212:	f002 faef 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x36); /* Memory Access Control */
 8006216:	2036      	movs	r0, #54	@ 0x36
 8006218:	f002 fb00 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x48);
 800621c:	2048      	movs	r0, #72	@ 0x48
 800621e:	f002 fae9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 8006222:	203a      	movs	r0, #58	@ 0x3a
 8006224:	f002 fafa 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x55);
 8006228:	2055      	movs	r0, #85	@ 0x55
 800622a:	f002 fae3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 800622e:	20b1      	movs	r0, #177	@ 0xb1
 8006230:	f002 faf4 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006234:	2000      	movs	r0, #0
 8006236:	f002 fadd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1A);
 800623a:	201a      	movs	r0, #26
 800623c:	f002 fada 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Display Function Control */
 8006240:	20b6      	movs	r0, #182	@ 0xb6
 8006242:	f002 faeb 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8006246:	200a      	movs	r0, #10
 8006248:	f002 fad4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 800624c:	20a2      	movs	r0, #162	@ 0xa2
 800624e:	f002 fad1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xF2); /* 3Gamma Function Disable */
 8006252:	20f2      	movs	r0, #242	@ 0xf2
 8006254:	f002 fae2 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006258:	2000      	movs	r0, #0
 800625a:	f002 facb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 800625e:	2026      	movs	r0, #38	@ 0x26
 8006260:	f002 fadc 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8006264:	2001      	movs	r0, #1
 8006266:	f002 fac5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 800626a:	20e0      	movs	r0, #224	@ 0xe0
 800626c:	f002 fad6 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8006270:	200f      	movs	r0, #15
 8006272:	f002 fabf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8006276:	202a      	movs	r0, #42	@ 0x2a
 8006278:	f002 fabc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x28);
 800627c:	2028      	movs	r0, #40	@ 0x28
 800627e:	f002 fab9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x08);
 8006282:	2008      	movs	r0, #8
 8006284:	f002 fab6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8006288:	200e      	movs	r0, #14
 800628a:	f002 fab3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x08);
 800628e:	2008      	movs	r0, #8
 8006290:	f002 fab0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x54);
 8006294:	2054      	movs	r0, #84	@ 0x54
 8006296:	f002 faad 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA9);
 800629a:	20a9      	movs	r0, #169	@ 0xa9
 800629c:	f002 faaa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x43);
 80062a0:	2043      	movs	r0, #67	@ 0x43
 80062a2:	f002 faa7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0A);
 80062a6:	200a      	movs	r0, #10
 80062a8:	f002 faa4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80062ac:	200f      	movs	r0, #15
 80062ae:	f002 faa1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062b2:	2000      	movs	r0, #0
 80062b4:	f002 fa9e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062b8:	2000      	movs	r0, #0
 80062ba:	f002 fa9b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062be:	2000      	movs	r0, #0
 80062c0:	f002 fa98 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062c4:	2000      	movs	r0, #0
 80062c6:	f002 fa95 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xE1); /* Set Gamma */
 80062ca:	20e1      	movs	r0, #225	@ 0xe1
 80062cc:	f002 faa6 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80062d0:	2000      	movs	r0, #0
 80062d2:	f002 fa8f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x15);
 80062d6:	2015      	movs	r0, #21
 80062d8:	f002 fa8c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80062dc:	2017      	movs	r0, #23
 80062de:	f002 fa89 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x07);
 80062e2:	2007      	movs	r0, #7
 80062e4:	f002 fa86 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x11);
 80062e8:	2011      	movs	r0, #17
 80062ea:	f002 fa83 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x06);
 80062ee:	2006      	movs	r0, #6
 80062f0:	f002 fa80 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2B);
 80062f4:	202b      	movs	r0, #43	@ 0x2b
 80062f6:	f002 fa7d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x56);
 80062fa:	2056      	movs	r0, #86	@ 0x56
 80062fc:	f002 fa7a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8006300:	203c      	movs	r0, #60	@ 0x3c
 8006302:	f002 fa77 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x05);
 8006306:	2005      	movs	r0, #5
 8006308:	f002 fa74 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);
 800630c:	2010      	movs	r0, #16
 800630e:	f002 fa71 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8006312:	200f      	movs	r0, #15
 8006314:	f002 fa6e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8006318:	203f      	movs	r0, #63	@ 0x3f
 800631a:	f002 fa6b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3F);
 800631e:	203f      	movs	r0, #63	@ 0x3f
 8006320:	f002 fa68 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8006324:	200f      	movs	r0, #15
 8006326:	f002 fa65 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 800632a:	202b      	movs	r0, #43	@ 0x2b
 800632c:	f002 fa76 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006330:	2000      	movs	r0, #0
 8006332:	f002 fa5f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006336:	2000      	movs	r0, #0
 8006338:	f002 fa5c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800633c:	2001      	movs	r0, #1
 800633e:	f002 fa59 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8006342:	203f      	movs	r0, #63	@ 0x3f
 8006344:	f002 fa56 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 8006348:	202a      	movs	r0, #42	@ 0x2a
 800634a:	f002 fa67 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800634e:	2000      	movs	r0, #0
 8006350:	f002 fa50 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006354:	2000      	movs	r0, #0
 8006356:	f002 fa4d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800635a:	2000      	movs	r0, #0
 800635c:	f002 fa4a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xef);
 8006360:	20ef      	movs	r0, #239	@ 0xef
 8006362:	f002 fa47 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 8006366:	2011      	movs	r0, #17
 8006368:	f002 fa58 	bl	800881c <lcd_wr_regno>
    HAL_Delay(120);
 800636c:	2078      	movs	r0, #120	@ 0x78
 800636e:	f7fc faa1 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0x29); /* display on */
 8006372:	2029      	movs	r0, #41	@ 0x29
 8006374:	f002 fa52 	bl	800881c <lcd_wr_regno>
}
 8006378:	bf00      	nop
 800637a:	bd80      	pop	{r7, pc}

0800637c <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 8006380:	20ed      	movs	r0, #237	@ 0xed
 8006382:	f002 fa4b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8006386:	2001      	movs	r0, #1
 8006388:	f002 fa34 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFE);
 800638c:	20fe      	movs	r0, #254	@ 0xfe
 800638e:	f002 fa31 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 8006392:	20ee      	movs	r0, #238	@ 0xee
 8006394:	f002 fa42 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xDE);
 8006398:	20de      	movs	r0, #222	@ 0xde
 800639a:	f002 fa2b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x21);
 800639e:	2021      	movs	r0, #33	@ 0x21
 80063a0:	f002 fa28 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 80063a4:	20f1      	movs	r0, #241	@ 0xf1
 80063a6:	f002 fa39 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 80063aa:	2001      	movs	r0, #1
 80063ac:	f002 fa22 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 80063b0:	20df      	movs	r0, #223	@ 0xdf
 80063b2:	f002 fa33 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x10);
 80063b6:	2010      	movs	r0, #16
 80063b8:	f002 fa1c 	bl	80087f4 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 80063bc:	20c4      	movs	r0, #196	@ 0xc4
 80063be:	f002 fa2d 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 80063c2:	208f      	movs	r0, #143	@ 0x8f
 80063c4:	f002 fa16 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80063c8:	20c6      	movs	r0, #198	@ 0xc6
 80063ca:	f002 fa27 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80063ce:	2000      	movs	r0, #0
 80063d0:	f002 fa10 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80063d4:	20e2      	movs	r0, #226	@ 0xe2
 80063d6:	f002 fa0d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80063da:	20e2      	movs	r0, #226	@ 0xe2
 80063dc:	f002 fa0a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80063e0:	20e2      	movs	r0, #226	@ 0xe2
 80063e2:	f002 fa07 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 80063e6:	20bf      	movs	r0, #191	@ 0xbf
 80063e8:	f002 fa18 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80063ec:	20aa      	movs	r0, #170	@ 0xaa
 80063ee:	f002 fa01 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 80063f2:	20b0      	movs	r0, #176	@ 0xb0
 80063f4:	f002 fa12 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0D);
 80063f8:	200d      	movs	r0, #13
 80063fa:	f002 f9fb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063fe:	2000      	movs	r0, #0
 8006400:	f002 f9f8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8006404:	200d      	movs	r0, #13
 8006406:	f002 f9f5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800640a:	2000      	movs	r0, #0
 800640c:	f002 f9f2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x11);
 8006410:	2011      	movs	r0, #17
 8006412:	f002 f9ef 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006416:	2000      	movs	r0, #0
 8006418:	f002 f9ec 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x19);
 800641c:	2019      	movs	r0, #25
 800641e:	f002 f9e9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006422:	2000      	movs	r0, #0
 8006424:	f002 f9e6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x21);
 8006428:	2021      	movs	r0, #33	@ 0x21
 800642a:	f002 f9e3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800642e:	2000      	movs	r0, #0
 8006430:	f002 f9e0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2D);
 8006434:	202d      	movs	r0, #45	@ 0x2d
 8006436:	f002 f9dd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800643a:	2000      	movs	r0, #0
 800643c:	f002 f9da 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3D);
 8006440:	203d      	movs	r0, #61	@ 0x3d
 8006442:	f002 f9d7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006446:	2000      	movs	r0, #0
 8006448:	f002 f9d4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800644c:	205d      	movs	r0, #93	@ 0x5d
 800644e:	f002 f9d1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006452:	2000      	movs	r0, #0
 8006454:	f002 f9ce 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8006458:	205d      	movs	r0, #93	@ 0x5d
 800645a:	f002 f9cb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800645e:	2000      	movs	r0, #0
 8006460:	f002 f9c8 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 8006464:	20b1      	movs	r0, #177	@ 0xb1
 8006466:	f002 f9d9 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x80);
 800646a:	2080      	movs	r0, #128	@ 0x80
 800646c:	f002 f9c2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006470:	2000      	movs	r0, #0
 8006472:	f002 f9bf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8006476:	208b      	movs	r0, #139	@ 0x8b
 8006478:	f002 f9bc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800647c:	2000      	movs	r0, #0
 800647e:	f002 f9b9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x96);
 8006482:	2096      	movs	r0, #150	@ 0x96
 8006484:	f002 f9b6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006488:	2000      	movs	r0, #0
 800648a:	f002 f9b3 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 800648e:	20b2      	movs	r0, #178	@ 0xb2
 8006490:	f002 f9c4 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006494:	2000      	movs	r0, #0
 8006496:	f002 f9ad 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800649a:	2000      	movs	r0, #0
 800649c:	f002 f9aa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);
 80064a0:	2002      	movs	r0, #2
 80064a2:	f002 f9a7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064a6:	2000      	movs	r0, #0
 80064a8:	f002 f9a4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x03);
 80064ac:	2003      	movs	r0, #3
 80064ae:	f002 f9a1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064b2:	2000      	movs	r0, #0
 80064b4:	f002 f99e 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 80064b8:	20b3      	movs	r0, #179	@ 0xb3
 80064ba:	f002 f9af 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80064be:	2000      	movs	r0, #0
 80064c0:	f002 f998 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064c4:	2000      	movs	r0, #0
 80064c6:	f002 f995 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064ca:	2000      	movs	r0, #0
 80064cc:	f002 f992 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064d0:	2000      	movs	r0, #0
 80064d2:	f002 f98f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064d6:	2000      	movs	r0, #0
 80064d8:	f002 f98c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064dc:	2000      	movs	r0, #0
 80064de:	f002 f989 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064e2:	2000      	movs	r0, #0
 80064e4:	f002 f986 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064e8:	2000      	movs	r0, #0
 80064ea:	f002 f983 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064ee:	2000      	movs	r0, #0
 80064f0:	f002 f980 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064f4:	2000      	movs	r0, #0
 80064f6:	f002 f97d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064fa:	2000      	movs	r0, #0
 80064fc:	f002 f97a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006500:	2000      	movs	r0, #0
 8006502:	f002 f977 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006506:	2000      	movs	r0, #0
 8006508:	f002 f974 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800650c:	2000      	movs	r0, #0
 800650e:	f002 f971 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006512:	2000      	movs	r0, #0
 8006514:	f002 f96e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006518:	2000      	movs	r0, #0
 800651a:	f002 f96b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800651e:	2000      	movs	r0, #0
 8006520:	f002 f968 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006524:	2000      	movs	r0, #0
 8006526:	f002 f965 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800652a:	2000      	movs	r0, #0
 800652c:	f002 f962 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006530:	2000      	movs	r0, #0
 8006532:	f002 f95f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006536:	2000      	movs	r0, #0
 8006538:	f002 f95c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800653c:	2000      	movs	r0, #0
 800653e:	f002 f959 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006542:	2000      	movs	r0, #0
 8006544:	f002 f956 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006548:	2000      	movs	r0, #0
 800654a:	f002 f953 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 800654e:	20b4      	movs	r0, #180	@ 0xb4
 8006550:	f002 f964 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x8B);
 8006554:	208b      	movs	r0, #139	@ 0x8b
 8006556:	f002 f94d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800655a:	2000      	movs	r0, #0
 800655c:	f002 f94a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x96);
 8006560:	2096      	movs	r0, #150	@ 0x96
 8006562:	f002 f947 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006566:	2000      	movs	r0, #0
 8006568:	f002 f944 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA1);
 800656c:	20a1      	movs	r0, #161	@ 0xa1
 800656e:	f002 f941 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006572:	2000      	movs	r0, #0
 8006574:	f002 f93e 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 8006578:	20b5      	movs	r0, #181	@ 0xb5
 800657a:	f002 f94f 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x02);
 800657e:	2002      	movs	r0, #2
 8006580:	f002 f938 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006584:	2000      	movs	r0, #0
 8006586:	f002 f935 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x03);
 800658a:	2003      	movs	r0, #3
 800658c:	f002 f932 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006590:	2000      	movs	r0, #0
 8006592:	f002 f92f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x04);
 8006596:	2004      	movs	r0, #4
 8006598:	f002 f92c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800659c:	2000      	movs	r0, #0
 800659e:	f002 f929 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 80065a2:	20b6      	movs	r0, #182	@ 0xb6
 80065a4:	f002 f93a 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80065a8:	2000      	movs	r0, #0
 80065aa:	f002 f923 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065ae:	2000      	movs	r0, #0
 80065b0:	f002 f920 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80065b4:	20b7      	movs	r0, #183	@ 0xb7
 80065b6:	f002 f931 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80065ba:	2000      	movs	r0, #0
 80065bc:	f002 f91a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065c0:	2000      	movs	r0, #0
 80065c2:	f002 f917 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80065c6:	203f      	movs	r0, #63	@ 0x3f
 80065c8:	f002 f914 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065cc:	2000      	movs	r0, #0
 80065ce:	f002 f911 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x5E);
 80065d2:	205e      	movs	r0, #94	@ 0x5e
 80065d4:	f002 f90e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065d8:	2000      	movs	r0, #0
 80065da:	f002 f90b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x64);
 80065de:	2064      	movs	r0, #100	@ 0x64
 80065e0:	f002 f908 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065e4:	2000      	movs	r0, #0
 80065e6:	f002 f905 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x8C);
 80065ea:	208c      	movs	r0, #140	@ 0x8c
 80065ec:	f002 f902 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065f0:	2000      	movs	r0, #0
 80065f2:	f002 f8ff 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xAC);
 80065f6:	20ac      	movs	r0, #172	@ 0xac
 80065f8:	f002 f8fc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065fc:	2000      	movs	r0, #0
 80065fe:	f002 f8f9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8006602:	20dc      	movs	r0, #220	@ 0xdc
 8006604:	f002 f8f6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006608:	2000      	movs	r0, #0
 800660a:	f002 f8f3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x70);
 800660e:	2070      	movs	r0, #112	@ 0x70
 8006610:	f002 f8f0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006614:	2000      	movs	r0, #0
 8006616:	f002 f8ed 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x90);
 800661a:	2090      	movs	r0, #144	@ 0x90
 800661c:	f002 f8ea 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006620:	2000      	movs	r0, #0
 8006622:	f002 f8e7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xEB);
 8006626:	20eb      	movs	r0, #235	@ 0xeb
 8006628:	f002 f8e4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800662c:	2000      	movs	r0, #0
 800662e:	f002 f8e1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8006632:	20dc      	movs	r0, #220	@ 0xdc
 8006634:	f002 f8de 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006638:	2000      	movs	r0, #0
 800663a:	f002 f8db 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 800663e:	20b8      	movs	r0, #184	@ 0xb8
 8006640:	f002 f8ec 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006644:	2000      	movs	r0, #0
 8006646:	f002 f8d5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800664a:	2000      	movs	r0, #0
 800664c:	f002 f8d2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006650:	2000      	movs	r0, #0
 8006652:	f002 f8cf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006656:	2000      	movs	r0, #0
 8006658:	f002 f8cc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800665c:	2000      	movs	r0, #0
 800665e:	f002 f8c9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006662:	2000      	movs	r0, #0
 8006664:	f002 f8c6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006668:	2000      	movs	r0, #0
 800666a:	f002 f8c3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800666e:	2000      	movs	r0, #0
 8006670:	f002 f8c0 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 8006674:	20ba      	movs	r0, #186	@ 0xba
 8006676:	f002 f8d1 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x24);
 800667a:	2024      	movs	r0, #36	@ 0x24
 800667c:	f002 f8ba 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006680:	2000      	movs	r0, #0
 8006682:	f002 f8b7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006686:	2000      	movs	r0, #0
 8006688:	f002 f8b4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800668c:	2000      	movs	r0, #0
 800668e:	f002 f8b1 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8006692:	20c1      	movs	r0, #193	@ 0xc1
 8006694:	f002 f8c2 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x20);
 8006698:	2020      	movs	r0, #32
 800669a:	f002 f8ab 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800669e:	2000      	movs	r0, #0
 80066a0:	f002 f8a8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x54);
 80066a4:	2054      	movs	r0, #84	@ 0x54
 80066a6:	f002 f8a5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066aa:	2000      	movs	r0, #0
 80066ac:	f002 f8a2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80066b0:	20ff      	movs	r0, #255	@ 0xff
 80066b2:	f002 f89f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066b6:	2000      	movs	r0, #0
 80066b8:	f002 f89c 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80066bc:	20c2      	movs	r0, #194	@ 0xc2
 80066be:	f002 f8ad 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80066c2:	200a      	movs	r0, #10
 80066c4:	f002 f896 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066c8:	2000      	movs	r0, #0
 80066ca:	f002 f893 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x04);
 80066ce:	2004      	movs	r0, #4
 80066d0:	f002 f890 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066d4:	2000      	movs	r0, #0
 80066d6:	f002 f88d 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 80066da:	20c3      	movs	r0, #195	@ 0xc3
 80066dc:	f002 f89e 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x3C);
 80066e0:	203c      	movs	r0, #60	@ 0x3c
 80066e2:	f002 f887 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066e6:	2000      	movs	r0, #0
 80066e8:	f002 f884 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3A);
 80066ec:	203a      	movs	r0, #58	@ 0x3a
 80066ee:	f002 f881 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066f2:	2000      	movs	r0, #0
 80066f4:	f002 f87e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x39);
 80066f8:	2039      	movs	r0, #57	@ 0x39
 80066fa:	f002 f87b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066fe:	2000      	movs	r0, #0
 8006700:	f002 f878 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x37);
 8006704:	2037      	movs	r0, #55	@ 0x37
 8006706:	f002 f875 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800670a:	2000      	movs	r0, #0
 800670c:	f002 f872 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8006710:	203c      	movs	r0, #60	@ 0x3c
 8006712:	f002 f86f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006716:	2000      	movs	r0, #0
 8006718:	f002 f86c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x36);
 800671c:	2036      	movs	r0, #54	@ 0x36
 800671e:	f002 f869 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006722:	2000      	movs	r0, #0
 8006724:	f002 f866 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x32);
 8006728:	2032      	movs	r0, #50	@ 0x32
 800672a:	f002 f863 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800672e:	2000      	movs	r0, #0
 8006730:	f002 f860 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8006734:	202f      	movs	r0, #47	@ 0x2f
 8006736:	f002 f85d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800673a:	2000      	movs	r0, #0
 800673c:	f002 f85a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8006740:	202c      	movs	r0, #44	@ 0x2c
 8006742:	f002 f857 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006746:	2000      	movs	r0, #0
 8006748:	f002 f854 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x29);
 800674c:	2029      	movs	r0, #41	@ 0x29
 800674e:	f002 f851 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006752:	2000      	movs	r0, #0
 8006754:	f002 f84e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x26);
 8006758:	2026      	movs	r0, #38	@ 0x26
 800675a:	f002 f84b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800675e:	2000      	movs	r0, #0
 8006760:	f002 f848 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x24);
 8006764:	2024      	movs	r0, #36	@ 0x24
 8006766:	f002 f845 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800676a:	2000      	movs	r0, #0
 800676c:	f002 f842 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x24);
 8006770:	2024      	movs	r0, #36	@ 0x24
 8006772:	f002 f83f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006776:	2000      	movs	r0, #0
 8006778:	f002 f83c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x23);
 800677c:	2023      	movs	r0, #35	@ 0x23
 800677e:	f002 f839 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006782:	2000      	movs	r0, #0
 8006784:	f002 f836 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8006788:	203c      	movs	r0, #60	@ 0x3c
 800678a:	f002 f833 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800678e:	2000      	movs	r0, #0
 8006790:	f002 f830 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x36);
 8006794:	2036      	movs	r0, #54	@ 0x36
 8006796:	f002 f82d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800679a:	2000      	movs	r0, #0
 800679c:	f002 f82a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x32);
 80067a0:	2032      	movs	r0, #50	@ 0x32
 80067a2:	f002 f827 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067a6:	2000      	movs	r0, #0
 80067a8:	f002 f824 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2F);
 80067ac:	202f      	movs	r0, #47	@ 0x2f
 80067ae:	f002 f821 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067b2:	2000      	movs	r0, #0
 80067b4:	f002 f81e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80067b8:	202c      	movs	r0, #44	@ 0x2c
 80067ba:	f002 f81b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067be:	2000      	movs	r0, #0
 80067c0:	f002 f818 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x29);
 80067c4:	2029      	movs	r0, #41	@ 0x29
 80067c6:	f002 f815 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067ca:	2000      	movs	r0, #0
 80067cc:	f002 f812 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x26);
 80067d0:	2026      	movs	r0, #38	@ 0x26
 80067d2:	f002 f80f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067d6:	2000      	movs	r0, #0
 80067d8:	f002 f80c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x24);
 80067dc:	2024      	movs	r0, #36	@ 0x24
 80067de:	f002 f809 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067e2:	2000      	movs	r0, #0
 80067e4:	f002 f806 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x24);
 80067e8:	2024      	movs	r0, #36	@ 0x24
 80067ea:	f002 f803 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067ee:	2000      	movs	r0, #0
 80067f0:	f002 f800 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x23);
 80067f4:	2023      	movs	r0, #35	@ 0x23
 80067f6:	f001 fffd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067fa:	2000      	movs	r0, #0
 80067fc:	f001 fffa 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 8006800:	20c4      	movs	r0, #196	@ 0xc4
 8006802:	f002 f80b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x62);
 8006806:	2062      	movs	r0, #98	@ 0x62
 8006808:	f001 fff4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800680c:	2000      	movs	r0, #0
 800680e:	f001 fff1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x05);
 8006812:	2005      	movs	r0, #5
 8006814:	f001 ffee 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006818:	2000      	movs	r0, #0
 800681a:	f001 ffeb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x84);
 800681e:	2084      	movs	r0, #132	@ 0x84
 8006820:	f001 ffe8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006824:	2000      	movs	r0, #0
 8006826:	f001 ffe5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF0);
 800682a:	20f0      	movs	r0, #240	@ 0xf0
 800682c:	f001 ffe2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006830:	2000      	movs	r0, #0
 8006832:	f001 ffdf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x18);
 8006836:	2018      	movs	r0, #24
 8006838:	f001 ffdc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800683c:	2000      	movs	r0, #0
 800683e:	f001 ffd9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA4);
 8006842:	20a4      	movs	r0, #164	@ 0xa4
 8006844:	f001 ffd6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006848:	2000      	movs	r0, #0
 800684a:	f001 ffd3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x18);
 800684e:	2018      	movs	r0, #24
 8006850:	f001 ffd0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006854:	2000      	movs	r0, #0
 8006856:	f001 ffcd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x50);
 800685a:	2050      	movs	r0, #80	@ 0x50
 800685c:	f001 ffca 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006860:	2000      	movs	r0, #0
 8006862:	f001 ffc7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8006866:	200c      	movs	r0, #12
 8006868:	f001 ffc4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800686c:	2000      	movs	r0, #0
 800686e:	f001 ffc1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x17);
 8006872:	2017      	movs	r0, #23
 8006874:	f001 ffbe 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006878:	2000      	movs	r0, #0
 800687a:	f001 ffbb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x95);
 800687e:	2095      	movs	r0, #149	@ 0x95
 8006880:	f001 ffb8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006884:	2000      	movs	r0, #0
 8006886:	f001 ffb5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 800688a:	20f3      	movs	r0, #243	@ 0xf3
 800688c:	f001 ffb2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006890:	2000      	movs	r0, #0
 8006892:	f001 ffaf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE6);
 8006896:	20e6      	movs	r0, #230	@ 0xe6
 8006898:	f001 ffac 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800689c:	2000      	movs	r0, #0
 800689e:	f001 ffa9 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 80068a2:	20c5      	movs	r0, #197	@ 0xc5
 80068a4:	f001 ffba 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x32);
 80068a8:	2032      	movs	r0, #50	@ 0x32
 80068aa:	f001 ffa3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068ae:	2000      	movs	r0, #0
 80068b0:	f001 ffa0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 80068b4:	2044      	movs	r0, #68	@ 0x44
 80068b6:	f001 ff9d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068ba:	2000      	movs	r0, #0
 80068bc:	f001 ff9a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x65);
 80068c0:	2065      	movs	r0, #101	@ 0x65
 80068c2:	f001 ff97 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068c6:	2000      	movs	r0, #0
 80068c8:	f001 ff94 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x76);
 80068cc:	2076      	movs	r0, #118	@ 0x76
 80068ce:	f001 ff91 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068d2:	2000      	movs	r0, #0
 80068d4:	f001 ff8e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);
 80068d8:	2088      	movs	r0, #136	@ 0x88
 80068da:	f001 ff8b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068de:	2000      	movs	r0, #0
 80068e0:	f001 ff88 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80068e4:	20c6      	movs	r0, #198	@ 0xc6
 80068e6:	f001 ff99 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x20);
 80068ea:	2020      	movs	r0, #32
 80068ec:	f001 ff82 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068f0:	2000      	movs	r0, #0
 80068f2:	f001 ff7f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80068f6:	2017      	movs	r0, #23
 80068f8:	f001 ff7c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068fc:	2000      	movs	r0, #0
 80068fe:	f001 ff79 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8006902:	2001      	movs	r0, #1
 8006904:	f001 ff76 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006908:	2000      	movs	r0, #0
 800690a:	f001 ff73 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 800690e:	20c7      	movs	r0, #199	@ 0xc7
 8006910:	f001 ff84 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006914:	2000      	movs	r0, #0
 8006916:	f001 ff6d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800691a:	2000      	movs	r0, #0
 800691c:	f001 ff6a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006920:	2000      	movs	r0, #0
 8006922:	f001 ff67 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006926:	2000      	movs	r0, #0
 8006928:	f001 ff64 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 800692c:	20c8      	movs	r0, #200	@ 0xc8
 800692e:	f001 ff75 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006932:	2000      	movs	r0, #0
 8006934:	f001 ff5e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006938:	2000      	movs	r0, #0
 800693a:	f001 ff5b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800693e:	2000      	movs	r0, #0
 8006940:	f001 ff58 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006944:	2000      	movs	r0, #0
 8006946:	f001 ff55 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 800694a:	20c9      	movs	r0, #201	@ 0xc9
 800694c:	f001 ff66 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006950:	2000      	movs	r0, #0
 8006952:	f001 ff4f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006956:	2000      	movs	r0, #0
 8006958:	f001 ff4c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800695c:	2000      	movs	r0, #0
 800695e:	f001 ff49 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006962:	2000      	movs	r0, #0
 8006964:	f001 ff46 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006968:	2000      	movs	r0, #0
 800696a:	f001 ff43 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800696e:	2000      	movs	r0, #0
 8006970:	f001 ff40 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006974:	2000      	movs	r0, #0
 8006976:	f001 ff3d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800697a:	2000      	movs	r0, #0
 800697c:	f001 ff3a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006980:	2000      	movs	r0, #0
 8006982:	f001 ff37 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006986:	2000      	movs	r0, #0
 8006988:	f001 ff34 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800698c:	2000      	movs	r0, #0
 800698e:	f001 ff31 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006992:	2000      	movs	r0, #0
 8006994:	f001 ff2e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006998:	2000      	movs	r0, #0
 800699a:	f001 ff2b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800699e:	2000      	movs	r0, #0
 80069a0:	f001 ff28 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069a4:	2000      	movs	r0, #0
 80069a6:	f001 ff25 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069aa:	2000      	movs	r0, #0
 80069ac:	f001 ff22 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 80069b0:	20e0      	movs	r0, #224	@ 0xe0
 80069b2:	f001 ff33 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x16);
 80069b6:	2016      	movs	r0, #22
 80069b8:	f001 ff1c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069bc:	2000      	movs	r0, #0
 80069be:	f001 ff19 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1C);
 80069c2:	201c      	movs	r0, #28
 80069c4:	f001 ff16 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069c8:	2000      	movs	r0, #0
 80069ca:	f001 ff13 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x21);
 80069ce:	2021      	movs	r0, #33	@ 0x21
 80069d0:	f001 ff10 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069d4:	2000      	movs	r0, #0
 80069d6:	f001 ff0d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x36);
 80069da:	2036      	movs	r0, #54	@ 0x36
 80069dc:	f001 ff0a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069e0:	2000      	movs	r0, #0
 80069e2:	f001 ff07 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x46);
 80069e6:	2046      	movs	r0, #70	@ 0x46
 80069e8:	f001 ff04 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069ec:	2000      	movs	r0, #0
 80069ee:	f001 ff01 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x52);
 80069f2:	2052      	movs	r0, #82	@ 0x52
 80069f4:	f001 fefe 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80069f8:	2000      	movs	r0, #0
 80069fa:	f001 fefb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x64);
 80069fe:	2064      	movs	r0, #100	@ 0x64
 8006a00:	f001 fef8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a04:	2000      	movs	r0, #0
 8006a06:	f001 fef5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8006a0a:	207a      	movs	r0, #122	@ 0x7a
 8006a0c:	f001 fef2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a10:	2000      	movs	r0, #0
 8006a12:	f001 feef 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8006a16:	208b      	movs	r0, #139	@ 0x8b
 8006a18:	f001 feec 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a1c:	2000      	movs	r0, #0
 8006a1e:	f001 fee9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006a22:	2099      	movs	r0, #153	@ 0x99
 8006a24:	f001 fee6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a28:	2000      	movs	r0, #0
 8006a2a:	f001 fee3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8006a2e:	20a8      	movs	r0, #168	@ 0xa8
 8006a30:	f001 fee0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a34:	2000      	movs	r0, #0
 8006a36:	f001 fedd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8006a3a:	20b9      	movs	r0, #185	@ 0xb9
 8006a3c:	f001 feda 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a40:	2000      	movs	r0, #0
 8006a42:	f001 fed7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8006a46:	20c4      	movs	r0, #196	@ 0xc4
 8006a48:	f001 fed4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	f001 fed1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8006a52:	20ca      	movs	r0, #202	@ 0xca
 8006a54:	f001 fece 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a58:	2000      	movs	r0, #0
 8006a5a:	f001 fecb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8006a5e:	20d2      	movs	r0, #210	@ 0xd2
 8006a60:	f001 fec8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a64:	2000      	movs	r0, #0
 8006a66:	f001 fec5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8006a6a:	20d9      	movs	r0, #217	@ 0xd9
 8006a6c:	f001 fec2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a70:	2000      	movs	r0, #0
 8006a72:	f001 febf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8006a76:	20e0      	movs	r0, #224	@ 0xe0
 8006a78:	f001 febc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	f001 feb9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006a82:	20f3      	movs	r0, #243	@ 0xf3
 8006a84:	f001 feb6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a88:	2000      	movs	r0, #0
 8006a8a:	f001 feb3 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8006a8e:	20e1      	movs	r0, #225	@ 0xe1
 8006a90:	f001 fec4 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x16);
 8006a94:	2016      	movs	r0, #22
 8006a96:	f001 fead 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a9a:	2000      	movs	r0, #0
 8006a9c:	f001 feaa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8006aa0:	201c      	movs	r0, #28
 8006aa2:	f001 fea7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006aa6:	2000      	movs	r0, #0
 8006aa8:	f001 fea4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8006aac:	2022      	movs	r0, #34	@ 0x22
 8006aae:	f001 fea1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ab2:	2000      	movs	r0, #0
 8006ab4:	f001 fe9e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x36);
 8006ab8:	2036      	movs	r0, #54	@ 0x36
 8006aba:	f001 fe9b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006abe:	2000      	movs	r0, #0
 8006ac0:	f001 fe98 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8006ac4:	2045      	movs	r0, #69	@ 0x45
 8006ac6:	f001 fe95 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006aca:	2000      	movs	r0, #0
 8006acc:	f001 fe92 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x52);
 8006ad0:	2052      	movs	r0, #82	@ 0x52
 8006ad2:	f001 fe8f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	f001 fe8c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x64);
 8006adc:	2064      	movs	r0, #100	@ 0x64
 8006ade:	f001 fe89 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ae2:	2000      	movs	r0, #0
 8006ae4:	f001 fe86 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8006ae8:	207a      	movs	r0, #122	@ 0x7a
 8006aea:	f001 fe83 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006aee:	2000      	movs	r0, #0
 8006af0:	f001 fe80 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8006af4:	208b      	movs	r0, #139	@ 0x8b
 8006af6:	f001 fe7d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006afa:	2000      	movs	r0, #0
 8006afc:	f001 fe7a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006b00:	2099      	movs	r0, #153	@ 0x99
 8006b02:	f001 fe77 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b06:	2000      	movs	r0, #0
 8006b08:	f001 fe74 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8006b0c:	20a8      	movs	r0, #168	@ 0xa8
 8006b0e:	f001 fe71 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b12:	2000      	movs	r0, #0
 8006b14:	f001 fe6e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8006b18:	20b9      	movs	r0, #185	@ 0xb9
 8006b1a:	f001 fe6b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b1e:	2000      	movs	r0, #0
 8006b20:	f001 fe68 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8006b24:	20c4      	movs	r0, #196	@ 0xc4
 8006b26:	f001 fe65 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b2a:	2000      	movs	r0, #0
 8006b2c:	f001 fe62 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8006b30:	20ca      	movs	r0, #202	@ 0xca
 8006b32:	f001 fe5f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b36:	2000      	movs	r0, #0
 8006b38:	f001 fe5c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8006b3c:	20d2      	movs	r0, #210	@ 0xd2
 8006b3e:	f001 fe59 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b42:	2000      	movs	r0, #0
 8006b44:	f001 fe56 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD8);
 8006b48:	20d8      	movs	r0, #216	@ 0xd8
 8006b4a:	f001 fe53 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b4e:	2000      	movs	r0, #0
 8006b50:	f001 fe50 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8006b54:	20e0      	movs	r0, #224	@ 0xe0
 8006b56:	f001 fe4d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b5a:	2000      	movs	r0, #0
 8006b5c:	f001 fe4a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006b60:	20f3      	movs	r0, #243	@ 0xf3
 8006b62:	f001 fe47 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b66:	2000      	movs	r0, #0
 8006b68:	f001 fe44 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8006b6c:	20e2      	movs	r0, #226	@ 0xe2
 8006b6e:	f001 fe55 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x05);
 8006b72:	2005      	movs	r0, #5
 8006b74:	f001 fe3e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b78:	2000      	movs	r0, #0
 8006b7a:	f001 fe3b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8006b7e:	200b      	movs	r0, #11
 8006b80:	f001 fe38 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b84:	2000      	movs	r0, #0
 8006b86:	f001 fe35 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8006b8a:	201b      	movs	r0, #27
 8006b8c:	f001 fe32 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b90:	2000      	movs	r0, #0
 8006b92:	f001 fe2f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x34);
 8006b96:	2034      	movs	r0, #52	@ 0x34
 8006b98:	f001 fe2c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	f001 fe29 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006ba2:	2044      	movs	r0, #68	@ 0x44
 8006ba4:	f001 fe26 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ba8:	2000      	movs	r0, #0
 8006baa:	f001 fe23 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8006bae:	204f      	movs	r0, #79	@ 0x4f
 8006bb0:	f001 fe20 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006bb4:	2000      	movs	r0, #0
 8006bb6:	f001 fe1d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x61);
 8006bba:	2061      	movs	r0, #97	@ 0x61
 8006bbc:	f001 fe1a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	f001 fe17 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x79);
 8006bc6:	2079      	movs	r0, #121	@ 0x79
 8006bc8:	f001 fe14 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006bcc:	2000      	movs	r0, #0
 8006bce:	f001 fe11 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006bd2:	2088      	movs	r0, #136	@ 0x88
 8006bd4:	f001 fe0e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006bd8:	2000      	movs	r0, #0
 8006bda:	f001 fe0b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x97);
 8006bde:	2097      	movs	r0, #151	@ 0x97
 8006be0:	f001 fe08 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006be4:	2000      	movs	r0, #0
 8006be6:	f001 fe05 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8006bea:	20a6      	movs	r0, #166	@ 0xa6
 8006bec:	f001 fe02 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006bf0:	2000      	movs	r0, #0
 8006bf2:	f001 fdff 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8006bf6:	20b7      	movs	r0, #183	@ 0xb7
 8006bf8:	f001 fdfc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	f001 fdf9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8006c02:	20c2      	movs	r0, #194	@ 0xc2
 8006c04:	f001 fdf6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c08:	2000      	movs	r0, #0
 8006c0a:	f001 fdf3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8006c0e:	20c7      	movs	r0, #199	@ 0xc7
 8006c10:	f001 fdf0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c14:	2000      	movs	r0, #0
 8006c16:	f001 fded 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8006c1a:	20d1      	movs	r0, #209	@ 0xd1
 8006c1c:	f001 fdea 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c20:	2000      	movs	r0, #0
 8006c22:	f001 fde7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD6);
 8006c26:	20d6      	movs	r0, #214	@ 0xd6
 8006c28:	f001 fde4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	f001 fde1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8006c32:	20dd      	movs	r0, #221	@ 0xdd
 8006c34:	f001 fdde 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c38:	2000      	movs	r0, #0
 8006c3a:	f001 fddb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006c3e:	20f3      	movs	r0, #243	@ 0xf3
 8006c40:	f001 fdd8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c44:	2000      	movs	r0, #0
 8006c46:	f001 fdd5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8006c4a:	20e3      	movs	r0, #227	@ 0xe3
 8006c4c:	f001 fde6 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x05);
 8006c50:	2005      	movs	r0, #5
 8006c52:	f001 fdcf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c56:	2000      	movs	r0, #0
 8006c58:	f001 fdcc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA);
 8006c5c:	200a      	movs	r0, #10
 8006c5e:	f001 fdc9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c62:	2000      	movs	r0, #0
 8006c64:	f001 fdc6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8006c68:	201c      	movs	r0, #28
 8006c6a:	f001 fdc3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c6e:	2000      	movs	r0, #0
 8006c70:	f001 fdc0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8006c74:	2033      	movs	r0, #51	@ 0x33
 8006c76:	f001 fdbd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	f001 fdba 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006c80:	2044      	movs	r0, #68	@ 0x44
 8006c82:	f001 fdb7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c86:	2000      	movs	r0, #0
 8006c88:	f001 fdb4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x50);
 8006c8c:	2050      	movs	r0, #80	@ 0x50
 8006c8e:	f001 fdb1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c92:	2000      	movs	r0, #0
 8006c94:	f001 fdae 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x62);
 8006c98:	2062      	movs	r0, #98	@ 0x62
 8006c9a:	f001 fdab 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	f001 fda8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x78);
 8006ca4:	2078      	movs	r0, #120	@ 0x78
 8006ca6:	f001 fda5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006caa:	2000      	movs	r0, #0
 8006cac:	f001 fda2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006cb0:	2088      	movs	r0, #136	@ 0x88
 8006cb2:	f001 fd9f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006cb6:	2000      	movs	r0, #0
 8006cb8:	f001 fd9c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x97);
 8006cbc:	2097      	movs	r0, #151	@ 0x97
 8006cbe:	f001 fd99 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006cc2:	2000      	movs	r0, #0
 8006cc4:	f001 fd96 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8006cc8:	20a6      	movs	r0, #166	@ 0xa6
 8006cca:	f001 fd93 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006cce:	2000      	movs	r0, #0
 8006cd0:	f001 fd90 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8006cd4:	20b7      	movs	r0, #183	@ 0xb7
 8006cd6:	f001 fd8d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006cda:	2000      	movs	r0, #0
 8006cdc:	f001 fd8a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8006ce0:	20c2      	movs	r0, #194	@ 0xc2
 8006ce2:	f001 fd87 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ce6:	2000      	movs	r0, #0
 8006ce8:	f001 fd84 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8006cec:	20c7      	movs	r0, #199	@ 0xc7
 8006cee:	f001 fd81 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006cf2:	2000      	movs	r0, #0
 8006cf4:	f001 fd7e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8006cf8:	20d1      	movs	r0, #209	@ 0xd1
 8006cfa:	f001 fd7b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006cfe:	2000      	movs	r0, #0
 8006d00:	f001 fd78 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8006d04:	20d5      	movs	r0, #213	@ 0xd5
 8006d06:	f001 fd75 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	f001 fd72 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8006d10:	20dd      	movs	r0, #221	@ 0xdd
 8006d12:	f001 fd6f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d16:	2000      	movs	r0, #0
 8006d18:	f001 fd6c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006d1c:	20f3      	movs	r0, #243	@ 0xf3
 8006d1e:	f001 fd69 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d22:	2000      	movs	r0, #0
 8006d24:	f001 fd66 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 8006d28:	20e4      	movs	r0, #228	@ 0xe4
 8006d2a:	f001 fd77 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8006d2e:	2001      	movs	r0, #1
 8006d30:	f001 fd60 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d34:	2000      	movs	r0, #0
 8006d36:	f001 fd5d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8006d3a:	2001      	movs	r0, #1
 8006d3c:	f001 fd5a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d40:	2000      	movs	r0, #0
 8006d42:	f001 fd57 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8006d46:	2002      	movs	r0, #2
 8006d48:	f001 fd54 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d4c:	2000      	movs	r0, #0
 8006d4e:	f001 fd51 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8006d52:	202a      	movs	r0, #42	@ 0x2a
 8006d54:	f001 fd4e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d58:	2000      	movs	r0, #0
 8006d5a:	f001 fd4b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8006d5e:	203c      	movs	r0, #60	@ 0x3c
 8006d60:	f001 fd48 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d64:	2000      	movs	r0, #0
 8006d66:	f001 fd45 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8006d6a:	204b      	movs	r0, #75	@ 0x4b
 8006d6c:	f001 fd42 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d70:	2000      	movs	r0, #0
 8006d72:	f001 fd3f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8006d76:	205d      	movs	r0, #93	@ 0x5d
 8006d78:	f001 fd3c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d7c:	2000      	movs	r0, #0
 8006d7e:	f001 fd39 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x74);
 8006d82:	2074      	movs	r0, #116	@ 0x74
 8006d84:	f001 fd36 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d88:	2000      	movs	r0, #0
 8006d8a:	f001 fd33 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x84);
 8006d8e:	2084      	movs	r0, #132	@ 0x84
 8006d90:	f001 fd30 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006d94:	2000      	movs	r0, #0
 8006d96:	f001 fd2d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x93);
 8006d9a:	2093      	movs	r0, #147	@ 0x93
 8006d9c:	f001 fd2a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006da0:	2000      	movs	r0, #0
 8006da2:	f001 fd27 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8006da6:	20a2      	movs	r0, #162	@ 0xa2
 8006da8:	f001 fd24 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006dac:	2000      	movs	r0, #0
 8006dae:	f001 fd21 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8006db2:	20b3      	movs	r0, #179	@ 0xb3
 8006db4:	f001 fd1e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006db8:	2000      	movs	r0, #0
 8006dba:	f001 fd1b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8006dbe:	20be      	movs	r0, #190	@ 0xbe
 8006dc0:	f001 fd18 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006dc4:	2000      	movs	r0, #0
 8006dc6:	f001 fd15 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8006dca:	20c4      	movs	r0, #196	@ 0xc4
 8006dcc:	f001 fd12 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	f001 fd0f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8006dd6:	20cd      	movs	r0, #205	@ 0xcd
 8006dd8:	f001 fd0c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f001 fd09 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8006de2:	20d3      	movs	r0, #211	@ 0xd3
 8006de4:	f001 fd06 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006de8:	2000      	movs	r0, #0
 8006dea:	f001 fd03 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8006dee:	20dd      	movs	r0, #221	@ 0xdd
 8006df0:	f001 fd00 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006df4:	2000      	movs	r0, #0
 8006df6:	f001 fcfd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006dfa:	20f3      	movs	r0, #243	@ 0xf3
 8006dfc:	f001 fcfa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e00:	2000      	movs	r0, #0
 8006e02:	f001 fcf7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 8006e06:	20e5      	movs	r0, #229	@ 0xe5
 8006e08:	f001 fd08 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006e0c:	2000      	movs	r0, #0
 8006e0e:	f001 fcf1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e12:	2000      	movs	r0, #0
 8006e14:	f001 fcee 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e18:	2000      	movs	r0, #0
 8006e1a:	f001 fceb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e1e:	2000      	movs	r0, #0
 8006e20:	f001 fce8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8006e24:	2002      	movs	r0, #2
 8006e26:	f001 fce5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	f001 fce2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x29);
 8006e30:	2029      	movs	r0, #41	@ 0x29
 8006e32:	f001 fcdf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e36:	2000      	movs	r0, #0
 8006e38:	f001 fcdc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8006e3c:	203c      	movs	r0, #60	@ 0x3c
 8006e3e:	f001 fcd9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e42:	2000      	movs	r0, #0
 8006e44:	f001 fcd6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8006e48:	204b      	movs	r0, #75	@ 0x4b
 8006e4a:	f001 fcd3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e4e:	2000      	movs	r0, #0
 8006e50:	f001 fcd0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8006e54:	205d      	movs	r0, #93	@ 0x5d
 8006e56:	f001 fccd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e5a:	2000      	movs	r0, #0
 8006e5c:	f001 fcca 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x74);
 8006e60:	2074      	movs	r0, #116	@ 0x74
 8006e62:	f001 fcc7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e66:	2000      	movs	r0, #0
 8006e68:	f001 fcc4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x84);
 8006e6c:	2084      	movs	r0, #132	@ 0x84
 8006e6e:	f001 fcc1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e72:	2000      	movs	r0, #0
 8006e74:	f001 fcbe 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x93);
 8006e78:	2093      	movs	r0, #147	@ 0x93
 8006e7a:	f001 fcbb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e7e:	2000      	movs	r0, #0
 8006e80:	f001 fcb8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8006e84:	20a2      	movs	r0, #162	@ 0xa2
 8006e86:	f001 fcb5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	f001 fcb2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8006e90:	20b3      	movs	r0, #179	@ 0xb3
 8006e92:	f001 fcaf 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006e96:	2000      	movs	r0, #0
 8006e98:	f001 fcac 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8006e9c:	20be      	movs	r0, #190	@ 0xbe
 8006e9e:	f001 fca9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	f001 fca6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8006ea8:	20c4      	movs	r0, #196	@ 0xc4
 8006eaa:	f001 fca3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006eae:	2000      	movs	r0, #0
 8006eb0:	f001 fca0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8006eb4:	20cd      	movs	r0, #205	@ 0xcd
 8006eb6:	f001 fc9d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006eba:	2000      	movs	r0, #0
 8006ebc:	f001 fc9a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8006ec0:	20d3      	movs	r0, #211	@ 0xd3
 8006ec2:	f001 fc97 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ec6:	2000      	movs	r0, #0
 8006ec8:	f001 fc94 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8006ecc:	20dc      	movs	r0, #220	@ 0xdc
 8006ece:	f001 fc91 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ed2:	2000      	movs	r0, #0
 8006ed4:	f001 fc8e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006ed8:	20f3      	movs	r0, #243	@ 0xf3
 8006eda:	f001 fc8b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ede:	2000      	movs	r0, #0
 8006ee0:	f001 fc88 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 8006ee4:	20e6      	movs	r0, #230	@ 0xe6
 8006ee6:	f001 fc99 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x11);
 8006eea:	2011      	movs	r0, #17
 8006eec:	f001 fc82 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	f001 fc7f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x34);
 8006ef6:	2034      	movs	r0, #52	@ 0x34
 8006ef8:	f001 fc7c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006efc:	2000      	movs	r0, #0
 8006efe:	f001 fc79 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x56);
 8006f02:	2056      	movs	r0, #86	@ 0x56
 8006f04:	f001 fc76 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f08:	2000      	movs	r0, #0
 8006f0a:	f001 fc73 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x76);
 8006f0e:	2076      	movs	r0, #118	@ 0x76
 8006f10:	f001 fc70 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f14:	2000      	movs	r0, #0
 8006f16:	f001 fc6d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x77);
 8006f1a:	2077      	movs	r0, #119	@ 0x77
 8006f1c:	f001 fc6a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f20:	2000      	movs	r0, #0
 8006f22:	f001 fc67 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x66);
 8006f26:	2066      	movs	r0, #102	@ 0x66
 8006f28:	f001 fc64 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	f001 fc61 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006f32:	2088      	movs	r0, #136	@ 0x88
 8006f34:	f001 fc5e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f38:	2000      	movs	r0, #0
 8006f3a:	f001 fc5b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006f3e:	2099      	movs	r0, #153	@ 0x99
 8006f40:	f001 fc58 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f44:	2000      	movs	r0, #0
 8006f46:	f001 fc55 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8006f4a:	20bb      	movs	r0, #187	@ 0xbb
 8006f4c:	f001 fc52 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f50:	2000      	movs	r0, #0
 8006f52:	f001 fc4f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006f56:	2099      	movs	r0, #153	@ 0x99
 8006f58:	f001 fc4c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	f001 fc49 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x66);
 8006f62:	2066      	movs	r0, #102	@ 0x66
 8006f64:	f001 fc46 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f68:	2000      	movs	r0, #0
 8006f6a:	f001 fc43 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8006f6e:	2055      	movs	r0, #85	@ 0x55
 8006f70:	f001 fc40 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f74:	2000      	movs	r0, #0
 8006f76:	f001 fc3d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8006f7a:	2055      	movs	r0, #85	@ 0x55
 8006f7c:	f001 fc3a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f80:	2000      	movs	r0, #0
 8006f82:	f001 fc37 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8006f86:	2045      	movs	r0, #69	@ 0x45
 8006f88:	f001 fc34 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	f001 fc31 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x43);
 8006f92:	2043      	movs	r0, #67	@ 0x43
 8006f94:	f001 fc2e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006f98:	2000      	movs	r0, #0
 8006f9a:	f001 fc2b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006f9e:	2044      	movs	r0, #68	@ 0x44
 8006fa0:	f001 fc28 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	f001 fc25 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8006faa:	20e7      	movs	r0, #231	@ 0xe7
 8006fac:	f001 fc36 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x32);
 8006fb0:	2032      	movs	r0, #50	@ 0x32
 8006fb2:	f001 fc1f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006fb6:	2000      	movs	r0, #0
 8006fb8:	f001 fc1c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8006fbc:	2055      	movs	r0, #85	@ 0x55
 8006fbe:	f001 fc19 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	f001 fc16 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x76);
 8006fc8:	2076      	movs	r0, #118	@ 0x76
 8006fca:	f001 fc13 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006fce:	2000      	movs	r0, #0
 8006fd0:	f001 fc10 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x66);
 8006fd4:	2066      	movs	r0, #102	@ 0x66
 8006fd6:	f001 fc0d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006fda:	2000      	movs	r0, #0
 8006fdc:	f001 fc0a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x67);
 8006fe0:	2067      	movs	r0, #103	@ 0x67
 8006fe2:	f001 fc07 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	f001 fc04 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x67);
 8006fec:	2067      	movs	r0, #103	@ 0x67
 8006fee:	f001 fc01 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	f001 fbfe 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x87);
 8006ff8:	2087      	movs	r0, #135	@ 0x87
 8006ffa:	f001 fbfb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006ffe:	2000      	movs	r0, #0
 8007000:	f001 fbf8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8007004:	2099      	movs	r0, #153	@ 0x99
 8007006:	f001 fbf5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800700a:	2000      	movs	r0, #0
 800700c:	f001 fbf2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8007010:	20bb      	movs	r0, #187	@ 0xbb
 8007012:	f001 fbef 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007016:	2000      	movs	r0, #0
 8007018:	f001 fbec 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 800701c:	2099      	movs	r0, #153	@ 0x99
 800701e:	f001 fbe9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007022:	2000      	movs	r0, #0
 8007024:	f001 fbe6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x77);
 8007028:	2077      	movs	r0, #119	@ 0x77
 800702a:	f001 fbe3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800702e:	2000      	movs	r0, #0
 8007030:	f001 fbe0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8007034:	2044      	movs	r0, #68	@ 0x44
 8007036:	f001 fbdd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800703a:	2000      	movs	r0, #0
 800703c:	f001 fbda 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x56);
 8007040:	2056      	movs	r0, #86	@ 0x56
 8007042:	f001 fbd7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007046:	2000      	movs	r0, #0
 8007048:	f001 fbd4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x23);
 800704c:	2023      	movs	r0, #35	@ 0x23
 800704e:	f001 fbd1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007052:	2000      	movs	r0, #0
 8007054:	f001 fbce 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8007058:	2033      	movs	r0, #51	@ 0x33
 800705a:	f001 fbcb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800705e:	2000      	movs	r0, #0
 8007060:	f001 fbc8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8007064:	2045      	movs	r0, #69	@ 0x45
 8007066:	f001 fbc5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800706a:	2000      	movs	r0, #0
 800706c:	f001 fbc2 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8007070:	20e8      	movs	r0, #232	@ 0xe8
 8007072:	f001 fbd3 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007076:	2000      	movs	r0, #0
 8007078:	f001 fbbc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800707c:	2000      	movs	r0, #0
 800707e:	f001 fbb9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8007082:	2099      	movs	r0, #153	@ 0x99
 8007084:	f001 fbb6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007088:	2000      	movs	r0, #0
 800708a:	f001 fbb3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x87);
 800708e:	2087      	movs	r0, #135	@ 0x87
 8007090:	f001 fbb0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007094:	2000      	movs	r0, #0
 8007096:	f001 fbad 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);
 800709a:	2088      	movs	r0, #136	@ 0x88
 800709c:	f001 fbaa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070a0:	2000      	movs	r0, #0
 80070a2:	f001 fba7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x77);
 80070a6:	2077      	movs	r0, #119	@ 0x77
 80070a8:	f001 fba4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070ac:	2000      	movs	r0, #0
 80070ae:	f001 fba1 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x66);
 80070b2:	2066      	movs	r0, #102	@ 0x66
 80070b4:	f001 fb9e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070b8:	2000      	movs	r0, #0
 80070ba:	f001 fb9b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);
 80070be:	2088      	movs	r0, #136	@ 0x88
 80070c0:	f001 fb98 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070c4:	2000      	movs	r0, #0
 80070c6:	f001 fb95 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xAA);
 80070ca:	20aa      	movs	r0, #170	@ 0xaa
 80070cc:	f001 fb92 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070d0:	2000      	movs	r0, #0
 80070d2:	f001 fb8f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xBB);
 80070d6:	20bb      	movs	r0, #187	@ 0xbb
 80070d8:	f001 fb8c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070dc:	2000      	movs	r0, #0
 80070de:	f001 fb89 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x99);
 80070e2:	2099      	movs	r0, #153	@ 0x99
 80070e4:	f001 fb86 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070e8:	2000      	movs	r0, #0
 80070ea:	f001 fb83 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x66);
 80070ee:	2066      	movs	r0, #102	@ 0x66
 80070f0:	f001 fb80 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80070f4:	2000      	movs	r0, #0
 80070f6:	f001 fb7d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x55);
 80070fa:	2055      	movs	r0, #85	@ 0x55
 80070fc:	f001 fb7a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007100:	2000      	movs	r0, #0
 8007102:	f001 fb77 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8007106:	2055      	movs	r0, #85	@ 0x55
 8007108:	f001 fb74 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800710c:	2000      	movs	r0, #0
 800710e:	f001 fb71 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8007112:	2044      	movs	r0, #68	@ 0x44
 8007114:	f001 fb6e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007118:	2000      	movs	r0, #0
 800711a:	f001 fb6b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 800711e:	2044      	movs	r0, #68	@ 0x44
 8007120:	f001 fb68 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007124:	2000      	movs	r0, #0
 8007126:	f001 fb65 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x55);
 800712a:	2055      	movs	r0, #85	@ 0x55
 800712c:	f001 fb62 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007130:	2000      	movs	r0, #0
 8007132:	f001 fb5f 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 8007136:	20e9      	movs	r0, #233	@ 0xe9
 8007138:	f001 fb70 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xAA);
 800713c:	20aa      	movs	r0, #170	@ 0xaa
 800713e:	f001 fb59 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007142:	2000      	movs	r0, #0
 8007144:	f001 fb56 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007148:	2000      	movs	r0, #0
 800714a:	f001 fb53 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800714e:	2000      	movs	r0, #0
 8007150:	f001 fb50 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x00);
 8007154:	2000      	movs	r0, #0
 8007156:	f001 fb61 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xAA);
 800715a:	20aa      	movs	r0, #170	@ 0xaa
 800715c:	f001 fb4a 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 8007160:	20cf      	movs	r0, #207	@ 0xcf
 8007162:	f001 fb5b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007166:	2000      	movs	r0, #0
 8007168:	f001 fb44 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800716c:	2000      	movs	r0, #0
 800716e:	f001 fb41 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007172:	2000      	movs	r0, #0
 8007174:	f001 fb3e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007178:	2000      	movs	r0, #0
 800717a:	f001 fb3b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800717e:	2000      	movs	r0, #0
 8007180:	f001 fb38 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007184:	2000      	movs	r0, #0
 8007186:	f001 fb35 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800718a:	2000      	movs	r0, #0
 800718c:	f001 fb32 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007190:	2000      	movs	r0, #0
 8007192:	f001 fb2f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007196:	2000      	movs	r0, #0
 8007198:	f001 fb2c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800719c:	2000      	movs	r0, #0
 800719e:	f001 fb29 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071a2:	2000      	movs	r0, #0
 80071a4:	f001 fb26 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071a8:	2000      	movs	r0, #0
 80071aa:	f001 fb23 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071ae:	2000      	movs	r0, #0
 80071b0:	f001 fb20 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071b4:	2000      	movs	r0, #0
 80071b6:	f001 fb1d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071ba:	2000      	movs	r0, #0
 80071bc:	f001 fb1a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071c0:	2000      	movs	r0, #0
 80071c2:	f001 fb17 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071c6:	2000      	movs	r0, #0
 80071c8:	f001 fb14 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80071cc:	20f0      	movs	r0, #240	@ 0xf0
 80071ce:	f001 fb25 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80071d2:	2000      	movs	r0, #0
 80071d4:	f001 fb0e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x50);
 80071d8:	2050      	movs	r0, #80	@ 0x50
 80071da:	f001 fb0b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071de:	2000      	movs	r0, #0
 80071e0:	f001 fb08 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071e4:	2000      	movs	r0, #0
 80071e6:	f001 fb05 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80071ea:	2000      	movs	r0, #0
 80071ec:	f001 fb02 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 80071f0:	20f3      	movs	r0, #243	@ 0xf3
 80071f2:	f001 fb13 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80071f6:	2000      	movs	r0, #0
 80071f8:	f001 fafc 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 80071fc:	20f9      	movs	r0, #249	@ 0xf9
 80071fe:	f001 fb0d 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x06);
 8007202:	2006      	movs	r0, #6
 8007204:	f001 faf6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);
 8007208:	2010      	movs	r0, #16
 800720a:	f001 faf3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x29);
 800720e:	2029      	movs	r0, #41	@ 0x29
 8007210:	f001 faf0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007214:	2000      	movs	r0, #0
 8007216:	f001 faed 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 800721a:	203a      	movs	r0, #58	@ 0x3a
 800721c:	f001 fafe 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 8007220:	2055      	movs	r0, #85	@ 0x55
 8007222:	f001 fae7 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8007226:	2011      	movs	r0, #17
 8007228:	f001 faf8 	bl	800881c <lcd_wr_regno>
    HAL_Delay(100);
 800722c:	2064      	movs	r0, #100	@ 0x64
 800722e:	f7fb fb41 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0x29);
 8007232:	2029      	movs	r0, #41	@ 0x29
 8007234:	f001 faf2 	bl	800881c <lcd_wr_regno>
    lcd_wr_regno(0x35);
 8007238:	2035      	movs	r0, #53	@ 0x35
 800723a:	f001 faef 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800723e:	2000      	movs	r0, #0
 8007240:	f001 fad8 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x51);
 8007244:	2051      	movs	r0, #81	@ 0x51
 8007246:	f001 fae9 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xFF);
 800724a:	20ff      	movs	r0, #255	@ 0xff
 800724c:	f001 fad2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x53);
 8007250:	2053      	movs	r0, #83	@ 0x53
 8007252:	f001 fae3 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x2C);
 8007256:	202c      	movs	r0, #44	@ 0x2c
 8007258:	f001 facc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x55);
 800725c:	2055      	movs	r0, #85	@ 0x55
 800725e:	f001 fadd 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x82);
 8007262:	2082      	movs	r0, #130	@ 0x82
 8007264:	f001 fac6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 8007268:	202c      	movs	r0, #44	@ 0x2c
 800726a:	f001 fad7 	bl	800881c <lcd_wr_regno>
}
 800726e:	bf00      	nop
 8007270:	bd80      	pop	{r7, pc}

08007272 <lcd_ex_st7796_reginit>:
 * @brief       ST7796
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8007276:	2011      	movs	r0, #17
 8007278:	f001 fad0 	bl	800881c <lcd_wr_regno>

    HAL_Delay(120);
 800727c:	2078      	movs	r0, #120	@ 0x78
 800727e:	f7fb fb19 	bl	80028b4 <HAL_Delay>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 8007282:	2036      	movs	r0, #54	@ 0x36
 8007284:	f001 faca 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x48);
 8007288:	2048      	movs	r0, #72	@ 0x48
 800728a:	f001 fab3 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 800728e:	203a      	movs	r0, #58	@ 0x3a
 8007290:	f001 fac4 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x55);
 8007294:	2055      	movs	r0, #85	@ 0x55
 8007296:	f001 faad 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800729a:	20f0      	movs	r0, #240	@ 0xf0
 800729c:	f001 fabe 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xC3);
 80072a0:	20c3      	movs	r0, #195	@ 0xc3
 80072a2:	f001 faa7 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80072a6:	20f0      	movs	r0, #240	@ 0xf0
 80072a8:	f001 fab8 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x96);
 80072ac:	2096      	movs	r0, #150	@ 0x96
 80072ae:	f001 faa1 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 80072b2:	20b4      	movs	r0, #180	@ 0xb4
 80072b4:	f001 fab2 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 80072b8:	2001      	movs	r0, #1
 80072ba:	f001 fa9b 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 80072be:	20b6      	movs	r0, #182	@ 0xb6
 80072c0:	f001 faac 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80072c4:	200a      	movs	r0, #10
 80072c6:	f001 fa95 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 80072ca:	20a2      	movs	r0, #162	@ 0xa2
 80072cc:	f001 fa92 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80072d0:	20b7      	movs	r0, #183	@ 0xb7
 80072d2:	f001 faa3 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xC6);
 80072d6:	20c6      	movs	r0, #198	@ 0xc6
 80072d8:	f001 fa8c 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB9);
 80072dc:	20b9      	movs	r0, #185	@ 0xb9
 80072de:	f001 fa9d 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x02);
 80072e2:	2002      	movs	r0, #2
 80072e4:	f001 fa86 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xE0);
 80072e8:	20e0      	movs	r0, #224	@ 0xe0
 80072ea:	f001 fa83 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 80072ee:	20c0      	movs	r0, #192	@ 0xc0
 80072f0:	f001 fa94 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x80);
 80072f4:	2080      	movs	r0, #128	@ 0x80
 80072f6:	f001 fa7d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x16);
 80072fa:	2016      	movs	r0, #22
 80072fc:	f001 fa7a 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8007300:	20c1      	movs	r0, #193	@ 0xc1
 8007302:	f001 fa8b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x19);
 8007306:	2019      	movs	r0, #25
 8007308:	f001 fa74 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 800730c:	20c2      	movs	r0, #194	@ 0xc2
 800730e:	f001 fa85 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xA7);
 8007312:	20a7      	movs	r0, #167	@ 0xa7
 8007314:	f001 fa6e 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8007318:	20c5      	movs	r0, #197	@ 0xc5
 800731a:	f001 fa7f 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x16);
 800731e:	2016      	movs	r0, #22
 8007320:	f001 fa68 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8007324:	20e8      	movs	r0, #232	@ 0xe8
 8007326:	f001 fa79 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x40);
 800732a:	2040      	movs	r0, #64	@ 0x40
 800732c:	f001 fa62 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x8A);
 8007330:	208a      	movs	r0, #138	@ 0x8a
 8007332:	f001 fa5f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007336:	2000      	movs	r0, #0
 8007338:	f001 fa5c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800733c:	2000      	movs	r0, #0
 800733e:	f001 fa59 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x29);
 8007342:	2029      	movs	r0, #41	@ 0x29
 8007344:	f001 fa56 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x19);
 8007348:	2019      	movs	r0, #25
 800734a:	f001 fa53 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xA5);
 800734e:	20a5      	movs	r0, #165	@ 0xa5
 8007350:	f001 fa50 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8007354:	2033      	movs	r0, #51	@ 0x33
 8007356:	f001 fa4d 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 800735a:	20e0      	movs	r0, #224	@ 0xe0
 800735c:	f001 fa5e 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8007360:	20f0      	movs	r0, #240	@ 0xf0
 8007362:	f001 fa47 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x07);
 8007366:	2007      	movs	r0, #7
 8007368:	f001 fa44 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0D);
 800736c:	200d      	movs	r0, #13
 800736e:	f001 fa41 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x04);
 8007372:	2004      	movs	r0, #4
 8007374:	f001 fa3e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x05);
 8007378:	2005      	movs	r0, #5
 800737a:	f001 fa3b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x14);
 800737e:	2014      	movs	r0, #20
 8007380:	f001 fa38 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x36);
 8007384:	2036      	movs	r0, #54	@ 0x36
 8007386:	f001 fa35 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x54);
 800738a:	2054      	movs	r0, #84	@ 0x54
 800738c:	f001 fa32 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8007390:	204c      	movs	r0, #76	@ 0x4c
 8007392:	f001 fa2f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x38);
 8007396:	2038      	movs	r0, #56	@ 0x38
 8007398:	f001 fa2c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x13);
 800739c:	2013      	movs	r0, #19
 800739e:	f001 fa29 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x14);
 80073a2:	2014      	movs	r0, #20
 80073a4:	f001 fa26 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2E);
 80073a8:	202e      	movs	r0, #46	@ 0x2e
 80073aa:	f001 fa23 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x34);
 80073ae:	2034      	movs	r0, #52	@ 0x34
 80073b0:	f001 fa20 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 80073b4:	20e1      	movs	r0, #225	@ 0xe1
 80073b6:	f001 fa31 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xF0);
 80073ba:	20f0      	movs	r0, #240	@ 0xf0
 80073bc:	f001 fa1a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);
 80073c0:	2010      	movs	r0, #16
 80073c2:	f001 fa17 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x14);
 80073c6:	2014      	movs	r0, #20
 80073c8:	f001 fa14 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0E);
 80073cc:	200e      	movs	r0, #14
 80073ce:	f001 fa11 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0C);
 80073d2:	200c      	movs	r0, #12
 80073d4:	f001 fa0e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x08);
 80073d8:	2008      	movs	r0, #8
 80073da:	f001 fa0b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x35);
 80073de:	2035      	movs	r0, #53	@ 0x35
 80073e0:	f001 fa08 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x44);
 80073e4:	2044      	movs	r0, #68	@ 0x44
 80073e6:	f001 fa05 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x4C);
 80073ea:	204c      	movs	r0, #76	@ 0x4c
 80073ec:	f001 fa02 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x26);
 80073f0:	2026      	movs	r0, #38	@ 0x26
 80073f2:	f001 f9ff 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);
 80073f6:	2010      	movs	r0, #16
 80073f8:	f001 f9fc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x12);
 80073fc:	2012      	movs	r0, #18
 80073fe:	f001 f9f9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8007402:	202c      	movs	r0, #44	@ 0x2c
 8007404:	f001 f9f6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x32);
 8007408:	2032      	movs	r0, #50	@ 0x32
 800740a:	f001 f9f3 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800740e:	20f0      	movs	r0, #240	@ 0xf0
 8007410:	f001 fa04 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8007414:	203c      	movs	r0, #60	@ 0x3c
 8007416:	f001 f9ed 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800741a:	20f0      	movs	r0, #240	@ 0xf0
 800741c:	f001 f9fe 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x69);
 8007420:	2069      	movs	r0, #105	@ 0x69
 8007422:	f001 f9e7 	bl	80087f4 <lcd_wr_data>

    HAL_Delay(120);
 8007426:	2078      	movs	r0, #120	@ 0x78
 8007428:	f7fb fa44 	bl	80028b4 <HAL_Delay>

    lcd_wr_regno(0x21);
 800742c:	2021      	movs	r0, #33	@ 0x21
 800742e:	f001 f9f5 	bl	800881c <lcd_wr_regno>
    lcd_wr_regno(0x29);
 8007432:	2029      	movs	r0, #41	@ 0x29
 8007434:	f001 f9f2 	bl	800881c <lcd_wr_regno>
}
 8007438:	bf00      	nop
 800743a:	bd80      	pop	{r7, pc}

0800743c <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8007440:	2155      	movs	r1, #85	@ 0x55
 8007442:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8007446:	f001 f9fd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 800744a:	21aa      	movs	r1, #170	@ 0xaa
 800744c:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8007450:	f001 f9f8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8007454:	2152      	movs	r1, #82	@ 0x52
 8007456:	f24f 0002 	movw	r0, #61442	@ 0xf002
 800745a:	f001 f9f3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 800745e:	2108      	movs	r1, #8
 8007460:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8007464:	f001 f9ee 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 8007468:	2101      	movs	r1, #1
 800746a:	f24f 0004 	movw	r0, #61444	@ 0xf004
 800746e:	f001 f9e9 	bl	8008844 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8007472:	210d      	movs	r1, #13
 8007474:	f44f 4030 	mov.w	r0, #45056	@ 0xb000
 8007478:	f001 f9e4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 800747c:	210d      	movs	r1, #13
 800747e:	f24b 0001 	movw	r0, #45057	@ 0xb001
 8007482:	f001 f9df 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8007486:	210d      	movs	r1, #13
 8007488:	f24b 0002 	movw	r0, #45058	@ 0xb002
 800748c:	f001 f9da 	bl	8008844 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8007490:	2134      	movs	r1, #52	@ 0x34
 8007492:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 8007496:	f001 f9d5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 800749a:	2134      	movs	r1, #52	@ 0x34
 800749c:	f24b 6001 	movw	r0, #46593	@ 0xb601
 80074a0:	f001 f9d0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 80074a4:	2134      	movs	r1, #52	@ 0x34
 80074a6:	f24b 6002 	movw	r0, #46594	@ 0xb602
 80074aa:	f001 f9cb 	bl	8008844 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 80074ae:	210d      	movs	r1, #13
 80074b0:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 80074b4:	f001 f9c6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 80074b8:	210d      	movs	r1, #13
 80074ba:	f24b 1001 	movw	r0, #45313	@ 0xb101
 80074be:	f001 f9c1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 80074c2:	210d      	movs	r1, #13
 80074c4:	f24b 1002 	movw	r0, #45314	@ 0xb102
 80074c8:	f001 f9bc 	bl	8008844 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 80074cc:	2134      	movs	r1, #52	@ 0x34
 80074ce:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 80074d2:	f001 f9b7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 80074d6:	2134      	movs	r1, #52	@ 0x34
 80074d8:	f24b 7001 	movw	r0, #46849	@ 0xb701
 80074dc:	f001 f9b2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 80074e0:	2134      	movs	r1, #52	@ 0x34
 80074e2:	f24b 7002 	movw	r0, #46850	@ 0xb702
 80074e6:	f001 f9ad 	bl	8008844 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80074ea:	2100      	movs	r1, #0
 80074ec:	f44f 4032 	mov.w	r0, #45568	@ 0xb200
 80074f0:	f001 f9a8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80074f4:	2100      	movs	r1, #0
 80074f6:	f24b 2001 	movw	r0, #45569	@ 0xb201
 80074fa:	f001 f9a3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80074fe:	2100      	movs	r1, #0
 8007500:	f24b 2002 	movw	r0, #45570	@ 0xb202
 8007504:	f001 f99e 	bl	8008844 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 8007508:	2124      	movs	r1, #36	@ 0x24
 800750a:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 800750e:	f001 f999 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 8007512:	2124      	movs	r1, #36	@ 0x24
 8007514:	f64b 0001 	movw	r0, #47105	@ 0xb801
 8007518:	f001 f994 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 800751c:	2124      	movs	r1, #36	@ 0x24
 800751e:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8007522:	f001 f98f 	bl	8008844 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 8007526:	2101      	movs	r1, #1
 8007528:	f44f 403f 	mov.w	r0, #48896	@ 0xbf00
 800752c:	f001 f98a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 8007530:	210f      	movs	r1, #15
 8007532:	f44f 4033 	mov.w	r0, #45824	@ 0xb300
 8007536:	f001 f985 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 800753a:	210f      	movs	r1, #15
 800753c:	f24b 3001 	movw	r0, #45825	@ 0xb301
 8007540:	f001 f980 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 8007544:	210f      	movs	r1, #15
 8007546:	f24b 3002 	movw	r0, #45826	@ 0xb302
 800754a:	f001 f97b 	bl	8008844 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 800754e:	2134      	movs	r1, #52	@ 0x34
 8007550:	f44f 4039 	mov.w	r0, #47360	@ 0xb900
 8007554:	f001 f976 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 8007558:	2134      	movs	r1, #52	@ 0x34
 800755a:	f64b 1001 	movw	r0, #47361	@ 0xb901
 800755e:	f001 f971 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8007562:	2134      	movs	r1, #52	@ 0x34
 8007564:	f64b 1002 	movw	r0, #47362	@ 0xb902
 8007568:	f001 f96c 	bl	8008844 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 800756c:	2108      	movs	r1, #8
 800756e:	f44f 4035 	mov.w	r0, #46336	@ 0xb500
 8007572:	f001 f967 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 8007576:	2108      	movs	r1, #8
 8007578:	f24b 5001 	movw	r0, #46337	@ 0xb501
 800757c:	f001 f962 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8007580:	2108      	movs	r1, #8
 8007582:	f24b 5002 	movw	r0, #46338	@ 0xb502
 8007586:	f001 f95d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 800758a:	2103      	movs	r1, #3
 800758c:	f44f 4042 	mov.w	r0, #49664	@ 0xc200
 8007590:	f001 f958 	bl	8008844 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 8007594:	2124      	movs	r1, #36	@ 0x24
 8007596:	f44f 403a 	mov.w	r0, #47616	@ 0xba00
 800759a:	f001 f953 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 800759e:	2124      	movs	r1, #36	@ 0x24
 80075a0:	f64b 2001 	movw	r0, #47617	@ 0xba01
 80075a4:	f001 f94e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 80075a8:	2124      	movs	r1, #36	@ 0x24
 80075aa:	f64b 2002 	movw	r0, #47618	@ 0xba02
 80075ae:	f001 f949 	bl	8008844 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 80075b2:	2100      	movs	r1, #0
 80075b4:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 80075b8:	f001 f944 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 80075bc:	2178      	movs	r1, #120	@ 0x78
 80075be:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 80075c2:	f001 f93f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80075c6:	2100      	movs	r1, #0
 80075c8:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 80075cc:	f001 f93a 	bl	8008844 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 80075d0:	2100      	movs	r1, #0
 80075d2:	f44f 403d 	mov.w	r0, #48384	@ 0xbd00
 80075d6:	f001 f935 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 80075da:	2178      	movs	r1, #120	@ 0x78
 80075dc:	f64b 5001 	movw	r0, #48385	@ 0xbd01
 80075e0:	f001 f930 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 80075e4:	2100      	movs	r1, #0
 80075e6:	f64b 5002 	movw	r0, #48386	@ 0xbd02
 80075ea:	f001 f92b 	bl	8008844 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80075ee:	2100      	movs	r1, #0
 80075f0:	f44f 403e 	mov.w	r0, #48640	@ 0xbe00
 80075f4:	f001 f926 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80075f8:	2164      	movs	r1, #100	@ 0x64
 80075fa:	f64b 6001 	movw	r0, #48641	@ 0xbe01
 80075fe:	f001 f921 	bl	8008844 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 8007602:	2100      	movs	r1, #0
 8007604:	f44f 4051 	mov.w	r0, #53504	@ 0xd100
 8007608:	f001 f91c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 800760c:	2133      	movs	r1, #51	@ 0x33
 800760e:	f24d 1001 	movw	r0, #53505	@ 0xd101
 8007612:	f001 f917 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 8007616:	2100      	movs	r1, #0
 8007618:	f24d 1002 	movw	r0, #53506	@ 0xd102
 800761c:	f001 f912 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 8007620:	2134      	movs	r1, #52	@ 0x34
 8007622:	f24d 1003 	movw	r0, #53507	@ 0xd103
 8007626:	f001 f90d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 800762a:	2100      	movs	r1, #0
 800762c:	f24d 1004 	movw	r0, #53508	@ 0xd104
 8007630:	f001 f908 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 8007634:	213a      	movs	r1, #58	@ 0x3a
 8007636:	f24d 1005 	movw	r0, #53509	@ 0xd105
 800763a:	f001 f903 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 800763e:	2100      	movs	r1, #0
 8007640:	f24d 1006 	movw	r0, #53510	@ 0xd106
 8007644:	f001 f8fe 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 8007648:	214a      	movs	r1, #74	@ 0x4a
 800764a:	f24d 1007 	movw	r0, #53511	@ 0xd107
 800764e:	f001 f8f9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8007652:	2100      	movs	r1, #0
 8007654:	f24d 1008 	movw	r0, #53512	@ 0xd108
 8007658:	f001 f8f4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 800765c:	215c      	movs	r1, #92	@ 0x5c
 800765e:	f24d 1009 	movw	r0, #53513	@ 0xd109
 8007662:	f001 f8ef 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 8007666:	2100      	movs	r1, #0
 8007668:	f24d 100a 	movw	r0, #53514	@ 0xd10a
 800766c:	f001 f8ea 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8007670:	2181      	movs	r1, #129	@ 0x81
 8007672:	f24d 100b 	movw	r0, #53515	@ 0xd10b
 8007676:	f001 f8e5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 800767a:	2100      	movs	r1, #0
 800767c:	f24d 100c 	movw	r0, #53516	@ 0xd10c
 8007680:	f001 f8e0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 8007684:	21a6      	movs	r1, #166	@ 0xa6
 8007686:	f24d 100d 	movw	r0, #53517	@ 0xd10d
 800768a:	f001 f8db 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 800768e:	2100      	movs	r1, #0
 8007690:	f24d 100e 	movw	r0, #53518	@ 0xd10e
 8007694:	f001 f8d6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 8007698:	21e5      	movs	r1, #229	@ 0xe5
 800769a:	f24d 100f 	movw	r0, #53519	@ 0xd10f
 800769e:	f001 f8d1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 80076a2:	2101      	movs	r1, #1
 80076a4:	f24d 1010 	movw	r0, #53520	@ 0xd110
 80076a8:	f001 f8cc 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 80076ac:	2113      	movs	r1, #19
 80076ae:	f24d 1011 	movw	r0, #53521	@ 0xd111
 80076b2:	f001 f8c7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 80076b6:	2101      	movs	r1, #1
 80076b8:	f24d 1012 	movw	r0, #53522	@ 0xd112
 80076bc:	f001 f8c2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 80076c0:	2154      	movs	r1, #84	@ 0x54
 80076c2:	f24d 1013 	movw	r0, #53523	@ 0xd113
 80076c6:	f001 f8bd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 80076ca:	2101      	movs	r1, #1
 80076cc:	f24d 1014 	movw	r0, #53524	@ 0xd114
 80076d0:	f001 f8b8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 80076d4:	2182      	movs	r1, #130	@ 0x82
 80076d6:	f24d 1015 	movw	r0, #53525	@ 0xd115
 80076da:	f001 f8b3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 80076de:	2101      	movs	r1, #1
 80076e0:	f24d 1016 	movw	r0, #53526	@ 0xd116
 80076e4:	f001 f8ae 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 80076e8:	21ca      	movs	r1, #202	@ 0xca
 80076ea:	f24d 1017 	movw	r0, #53527	@ 0xd117
 80076ee:	f001 f8a9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80076f2:	2102      	movs	r1, #2
 80076f4:	f24d 1018 	movw	r0, #53528	@ 0xd118
 80076f8:	f001 f8a4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80076fc:	2100      	movs	r1, #0
 80076fe:	f24d 1019 	movw	r0, #53529	@ 0xd119
 8007702:	f001 f89f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 8007706:	2102      	movs	r1, #2
 8007708:	f24d 101a 	movw	r0, #53530	@ 0xd11a
 800770c:	f001 f89a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 8007710:	2101      	movs	r1, #1
 8007712:	f24d 101b 	movw	r0, #53531	@ 0xd11b
 8007716:	f001 f895 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 800771a:	2102      	movs	r1, #2
 800771c:	f24d 101c 	movw	r0, #53532	@ 0xd11c
 8007720:	f001 f890 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 8007724:	2134      	movs	r1, #52	@ 0x34
 8007726:	f24d 101d 	movw	r0, #53533	@ 0xd11d
 800772a:	f001 f88b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 800772e:	2102      	movs	r1, #2
 8007730:	f24d 101e 	movw	r0, #53534	@ 0xd11e
 8007734:	f001 f886 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 8007738:	2167      	movs	r1, #103	@ 0x67
 800773a:	f24d 101f 	movw	r0, #53535	@ 0xd11f
 800773e:	f001 f881 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8007742:	2102      	movs	r1, #2
 8007744:	f24d 1020 	movw	r0, #53536	@ 0xd120
 8007748:	f001 f87c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 800774c:	2184      	movs	r1, #132	@ 0x84
 800774e:	f24d 1021 	movw	r0, #53537	@ 0xd121
 8007752:	f001 f877 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 8007756:	2102      	movs	r1, #2
 8007758:	f24d 1022 	movw	r0, #53538	@ 0xd122
 800775c:	f001 f872 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8007760:	21a4      	movs	r1, #164	@ 0xa4
 8007762:	f24d 1023 	movw	r0, #53539	@ 0xd123
 8007766:	f001 f86d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 800776a:	2102      	movs	r1, #2
 800776c:	f24d 1024 	movw	r0, #53540	@ 0xd124
 8007770:	f001 f868 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 8007774:	21b7      	movs	r1, #183	@ 0xb7
 8007776:	f24d 1025 	movw	r0, #53541	@ 0xd125
 800777a:	f001 f863 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 800777e:	2102      	movs	r1, #2
 8007780:	f24d 1026 	movw	r0, #53542	@ 0xd126
 8007784:	f001 f85e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 8007788:	21cf      	movs	r1, #207	@ 0xcf
 800778a:	f24d 1027 	movw	r0, #53543	@ 0xd127
 800778e:	f001 f859 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8007792:	2102      	movs	r1, #2
 8007794:	f24d 1028 	movw	r0, #53544	@ 0xd128
 8007798:	f001 f854 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 800779c:	21de      	movs	r1, #222	@ 0xde
 800779e:	f24d 1029 	movw	r0, #53545	@ 0xd129
 80077a2:	f001 f84f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 80077a6:	2102      	movs	r1, #2
 80077a8:	f24d 102a 	movw	r0, #53546	@ 0xd12a
 80077ac:	f001 f84a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 80077b0:	21f2      	movs	r1, #242	@ 0xf2
 80077b2:	f24d 102b 	movw	r0, #53547	@ 0xd12b
 80077b6:	f001 f845 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 80077ba:	2102      	movs	r1, #2
 80077bc:	f24d 102c 	movw	r0, #53548	@ 0xd12c
 80077c0:	f001 f840 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 80077c4:	21fe      	movs	r1, #254	@ 0xfe
 80077c6:	f24d 102d 	movw	r0, #53549	@ 0xd12d
 80077ca:	f001 f83b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 80077ce:	2103      	movs	r1, #3
 80077d0:	f24d 102e 	movw	r0, #53550	@ 0xd12e
 80077d4:	f001 f836 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 80077d8:	2110      	movs	r1, #16
 80077da:	f24d 102f 	movw	r0, #53551	@ 0xd12f
 80077de:	f001 f831 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 80077e2:	2103      	movs	r1, #3
 80077e4:	f24d 1030 	movw	r0, #53552	@ 0xd130
 80077e8:	f001 f82c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80077ec:	2133      	movs	r1, #51	@ 0x33
 80077ee:	f24d 1031 	movw	r0, #53553	@ 0xd131
 80077f2:	f001 f827 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80077f6:	2103      	movs	r1, #3
 80077f8:	f24d 1032 	movw	r0, #53554	@ 0xd132
 80077fc:	f001 f822 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 8007800:	216d      	movs	r1, #109	@ 0x6d
 8007802:	f24d 1033 	movw	r0, #53555	@ 0xd133
 8007806:	f001 f81d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 800780a:	2100      	movs	r1, #0
 800780c:	f44f 4052 	mov.w	r0, #53760	@ 0xd200
 8007810:	f001 f818 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 8007814:	2133      	movs	r1, #51	@ 0x33
 8007816:	f24d 2001 	movw	r0, #53761	@ 0xd201
 800781a:	f001 f813 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 800781e:	2100      	movs	r1, #0
 8007820:	f24d 2002 	movw	r0, #53762	@ 0xd202
 8007824:	f001 f80e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 8007828:	2134      	movs	r1, #52	@ 0x34
 800782a:	f24d 2003 	movw	r0, #53763	@ 0xd203
 800782e:	f001 f809 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 8007832:	2100      	movs	r1, #0
 8007834:	f24d 2004 	movw	r0, #53764	@ 0xd204
 8007838:	f001 f804 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 800783c:	213a      	movs	r1, #58	@ 0x3a
 800783e:	f24d 2005 	movw	r0, #53765	@ 0xd205
 8007842:	f000 ffff 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 8007846:	2100      	movs	r1, #0
 8007848:	f24d 2006 	movw	r0, #53766	@ 0xd206
 800784c:	f000 fffa 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8007850:	214a      	movs	r1, #74	@ 0x4a
 8007852:	f24d 2007 	movw	r0, #53767	@ 0xd207
 8007856:	f000 fff5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 800785a:	2100      	movs	r1, #0
 800785c:	f24d 2008 	movw	r0, #53768	@ 0xd208
 8007860:	f000 fff0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 8007864:	215c      	movs	r1, #92	@ 0x5c
 8007866:	f24d 2009 	movw	r0, #53769	@ 0xd209
 800786a:	f000 ffeb 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 800786e:	2100      	movs	r1, #0
 8007870:	f24d 200a 	movw	r0, #53770	@ 0xd20a
 8007874:	f000 ffe6 	bl	8008844 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 8007878:	2181      	movs	r1, #129	@ 0x81
 800787a:	f24d 200b 	movw	r0, #53771	@ 0xd20b
 800787e:	f000 ffe1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8007882:	2100      	movs	r1, #0
 8007884:	f24d 200c 	movw	r0, #53772	@ 0xd20c
 8007888:	f000 ffdc 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 800788c:	21a6      	movs	r1, #166	@ 0xa6
 800788e:	f24d 200d 	movw	r0, #53773	@ 0xd20d
 8007892:	f000 ffd7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 8007896:	2100      	movs	r1, #0
 8007898:	f24d 200e 	movw	r0, #53774	@ 0xd20e
 800789c:	f000 ffd2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 80078a0:	21e5      	movs	r1, #229	@ 0xe5
 80078a2:	f24d 200f 	movw	r0, #53775	@ 0xd20f
 80078a6:	f000 ffcd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 80078aa:	2101      	movs	r1, #1
 80078ac:	f24d 2010 	movw	r0, #53776	@ 0xd210
 80078b0:	f000 ffc8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 80078b4:	2113      	movs	r1, #19
 80078b6:	f24d 2011 	movw	r0, #53777	@ 0xd211
 80078ba:	f000 ffc3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 80078be:	2101      	movs	r1, #1
 80078c0:	f24d 2012 	movw	r0, #53778	@ 0xd212
 80078c4:	f000 ffbe 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 80078c8:	2154      	movs	r1, #84	@ 0x54
 80078ca:	f24d 2013 	movw	r0, #53779	@ 0xd213
 80078ce:	f000 ffb9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 80078d2:	2101      	movs	r1, #1
 80078d4:	f24d 2014 	movw	r0, #53780	@ 0xd214
 80078d8:	f000 ffb4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 80078dc:	2182      	movs	r1, #130	@ 0x82
 80078de:	f24d 2015 	movw	r0, #53781	@ 0xd215
 80078e2:	f000 ffaf 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 80078e6:	2101      	movs	r1, #1
 80078e8:	f24d 2016 	movw	r0, #53782	@ 0xd216
 80078ec:	f000 ffaa 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80078f0:	21ca      	movs	r1, #202	@ 0xca
 80078f2:	f24d 2017 	movw	r0, #53783	@ 0xd217
 80078f6:	f000 ffa5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80078fa:	2102      	movs	r1, #2
 80078fc:	f24d 2018 	movw	r0, #53784	@ 0xd218
 8007900:	f000 ffa0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 8007904:	2100      	movs	r1, #0
 8007906:	f24d 2019 	movw	r0, #53785	@ 0xd219
 800790a:	f000 ff9b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 800790e:	2102      	movs	r1, #2
 8007910:	f24d 201a 	movw	r0, #53786	@ 0xd21a
 8007914:	f000 ff96 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 8007918:	2101      	movs	r1, #1
 800791a:	f24d 201b 	movw	r0, #53787	@ 0xd21b
 800791e:	f000 ff91 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 8007922:	2102      	movs	r1, #2
 8007924:	f24d 201c 	movw	r0, #53788	@ 0xd21c
 8007928:	f000 ff8c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 800792c:	2134      	movs	r1, #52	@ 0x34
 800792e:	f24d 201d 	movw	r0, #53789	@ 0xd21d
 8007932:	f000 ff87 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 8007936:	2102      	movs	r1, #2
 8007938:	f24d 201e 	movw	r0, #53790	@ 0xd21e
 800793c:	f000 ff82 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8007940:	2167      	movs	r1, #103	@ 0x67
 8007942:	f24d 201f 	movw	r0, #53791	@ 0xd21f
 8007946:	f000 ff7d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 800794a:	2102      	movs	r1, #2
 800794c:	f24d 2020 	movw	r0, #53792	@ 0xd220
 8007950:	f000 ff78 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 8007954:	2184      	movs	r1, #132	@ 0x84
 8007956:	f24d 2021 	movw	r0, #53793	@ 0xd221
 800795a:	f000 ff73 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 800795e:	2102      	movs	r1, #2
 8007960:	f24d 2022 	movw	r0, #53794	@ 0xd222
 8007964:	f000 ff6e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 8007968:	21a4      	movs	r1, #164	@ 0xa4
 800796a:	f24d 2023 	movw	r0, #53795	@ 0xd223
 800796e:	f000 ff69 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8007972:	2102      	movs	r1, #2
 8007974:	f24d 2024 	movw	r0, #53796	@ 0xd224
 8007978:	f000 ff64 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 800797c:	21b7      	movs	r1, #183	@ 0xb7
 800797e:	f24d 2025 	movw	r0, #53797	@ 0xd225
 8007982:	f000 ff5f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 8007986:	2102      	movs	r1, #2
 8007988:	f24d 2026 	movw	r0, #53798	@ 0xd226
 800798c:	f000 ff5a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8007990:	21cf      	movs	r1, #207	@ 0xcf
 8007992:	f24d 2027 	movw	r0, #53799	@ 0xd227
 8007996:	f000 ff55 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 800799a:	2102      	movs	r1, #2
 800799c:	f24d 2028 	movw	r0, #53800	@ 0xd228
 80079a0:	f000 ff50 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 80079a4:	21de      	movs	r1, #222	@ 0xde
 80079a6:	f24d 2029 	movw	r0, #53801	@ 0xd229
 80079aa:	f000 ff4b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 80079ae:	2102      	movs	r1, #2
 80079b0:	f24d 202a 	movw	r0, #53802	@ 0xd22a
 80079b4:	f000 ff46 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 80079b8:	21f2      	movs	r1, #242	@ 0xf2
 80079ba:	f24d 202b 	movw	r0, #53803	@ 0xd22b
 80079be:	f000 ff41 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 80079c2:	2102      	movs	r1, #2
 80079c4:	f24d 202c 	movw	r0, #53804	@ 0xd22c
 80079c8:	f000 ff3c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 80079cc:	21fe      	movs	r1, #254	@ 0xfe
 80079ce:	f24d 202d 	movw	r0, #53805	@ 0xd22d
 80079d2:	f000 ff37 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 80079d6:	2103      	movs	r1, #3
 80079d8:	f24d 202e 	movw	r0, #53806	@ 0xd22e
 80079dc:	f000 ff32 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 80079e0:	2110      	movs	r1, #16
 80079e2:	f24d 202f 	movw	r0, #53807	@ 0xd22f
 80079e6:	f000 ff2d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80079ea:	2103      	movs	r1, #3
 80079ec:	f24d 2030 	movw	r0, #53808	@ 0xd230
 80079f0:	f000 ff28 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80079f4:	2133      	movs	r1, #51	@ 0x33
 80079f6:	f24d 2031 	movw	r0, #53809	@ 0xd231
 80079fa:	f000 ff23 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80079fe:	2103      	movs	r1, #3
 8007a00:	f24d 2032 	movw	r0, #53810	@ 0xd232
 8007a04:	f000 ff1e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 8007a08:	216d      	movs	r1, #109	@ 0x6d
 8007a0a:	f24d 2033 	movw	r0, #53811	@ 0xd233
 8007a0e:	f000 ff19 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 8007a12:	2100      	movs	r1, #0
 8007a14:	f44f 4053 	mov.w	r0, #54016	@ 0xd300
 8007a18:	f000 ff14 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 8007a1c:	2133      	movs	r1, #51	@ 0x33
 8007a1e:	f24d 3001 	movw	r0, #54017	@ 0xd301
 8007a22:	f000 ff0f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 8007a26:	2100      	movs	r1, #0
 8007a28:	f24d 3002 	movw	r0, #54018	@ 0xd302
 8007a2c:	f000 ff0a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 8007a30:	2134      	movs	r1, #52	@ 0x34
 8007a32:	f24d 3003 	movw	r0, #54019	@ 0xd303
 8007a36:	f000 ff05 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 8007a3a:	2100      	movs	r1, #0
 8007a3c:	f24d 3004 	movw	r0, #54020	@ 0xd304
 8007a40:	f000 ff00 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 8007a44:	213a      	movs	r1, #58	@ 0x3a
 8007a46:	f24d 3005 	movw	r0, #54021	@ 0xd305
 8007a4a:	f000 fefb 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8007a4e:	2100      	movs	r1, #0
 8007a50:	f24d 3006 	movw	r0, #54022	@ 0xd306
 8007a54:	f000 fef6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 8007a58:	214a      	movs	r1, #74	@ 0x4a
 8007a5a:	f24d 3007 	movw	r0, #54023	@ 0xd307
 8007a5e:	f000 fef1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8007a62:	2100      	movs	r1, #0
 8007a64:	f24d 3008 	movw	r0, #54024	@ 0xd308
 8007a68:	f000 feec 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8007a6c:	215c      	movs	r1, #92	@ 0x5c
 8007a6e:	f24d 3009 	movw	r0, #54025	@ 0xd309
 8007a72:	f000 fee7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 8007a76:	2100      	movs	r1, #0
 8007a78:	f24d 300a 	movw	r0, #54026	@ 0xd30a
 8007a7c:	f000 fee2 	bl	8008844 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8007a80:	2181      	movs	r1, #129	@ 0x81
 8007a82:	f24d 300b 	movw	r0, #54027	@ 0xd30b
 8007a86:	f000 fedd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	f24d 300c 	movw	r0, #54028	@ 0xd30c
 8007a90:	f000 fed8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 8007a94:	21a6      	movs	r1, #166	@ 0xa6
 8007a96:	f24d 300d 	movw	r0, #54029	@ 0xd30d
 8007a9a:	f000 fed3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8007a9e:	2100      	movs	r1, #0
 8007aa0:	f24d 300e 	movw	r0, #54030	@ 0xd30e
 8007aa4:	f000 fece 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 8007aa8:	21e5      	movs	r1, #229	@ 0xe5
 8007aaa:	f24d 300f 	movw	r0, #54031	@ 0xd30f
 8007aae:	f000 fec9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8007ab2:	2101      	movs	r1, #1
 8007ab4:	f24d 3010 	movw	r0, #54032	@ 0xd310
 8007ab8:	f000 fec4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8007abc:	2113      	movs	r1, #19
 8007abe:	f24d 3011 	movw	r0, #54033	@ 0xd311
 8007ac2:	f000 febf 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 8007ac6:	2101      	movs	r1, #1
 8007ac8:	f24d 3012 	movw	r0, #54034	@ 0xd312
 8007acc:	f000 feba 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8007ad0:	2154      	movs	r1, #84	@ 0x54
 8007ad2:	f24d 3013 	movw	r0, #54035	@ 0xd313
 8007ad6:	f000 feb5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 8007ada:	2101      	movs	r1, #1
 8007adc:	f24d 3014 	movw	r0, #54036	@ 0xd314
 8007ae0:	f000 feb0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 8007ae4:	2182      	movs	r1, #130	@ 0x82
 8007ae6:	f24d 3015 	movw	r0, #54037	@ 0xd315
 8007aea:	f000 feab 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 8007aee:	2101      	movs	r1, #1
 8007af0:	f24d 3016 	movw	r0, #54038	@ 0xd316
 8007af4:	f000 fea6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 8007af8:	21ca      	movs	r1, #202	@ 0xca
 8007afa:	f24d 3017 	movw	r0, #54039	@ 0xd317
 8007afe:	f000 fea1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 8007b02:	2102      	movs	r1, #2
 8007b04:	f24d 3018 	movw	r0, #54040	@ 0xd318
 8007b08:	f000 fe9c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	f24d 3019 	movw	r0, #54041	@ 0xd319
 8007b12:	f000 fe97 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 8007b16:	2102      	movs	r1, #2
 8007b18:	f24d 301a 	movw	r0, #54042	@ 0xd31a
 8007b1c:	f000 fe92 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8007b20:	2101      	movs	r1, #1
 8007b22:	f24d 301b 	movw	r0, #54043	@ 0xd31b
 8007b26:	f000 fe8d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 8007b2a:	2102      	movs	r1, #2
 8007b2c:	f24d 301c 	movw	r0, #54044	@ 0xd31c
 8007b30:	f000 fe88 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 8007b34:	2134      	movs	r1, #52	@ 0x34
 8007b36:	f24d 301d 	movw	r0, #54045	@ 0xd31d
 8007b3a:	f000 fe83 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8007b3e:	2102      	movs	r1, #2
 8007b40:	f24d 301e 	movw	r0, #54046	@ 0xd31e
 8007b44:	f000 fe7e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 8007b48:	2167      	movs	r1, #103	@ 0x67
 8007b4a:	f24d 301f 	movw	r0, #54047	@ 0xd31f
 8007b4e:	f000 fe79 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8007b52:	2102      	movs	r1, #2
 8007b54:	f24d 3020 	movw	r0, #54048	@ 0xd320
 8007b58:	f000 fe74 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8007b5c:	2184      	movs	r1, #132	@ 0x84
 8007b5e:	f24d 3021 	movw	r0, #54049	@ 0xd321
 8007b62:	f000 fe6f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 8007b66:	2102      	movs	r1, #2
 8007b68:	f24d 3022 	movw	r0, #54050	@ 0xd322
 8007b6c:	f000 fe6a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8007b70:	21a4      	movs	r1, #164	@ 0xa4
 8007b72:	f24d 3023 	movw	r0, #54051	@ 0xd323
 8007b76:	f000 fe65 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8007b7a:	2102      	movs	r1, #2
 8007b7c:	f24d 3024 	movw	r0, #54052	@ 0xd324
 8007b80:	f000 fe60 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 8007b84:	21b7      	movs	r1, #183	@ 0xb7
 8007b86:	f24d 3025 	movw	r0, #54053	@ 0xd325
 8007b8a:	f000 fe5b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8007b8e:	2102      	movs	r1, #2
 8007b90:	f24d 3026 	movw	r0, #54054	@ 0xd326
 8007b94:	f000 fe56 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 8007b98:	21cf      	movs	r1, #207	@ 0xcf
 8007b9a:	f24d 3027 	movw	r0, #54055	@ 0xd327
 8007b9e:	f000 fe51 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8007ba2:	2102      	movs	r1, #2
 8007ba4:	f24d 3028 	movw	r0, #54056	@ 0xd328
 8007ba8:	f000 fe4c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8007bac:	21de      	movs	r1, #222	@ 0xde
 8007bae:	f24d 3029 	movw	r0, #54057	@ 0xd329
 8007bb2:	f000 fe47 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 8007bb6:	2102      	movs	r1, #2
 8007bb8:	f24d 302a 	movw	r0, #54058	@ 0xd32a
 8007bbc:	f000 fe42 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8007bc0:	21f2      	movs	r1, #242	@ 0xf2
 8007bc2:	f24d 302b 	movw	r0, #54059	@ 0xd32b
 8007bc6:	f000 fe3d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 8007bca:	2102      	movs	r1, #2
 8007bcc:	f24d 302c 	movw	r0, #54060	@ 0xd32c
 8007bd0:	f000 fe38 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 8007bd4:	21fe      	movs	r1, #254	@ 0xfe
 8007bd6:	f24d 302d 	movw	r0, #54061	@ 0xd32d
 8007bda:	f000 fe33 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 8007bde:	2103      	movs	r1, #3
 8007be0:	f24d 302e 	movw	r0, #54062	@ 0xd32e
 8007be4:	f000 fe2e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 8007be8:	2110      	movs	r1, #16
 8007bea:	f24d 302f 	movw	r0, #54063	@ 0xd32f
 8007bee:	f000 fe29 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 8007bf2:	2103      	movs	r1, #3
 8007bf4:	f24d 3030 	movw	r0, #54064	@ 0xd330
 8007bf8:	f000 fe24 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 8007bfc:	2133      	movs	r1, #51	@ 0x33
 8007bfe:	f24d 3031 	movw	r0, #54065	@ 0xd331
 8007c02:	f000 fe1f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 8007c06:	2103      	movs	r1, #3
 8007c08:	f24d 3032 	movw	r0, #54066	@ 0xd332
 8007c0c:	f000 fe1a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8007c10:	216d      	movs	r1, #109	@ 0x6d
 8007c12:	f24d 3033 	movw	r0, #54067	@ 0xd333
 8007c16:	f000 fe15 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 8007c1a:	2100      	movs	r1, #0
 8007c1c:	f44f 4054 	mov.w	r0, #54272	@ 0xd400
 8007c20:	f000 fe10 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8007c24:	2133      	movs	r1, #51	@ 0x33
 8007c26:	f24d 4001 	movw	r0, #54273	@ 0xd401
 8007c2a:	f000 fe0b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8007c2e:	2100      	movs	r1, #0
 8007c30:	f24d 4002 	movw	r0, #54274	@ 0xd402
 8007c34:	f000 fe06 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 8007c38:	2134      	movs	r1, #52	@ 0x34
 8007c3a:	f24d 4003 	movw	r0, #54275	@ 0xd403
 8007c3e:	f000 fe01 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8007c42:	2100      	movs	r1, #0
 8007c44:	f24d 4004 	movw	r0, #54276	@ 0xd404
 8007c48:	f000 fdfc 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8007c4c:	213a      	movs	r1, #58	@ 0x3a
 8007c4e:	f24d 4005 	movw	r0, #54277	@ 0xd405
 8007c52:	f000 fdf7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8007c56:	2100      	movs	r1, #0
 8007c58:	f24d 4006 	movw	r0, #54278	@ 0xd406
 8007c5c:	f000 fdf2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8007c60:	214a      	movs	r1, #74	@ 0x4a
 8007c62:	f24d 4007 	movw	r0, #54279	@ 0xd407
 8007c66:	f000 fded 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8007c6a:	2100      	movs	r1, #0
 8007c6c:	f24d 4008 	movw	r0, #54280	@ 0xd408
 8007c70:	f000 fde8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 8007c74:	215c      	movs	r1, #92	@ 0x5c
 8007c76:	f24d 4009 	movw	r0, #54281	@ 0xd409
 8007c7a:	f000 fde3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8007c7e:	2100      	movs	r1, #0
 8007c80:	f24d 400a 	movw	r0, #54282	@ 0xd40a
 8007c84:	f000 fdde 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 8007c88:	2181      	movs	r1, #129	@ 0x81
 8007c8a:	f24d 400b 	movw	r0, #54283	@ 0xd40b
 8007c8e:	f000 fdd9 	bl	8008844 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8007c92:	2100      	movs	r1, #0
 8007c94:	f24d 400c 	movw	r0, #54284	@ 0xd40c
 8007c98:	f000 fdd4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8007c9c:	21a6      	movs	r1, #166	@ 0xa6
 8007c9e:	f24d 400d 	movw	r0, #54285	@ 0xd40d
 8007ca2:	f000 fdcf 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8007ca6:	2100      	movs	r1, #0
 8007ca8:	f24d 400e 	movw	r0, #54286	@ 0xd40e
 8007cac:	f000 fdca 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8007cb0:	21e5      	movs	r1, #229	@ 0xe5
 8007cb2:	f24d 400f 	movw	r0, #54287	@ 0xd40f
 8007cb6:	f000 fdc5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8007cba:	2101      	movs	r1, #1
 8007cbc:	f24d 4010 	movw	r0, #54288	@ 0xd410
 8007cc0:	f000 fdc0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 8007cc4:	2113      	movs	r1, #19
 8007cc6:	f24d 4011 	movw	r0, #54289	@ 0xd411
 8007cca:	f000 fdbb 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8007cce:	2101      	movs	r1, #1
 8007cd0:	f24d 4012 	movw	r0, #54290	@ 0xd412
 8007cd4:	f000 fdb6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 8007cd8:	2154      	movs	r1, #84	@ 0x54
 8007cda:	f24d 4013 	movw	r0, #54291	@ 0xd413
 8007cde:	f000 fdb1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 8007ce2:	2101      	movs	r1, #1
 8007ce4:	f24d 4014 	movw	r0, #54292	@ 0xd414
 8007ce8:	f000 fdac 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 8007cec:	2182      	movs	r1, #130	@ 0x82
 8007cee:	f24d 4015 	movw	r0, #54293	@ 0xd415
 8007cf2:	f000 fda7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 8007cf6:	2101      	movs	r1, #1
 8007cf8:	f24d 4016 	movw	r0, #54294	@ 0xd416
 8007cfc:	f000 fda2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 8007d00:	21ca      	movs	r1, #202	@ 0xca
 8007d02:	f24d 4017 	movw	r0, #54295	@ 0xd417
 8007d06:	f000 fd9d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 8007d0a:	2102      	movs	r1, #2
 8007d0c:	f24d 4018 	movw	r0, #54296	@ 0xd418
 8007d10:	f000 fd98 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8007d14:	2100      	movs	r1, #0
 8007d16:	f24d 4019 	movw	r0, #54297	@ 0xd419
 8007d1a:	f000 fd93 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8007d1e:	2102      	movs	r1, #2
 8007d20:	f24d 401a 	movw	r0, #54298	@ 0xd41a
 8007d24:	f000 fd8e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 8007d28:	2101      	movs	r1, #1
 8007d2a:	f24d 401b 	movw	r0, #54299	@ 0xd41b
 8007d2e:	f000 fd89 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8007d32:	2102      	movs	r1, #2
 8007d34:	f24d 401c 	movw	r0, #54300	@ 0xd41c
 8007d38:	f000 fd84 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8007d3c:	2134      	movs	r1, #52	@ 0x34
 8007d3e:	f24d 401d 	movw	r0, #54301	@ 0xd41d
 8007d42:	f000 fd7f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8007d46:	2102      	movs	r1, #2
 8007d48:	f24d 401e 	movw	r0, #54302	@ 0xd41e
 8007d4c:	f000 fd7a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8007d50:	2167      	movs	r1, #103	@ 0x67
 8007d52:	f24d 401f 	movw	r0, #54303	@ 0xd41f
 8007d56:	f000 fd75 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8007d5a:	2102      	movs	r1, #2
 8007d5c:	f24d 4020 	movw	r0, #54304	@ 0xd420
 8007d60:	f000 fd70 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 8007d64:	2184      	movs	r1, #132	@ 0x84
 8007d66:	f24d 4021 	movw	r0, #54305	@ 0xd421
 8007d6a:	f000 fd6b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8007d6e:	2102      	movs	r1, #2
 8007d70:	f24d 4022 	movw	r0, #54306	@ 0xd422
 8007d74:	f000 fd66 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8007d78:	21a4      	movs	r1, #164	@ 0xa4
 8007d7a:	f24d 4023 	movw	r0, #54307	@ 0xd423
 8007d7e:	f000 fd61 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8007d82:	2102      	movs	r1, #2
 8007d84:	f24d 4024 	movw	r0, #54308	@ 0xd424
 8007d88:	f000 fd5c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8007d8c:	21b7      	movs	r1, #183	@ 0xb7
 8007d8e:	f24d 4025 	movw	r0, #54309	@ 0xd425
 8007d92:	f000 fd57 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8007d96:	2102      	movs	r1, #2
 8007d98:	f24d 4026 	movw	r0, #54310	@ 0xd426
 8007d9c:	f000 fd52 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8007da0:	21cf      	movs	r1, #207	@ 0xcf
 8007da2:	f24d 4027 	movw	r0, #54311	@ 0xd427
 8007da6:	f000 fd4d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8007daa:	2102      	movs	r1, #2
 8007dac:	f24d 4028 	movw	r0, #54312	@ 0xd428
 8007db0:	f000 fd48 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8007db4:	21de      	movs	r1, #222	@ 0xde
 8007db6:	f24d 4029 	movw	r0, #54313	@ 0xd429
 8007dba:	f000 fd43 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8007dbe:	2102      	movs	r1, #2
 8007dc0:	f24d 402a 	movw	r0, #54314	@ 0xd42a
 8007dc4:	f000 fd3e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8007dc8:	21f2      	movs	r1, #242	@ 0xf2
 8007dca:	f24d 402b 	movw	r0, #54315	@ 0xd42b
 8007dce:	f000 fd39 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8007dd2:	2102      	movs	r1, #2
 8007dd4:	f24d 402c 	movw	r0, #54316	@ 0xd42c
 8007dd8:	f000 fd34 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8007ddc:	21fe      	movs	r1, #254	@ 0xfe
 8007dde:	f24d 402d 	movw	r0, #54317	@ 0xd42d
 8007de2:	f000 fd2f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 8007de6:	2103      	movs	r1, #3
 8007de8:	f24d 402e 	movw	r0, #54318	@ 0xd42e
 8007dec:	f000 fd2a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8007df0:	2110      	movs	r1, #16
 8007df2:	f24d 402f 	movw	r0, #54319	@ 0xd42f
 8007df6:	f000 fd25 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 8007dfa:	2103      	movs	r1, #3
 8007dfc:	f24d 4030 	movw	r0, #54320	@ 0xd430
 8007e00:	f000 fd20 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8007e04:	2133      	movs	r1, #51	@ 0x33
 8007e06:	f24d 4031 	movw	r0, #54321	@ 0xd431
 8007e0a:	f000 fd1b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8007e0e:	2103      	movs	r1, #3
 8007e10:	f24d 4032 	movw	r0, #54322	@ 0xd432
 8007e14:	f000 fd16 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 8007e18:	216d      	movs	r1, #109	@ 0x6d
 8007e1a:	f24d 4033 	movw	r0, #54323	@ 0xd433
 8007e1e:	f000 fd11 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8007e22:	2100      	movs	r1, #0
 8007e24:	f44f 4055 	mov.w	r0, #54528	@ 0xd500
 8007e28:	f000 fd0c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8007e2c:	2133      	movs	r1, #51	@ 0x33
 8007e2e:	f24d 5001 	movw	r0, #54529	@ 0xd501
 8007e32:	f000 fd07 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 8007e36:	2100      	movs	r1, #0
 8007e38:	f24d 5002 	movw	r0, #54530	@ 0xd502
 8007e3c:	f000 fd02 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8007e40:	2134      	movs	r1, #52	@ 0x34
 8007e42:	f24d 5003 	movw	r0, #54531	@ 0xd503
 8007e46:	f000 fcfd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	f24d 5004 	movw	r0, #54532	@ 0xd504
 8007e50:	f000 fcf8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 8007e54:	213a      	movs	r1, #58	@ 0x3a
 8007e56:	f24d 5005 	movw	r0, #54533	@ 0xd505
 8007e5a:	f000 fcf3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8007e5e:	2100      	movs	r1, #0
 8007e60:	f24d 5006 	movw	r0, #54534	@ 0xd506
 8007e64:	f000 fcee 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8007e68:	214a      	movs	r1, #74	@ 0x4a
 8007e6a:	f24d 5007 	movw	r0, #54535	@ 0xd507
 8007e6e:	f000 fce9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8007e72:	2100      	movs	r1, #0
 8007e74:	f24d 5008 	movw	r0, #54536	@ 0xd508
 8007e78:	f000 fce4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8007e7c:	215c      	movs	r1, #92	@ 0x5c
 8007e7e:	f24d 5009 	movw	r0, #54537	@ 0xd509
 8007e82:	f000 fcdf 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8007e86:	2100      	movs	r1, #0
 8007e88:	f24d 500a 	movw	r0, #54538	@ 0xd50a
 8007e8c:	f000 fcda 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8007e90:	2181      	movs	r1, #129	@ 0x81
 8007e92:	f24d 500b 	movw	r0, #54539	@ 0xd50b
 8007e96:	f000 fcd5 	bl	8008844 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	f24d 500c 	movw	r0, #54540	@ 0xd50c
 8007ea0:	f000 fcd0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8007ea4:	21a6      	movs	r1, #166	@ 0xa6
 8007ea6:	f24d 500d 	movw	r0, #54541	@ 0xd50d
 8007eaa:	f000 fccb 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8007eae:	2100      	movs	r1, #0
 8007eb0:	f24d 500e 	movw	r0, #54542	@ 0xd50e
 8007eb4:	f000 fcc6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8007eb8:	21e5      	movs	r1, #229	@ 0xe5
 8007eba:	f24d 500f 	movw	r0, #54543	@ 0xd50f
 8007ebe:	f000 fcc1 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8007ec2:	2101      	movs	r1, #1
 8007ec4:	f24d 5010 	movw	r0, #54544	@ 0xd510
 8007ec8:	f000 fcbc 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8007ecc:	2113      	movs	r1, #19
 8007ece:	f24d 5011 	movw	r0, #54545	@ 0xd511
 8007ed2:	f000 fcb7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	f24d 5012 	movw	r0, #54546	@ 0xd512
 8007edc:	f000 fcb2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8007ee0:	2154      	movs	r1, #84	@ 0x54
 8007ee2:	f24d 5013 	movw	r0, #54547	@ 0xd513
 8007ee6:	f000 fcad 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 8007eea:	2101      	movs	r1, #1
 8007eec:	f24d 5014 	movw	r0, #54548	@ 0xd514
 8007ef0:	f000 fca8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8007ef4:	2182      	movs	r1, #130	@ 0x82
 8007ef6:	f24d 5015 	movw	r0, #54549	@ 0xd515
 8007efa:	f000 fca3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8007efe:	2101      	movs	r1, #1
 8007f00:	f24d 5016 	movw	r0, #54550	@ 0xd516
 8007f04:	f000 fc9e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 8007f08:	21ca      	movs	r1, #202	@ 0xca
 8007f0a:	f24d 5017 	movw	r0, #54551	@ 0xd517
 8007f0e:	f000 fc99 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8007f12:	2102      	movs	r1, #2
 8007f14:	f24d 5018 	movw	r0, #54552	@ 0xd518
 8007f18:	f000 fc94 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	f24d 5019 	movw	r0, #54553	@ 0xd519
 8007f22:	f000 fc8f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 8007f26:	2102      	movs	r1, #2
 8007f28:	f24d 501a 	movw	r0, #54554	@ 0xd51a
 8007f2c:	f000 fc8a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8007f30:	2101      	movs	r1, #1
 8007f32:	f24d 501b 	movw	r0, #54555	@ 0xd51b
 8007f36:	f000 fc85 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8007f3a:	2102      	movs	r1, #2
 8007f3c:	f24d 501c 	movw	r0, #54556	@ 0xd51c
 8007f40:	f000 fc80 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8007f44:	2134      	movs	r1, #52	@ 0x34
 8007f46:	f24d 501d 	movw	r0, #54557	@ 0xd51d
 8007f4a:	f000 fc7b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8007f4e:	2102      	movs	r1, #2
 8007f50:	f24d 501e 	movw	r0, #54558	@ 0xd51e
 8007f54:	f000 fc76 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8007f58:	2167      	movs	r1, #103	@ 0x67
 8007f5a:	f24d 501f 	movw	r0, #54559	@ 0xd51f
 8007f5e:	f000 fc71 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8007f62:	2102      	movs	r1, #2
 8007f64:	f24d 5020 	movw	r0, #54560	@ 0xd520
 8007f68:	f000 fc6c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8007f6c:	2184      	movs	r1, #132	@ 0x84
 8007f6e:	f24d 5021 	movw	r0, #54561	@ 0xd521
 8007f72:	f000 fc67 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8007f76:	2102      	movs	r1, #2
 8007f78:	f24d 5022 	movw	r0, #54562	@ 0xd522
 8007f7c:	f000 fc62 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8007f80:	21a4      	movs	r1, #164	@ 0xa4
 8007f82:	f24d 5023 	movw	r0, #54563	@ 0xd523
 8007f86:	f000 fc5d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8007f8a:	2102      	movs	r1, #2
 8007f8c:	f24d 5024 	movw	r0, #54564	@ 0xd524
 8007f90:	f000 fc58 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8007f94:	21b7      	movs	r1, #183	@ 0xb7
 8007f96:	f24d 5025 	movw	r0, #54565	@ 0xd525
 8007f9a:	f000 fc53 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8007f9e:	2102      	movs	r1, #2
 8007fa0:	f24d 5026 	movw	r0, #54566	@ 0xd526
 8007fa4:	f000 fc4e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8007fa8:	21cf      	movs	r1, #207	@ 0xcf
 8007faa:	f24d 5027 	movw	r0, #54567	@ 0xd527
 8007fae:	f000 fc49 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8007fb2:	2102      	movs	r1, #2
 8007fb4:	f24d 5028 	movw	r0, #54568	@ 0xd528
 8007fb8:	f000 fc44 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8007fbc:	21de      	movs	r1, #222	@ 0xde
 8007fbe:	f24d 5029 	movw	r0, #54569	@ 0xd529
 8007fc2:	f000 fc3f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8007fc6:	2102      	movs	r1, #2
 8007fc8:	f24d 502a 	movw	r0, #54570	@ 0xd52a
 8007fcc:	f000 fc3a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8007fd0:	21f2      	movs	r1, #242	@ 0xf2
 8007fd2:	f24d 502b 	movw	r0, #54571	@ 0xd52b
 8007fd6:	f000 fc35 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8007fda:	2102      	movs	r1, #2
 8007fdc:	f24d 502c 	movw	r0, #54572	@ 0xd52c
 8007fe0:	f000 fc30 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8007fe4:	21fe      	movs	r1, #254	@ 0xfe
 8007fe6:	f24d 502d 	movw	r0, #54573	@ 0xd52d
 8007fea:	f000 fc2b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8007fee:	2103      	movs	r1, #3
 8007ff0:	f24d 502e 	movw	r0, #54574	@ 0xd52e
 8007ff4:	f000 fc26 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8007ff8:	2110      	movs	r1, #16
 8007ffa:	f24d 502f 	movw	r0, #54575	@ 0xd52f
 8007ffe:	f000 fc21 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8008002:	2103      	movs	r1, #3
 8008004:	f24d 5030 	movw	r0, #54576	@ 0xd530
 8008008:	f000 fc1c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 800800c:	2133      	movs	r1, #51	@ 0x33
 800800e:	f24d 5031 	movw	r0, #54577	@ 0xd531
 8008012:	f000 fc17 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8008016:	2103      	movs	r1, #3
 8008018:	f24d 5032 	movw	r0, #54578	@ 0xd532
 800801c:	f000 fc12 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8008020:	216d      	movs	r1, #109	@ 0x6d
 8008022:	f24d 5033 	movw	r0, #54579	@ 0xd533
 8008026:	f000 fc0d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 800802a:	2100      	movs	r1, #0
 800802c:	f44f 4056 	mov.w	r0, #54784	@ 0xd600
 8008030:	f000 fc08 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8008034:	2133      	movs	r1, #51	@ 0x33
 8008036:	f24d 6001 	movw	r0, #54785	@ 0xd601
 800803a:	f000 fc03 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 800803e:	2100      	movs	r1, #0
 8008040:	f24d 6002 	movw	r0, #54786	@ 0xd602
 8008044:	f000 fbfe 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8008048:	2134      	movs	r1, #52	@ 0x34
 800804a:	f24d 6003 	movw	r0, #54787	@ 0xd603
 800804e:	f000 fbf9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8008052:	2100      	movs	r1, #0
 8008054:	f24d 6004 	movw	r0, #54788	@ 0xd604
 8008058:	f000 fbf4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 800805c:	213a      	movs	r1, #58	@ 0x3a
 800805e:	f24d 6005 	movw	r0, #54789	@ 0xd605
 8008062:	f000 fbef 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8008066:	2100      	movs	r1, #0
 8008068:	f24d 6006 	movw	r0, #54790	@ 0xd606
 800806c:	f000 fbea 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8008070:	214a      	movs	r1, #74	@ 0x4a
 8008072:	f24d 6007 	movw	r0, #54791	@ 0xd607
 8008076:	f000 fbe5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 800807a:	2100      	movs	r1, #0
 800807c:	f24d 6008 	movw	r0, #54792	@ 0xd608
 8008080:	f000 fbe0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8008084:	215c      	movs	r1, #92	@ 0x5c
 8008086:	f24d 6009 	movw	r0, #54793	@ 0xd609
 800808a:	f000 fbdb 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 800808e:	2100      	movs	r1, #0
 8008090:	f24d 600a 	movw	r0, #54794	@ 0xd60a
 8008094:	f000 fbd6 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8008098:	2181      	movs	r1, #129	@ 0x81
 800809a:	f24d 600b 	movw	r0, #54795	@ 0xd60b
 800809e:	f000 fbd1 	bl	8008844 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 80080a2:	2100      	movs	r1, #0
 80080a4:	f24d 600c 	movw	r0, #54796	@ 0xd60c
 80080a8:	f000 fbcc 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 80080ac:	21a6      	movs	r1, #166	@ 0xa6
 80080ae:	f24d 600d 	movw	r0, #54797	@ 0xd60d
 80080b2:	f000 fbc7 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 80080b6:	2100      	movs	r1, #0
 80080b8:	f24d 600e 	movw	r0, #54798	@ 0xd60e
 80080bc:	f000 fbc2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 80080c0:	21e5      	movs	r1, #229	@ 0xe5
 80080c2:	f24d 600f 	movw	r0, #54799	@ 0xd60f
 80080c6:	f000 fbbd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 80080ca:	2101      	movs	r1, #1
 80080cc:	f24d 6010 	movw	r0, #54800	@ 0xd610
 80080d0:	f000 fbb8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 80080d4:	2113      	movs	r1, #19
 80080d6:	f24d 6011 	movw	r0, #54801	@ 0xd611
 80080da:	f000 fbb3 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 80080de:	2101      	movs	r1, #1
 80080e0:	f24d 6012 	movw	r0, #54802	@ 0xd612
 80080e4:	f000 fbae 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 80080e8:	2154      	movs	r1, #84	@ 0x54
 80080ea:	f24d 6013 	movw	r0, #54803	@ 0xd613
 80080ee:	f000 fba9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 80080f2:	2101      	movs	r1, #1
 80080f4:	f24d 6014 	movw	r0, #54804	@ 0xd614
 80080f8:	f000 fba4 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 80080fc:	2182      	movs	r1, #130	@ 0x82
 80080fe:	f24d 6015 	movw	r0, #54805	@ 0xd615
 8008102:	f000 fb9f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 8008106:	2101      	movs	r1, #1
 8008108:	f24d 6016 	movw	r0, #54806	@ 0xd616
 800810c:	f000 fb9a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8008110:	21ca      	movs	r1, #202	@ 0xca
 8008112:	f24d 6017 	movw	r0, #54807	@ 0xd617
 8008116:	f000 fb95 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 800811a:	2102      	movs	r1, #2
 800811c:	f24d 6018 	movw	r0, #54808	@ 0xd618
 8008120:	f000 fb90 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8008124:	2100      	movs	r1, #0
 8008126:	f24d 6019 	movw	r0, #54809	@ 0xd619
 800812a:	f000 fb8b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 800812e:	2102      	movs	r1, #2
 8008130:	f24d 601a 	movw	r0, #54810	@ 0xd61a
 8008134:	f000 fb86 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 8008138:	2101      	movs	r1, #1
 800813a:	f24d 601b 	movw	r0, #54811	@ 0xd61b
 800813e:	f000 fb81 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8008142:	2102      	movs	r1, #2
 8008144:	f24d 601c 	movw	r0, #54812	@ 0xd61c
 8008148:	f000 fb7c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 800814c:	2134      	movs	r1, #52	@ 0x34
 800814e:	f24d 601d 	movw	r0, #54813	@ 0xd61d
 8008152:	f000 fb77 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8008156:	2102      	movs	r1, #2
 8008158:	f24d 601e 	movw	r0, #54814	@ 0xd61e
 800815c:	f000 fb72 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8008160:	2167      	movs	r1, #103	@ 0x67
 8008162:	f24d 601f 	movw	r0, #54815	@ 0xd61f
 8008166:	f000 fb6d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 800816a:	2102      	movs	r1, #2
 800816c:	f24d 6020 	movw	r0, #54816	@ 0xd620
 8008170:	f000 fb68 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8008174:	2184      	movs	r1, #132	@ 0x84
 8008176:	f24d 6021 	movw	r0, #54817	@ 0xd621
 800817a:	f000 fb63 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 800817e:	2102      	movs	r1, #2
 8008180:	f24d 6022 	movw	r0, #54818	@ 0xd622
 8008184:	f000 fb5e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8008188:	21a4      	movs	r1, #164	@ 0xa4
 800818a:	f24d 6023 	movw	r0, #54819	@ 0xd623
 800818e:	f000 fb59 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8008192:	2102      	movs	r1, #2
 8008194:	f24d 6024 	movw	r0, #54820	@ 0xd624
 8008198:	f000 fb54 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 800819c:	21b7      	movs	r1, #183	@ 0xb7
 800819e:	f24d 6025 	movw	r0, #54821	@ 0xd625
 80081a2:	f000 fb4f 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 80081a6:	2102      	movs	r1, #2
 80081a8:	f24d 6026 	movw	r0, #54822	@ 0xd626
 80081ac:	f000 fb4a 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 80081b0:	21cf      	movs	r1, #207	@ 0xcf
 80081b2:	f24d 6027 	movw	r0, #54823	@ 0xd627
 80081b6:	f000 fb45 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 80081ba:	2102      	movs	r1, #2
 80081bc:	f24d 6028 	movw	r0, #54824	@ 0xd628
 80081c0:	f000 fb40 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 80081c4:	21de      	movs	r1, #222	@ 0xde
 80081c6:	f24d 6029 	movw	r0, #54825	@ 0xd629
 80081ca:	f000 fb3b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 80081ce:	2102      	movs	r1, #2
 80081d0:	f24d 602a 	movw	r0, #54826	@ 0xd62a
 80081d4:	f000 fb36 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 80081d8:	21f2      	movs	r1, #242	@ 0xf2
 80081da:	f24d 602b 	movw	r0, #54827	@ 0xd62b
 80081de:	f000 fb31 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 80081e2:	2102      	movs	r1, #2
 80081e4:	f24d 602c 	movw	r0, #54828	@ 0xd62c
 80081e8:	f000 fb2c 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 80081ec:	21fe      	movs	r1, #254	@ 0xfe
 80081ee:	f24d 602d 	movw	r0, #54829	@ 0xd62d
 80081f2:	f000 fb27 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 80081f6:	2103      	movs	r1, #3
 80081f8:	f24d 602e 	movw	r0, #54830	@ 0xd62e
 80081fc:	f000 fb22 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 8008200:	2110      	movs	r1, #16
 8008202:	f24d 602f 	movw	r0, #54831	@ 0xd62f
 8008206:	f000 fb1d 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 800820a:	2103      	movs	r1, #3
 800820c:	f24d 6030 	movw	r0, #54832	@ 0xd630
 8008210:	f000 fb18 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 8008214:	2133      	movs	r1, #51	@ 0x33
 8008216:	f24d 6031 	movw	r0, #54833	@ 0xd631
 800821a:	f000 fb13 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 800821e:	2103      	movs	r1, #3
 8008220:	f24d 6032 	movw	r0, #54834	@ 0xd632
 8008224:	f000 fb0e 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 8008228:	216d      	movs	r1, #109	@ 0x6d
 800822a:	f24d 6033 	movw	r0, #54835	@ 0xd633
 800822e:	f000 fb09 	bl	8008844 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8008232:	2155      	movs	r1, #85	@ 0x55
 8008234:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8008238:	f000 fb04 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 800823c:	21aa      	movs	r1, #170	@ 0xaa
 800823e:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8008242:	f000 faff 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8008246:	2152      	movs	r1, #82	@ 0x52
 8008248:	f24f 0002 	movw	r0, #61442	@ 0xf002
 800824c:	f000 fafa 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8008250:	2108      	movs	r1, #8
 8008252:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8008256:	f000 faf5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 800825a:	2100      	movs	r1, #0
 800825c:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8008260:	f000 faf0 	bl	8008844 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 8008264:	21cc      	movs	r1, #204	@ 0xcc
 8008266:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 800826a:	f000 faeb 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 800826e:	2100      	movs	r1, #0
 8008270:	f24b 1001 	movw	r0, #45313	@ 0xb101
 8008274:	f000 fae6 	bl	8008844 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 8008278:	2105      	movs	r1, #5
 800827a:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 800827e:	f000 fae1 	bl	8008844 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8008282:	2170      	movs	r1, #112	@ 0x70
 8008284:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 8008288:	f000 fadc 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 800828c:	2170      	movs	r1, #112	@ 0x70
 800828e:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8008292:	f000 fad7 	bl	8008844 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 8008296:	2101      	movs	r1, #1
 8008298:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 800829c:	f000 fad2 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 80082a0:	2103      	movs	r1, #3
 80082a2:	f64b 0001 	movw	r0, #47105	@ 0xb801
 80082a6:	f000 facd 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 80082aa:	2103      	movs	r1, #3
 80082ac:	f64b 0002 	movw	r0, #47106	@ 0xb802
 80082b0:	f000 fac8 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 80082b4:	2103      	movs	r1, #3
 80082b6:	f64b 0003 	movw	r0, #47107	@ 0xb803
 80082ba:	f000 fac3 	bl	8008844 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 80082be:	2102      	movs	r1, #2
 80082c0:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 80082c4:	f000 fabe 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 80082c8:	2100      	movs	r1, #0
 80082ca:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 80082ce:	f000 fab9 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80082d2:	2100      	movs	r1, #0
 80082d4:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 80082d8:	f000 fab4 	bl	8008844 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 80082dc:	21d0      	movs	r1, #208	@ 0xd0
 80082de:	f44f 4049 	mov.w	r0, #51456	@ 0xc900
 80082e2:	f000 faaf 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 80082e6:	2102      	movs	r1, #2
 80082e8:	f64c 1001 	movw	r0, #51457	@ 0xc901
 80082ec:	f000 faaa 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 80082f0:	2150      	movs	r1, #80	@ 0x50
 80082f2:	f64c 1002 	movw	r0, #51458	@ 0xc902
 80082f6:	f000 faa5 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 80082fa:	2150      	movs	r1, #80	@ 0x50
 80082fc:	f64c 1003 	movw	r0, #51459	@ 0xc903
 8008300:	f000 faa0 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 8008304:	2150      	movs	r1, #80	@ 0x50
 8008306:	f64c 1004 	movw	r0, #51460	@ 0xc904
 800830a:	f000 fa9b 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 800830e:	2100      	movs	r1, #0
 8008310:	f44f 5054 	mov.w	r0, #13568	@ 0x3500
 8008314:	f000 fa96 	bl	8008844 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 8008318:	2155      	movs	r1, #85	@ 0x55
 800831a:	f44f 5068 	mov.w	r0, #14848	@ 0x3a00
 800831e:	f000 fa91 	bl	8008844 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 8008322:	f44f 5088 	mov.w	r0, #4352	@ 0x1100
 8008326:	f000 fa79 	bl	800881c <lcd_wr_regno>
    HAL_Delay(1);
 800832a:	2001      	movs	r0, #1
 800832c:	f7fa fac2 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0x2900);
 8008330:	f44f 5024 	mov.w	r0, #10496	@ 0x2900
 8008334:	f000 fa72 	bl	800881c <lcd_wr_regno>
}
 8008338:	bf00      	nop
 800833a:	bd80      	pop	{r7, pc}

0800833c <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 8008340:	20ff      	movs	r0, #255	@ 0xff
 8008342:	f000 fa6b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8008346:	20ff      	movs	r0, #255	@ 0xff
 8008348:	f000 fa54 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x98);
 800834c:	2098      	movs	r0, #152	@ 0x98
 800834e:	f000 fa51 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x06);
 8008352:	2006      	movs	r0, #6
 8008354:	f000 fa4e 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 8008358:	20bc      	movs	r0, #188	@ 0xbc
 800835a:	f000 fa5f 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 800835e:	2001      	movs	r0, #1
 8008360:	f000 fa48 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8008364:	200f      	movs	r0, #15
 8008366:	f000 fa45 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x61);
 800836a:	2061      	movs	r0, #97	@ 0x61
 800836c:	f000 fa42 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8008370:	20ff      	movs	r0, #255	@ 0xff
 8008372:	f000 fa3f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8008376:	2001      	movs	r0, #1
 8008378:	f000 fa3c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800837c:	2001      	movs	r0, #1
 800837e:	f000 fa39 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8008382:	200b      	movs	r0, #11
 8008384:	f000 fa36 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);
 8008388:	2010      	movs	r0, #16
 800838a:	f000 fa33 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x37);
 800838e:	2037      	movs	r0, #55	@ 0x37
 8008390:	f000 fa30 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x63);
 8008394:	2063      	movs	r0, #99	@ 0x63
 8008396:	f000 fa2d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800839a:	20ff      	movs	r0, #255	@ 0xff
 800839c:	f000 fa2a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80083a0:	20ff      	movs	r0, #255	@ 0xff
 80083a2:	f000 fa27 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80083a6:	2001      	movs	r0, #1
 80083a8:	f000 fa24 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80083ac:	2001      	movs	r0, #1
 80083ae:	f000 fa21 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80083b2:	2000      	movs	r0, #0
 80083b4:	f000 fa1e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80083b8:	2000      	movs	r0, #0
 80083ba:	f000 fa1b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80083be:	20ff      	movs	r0, #255	@ 0xff
 80083c0:	f000 fa18 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x52);
 80083c4:	2052      	movs	r0, #82	@ 0x52
 80083c6:	f000 fa15 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80083ca:	2001      	movs	r0, #1
 80083cc:	f000 fa12 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80083d0:	2000      	movs	r0, #0
 80083d2:	f000 fa0f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x40);
 80083d6:	2040      	movs	r0, #64	@ 0x40
 80083d8:	f000 fa0c 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 80083dc:	20bd      	movs	r0, #189	@ 0xbd
 80083de:	f000 fa1d 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);
 80083e2:	2001      	movs	r0, #1
 80083e4:	f000 fa06 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x23);
 80083e8:	2023      	movs	r0, #35	@ 0x23
 80083ea:	f000 fa03 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x45);
 80083ee:	2045      	movs	r0, #69	@ 0x45
 80083f0:	f000 fa00 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x67);
 80083f4:	2067      	movs	r0, #103	@ 0x67
 80083f6:	f000 f9fd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80083fa:	2001      	movs	r0, #1
 80083fc:	f000 f9fa 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x23);
 8008400:	2023      	movs	r0, #35	@ 0x23
 8008402:	f000 f9f7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8008406:	2045      	movs	r0, #69	@ 0x45
 8008408:	f000 f9f4 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x67);
 800840c:	2067      	movs	r0, #103	@ 0x67
 800840e:	f000 f9f1 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 8008412:	20be      	movs	r0, #190	@ 0xbe
 8008414:	f000 fa02 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8008418:	2000      	movs	r0, #0
 800841a:	f000 f9eb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800841e:	2001      	movs	r0, #1
 8008420:	f000 f9e8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xAB);
 8008424:	20ab      	movs	r0, #171	@ 0xab
 8008426:	f000 f9e5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x60);
 800842a:	2060      	movs	r0, #96	@ 0x60
 800842c:	f000 f9e2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8008430:	2022      	movs	r0, #34	@ 0x22
 8008432:	f000 f9df 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8008436:	2022      	movs	r0, #34	@ 0x22
 8008438:	f000 f9dc 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x22);
 800843c:	2022      	movs	r0, #34	@ 0x22
 800843e:	f000 f9d9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8008442:	2022      	movs	r0, #34	@ 0x22
 8008444:	f000 f9d6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8008448:	2022      	movs	r0, #34	@ 0x22
 800844a:	f000 f9d3 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 800844e:	20c7      	movs	r0, #199	@ 0xc7
 8008450:	f000 f9e4 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x36);
 8008454:	2036      	movs	r0, #54	@ 0x36
 8008456:	f000 f9cd 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 800845a:	20ed      	movs	r0, #237	@ 0xed
 800845c:	f000 f9de 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x7F);
 8008460:	207f      	movs	r0, #127	@ 0x7f
 8008462:	f000 f9c7 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8008466:	200f      	movs	r0, #15
 8008468:	f000 f9c4 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 800846c:	20c0      	movs	r0, #192	@ 0xc0
 800846e:	f000 f9d5 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8008472:	200f      	movs	r0, #15
 8008474:	f000 f9be 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8008478:	200b      	movs	r0, #11
 800847a:	f000 f9bb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 800847e:	200a      	movs	r0, #10
 8008480:	f000 f9b8 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 8008484:	20fc      	movs	r0, #252	@ 0xfc
 8008486:	f000 f9c9 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x08);
 800848a:	2008      	movs	r0, #8
 800848c:	f000 f9b2 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0XDF);
 8008490:	20df      	movs	r0, #223	@ 0xdf
 8008492:	f000 f9c3 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8008496:	2000      	movs	r0, #0
 8008498:	f000 f9ac 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800849c:	2000      	movs	r0, #0
 800849e:	f000 f9a9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80084a2:	2000      	movs	r0, #0
 80084a4:	f000 f9a6 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80084a8:	2000      	movs	r0, #0
 80084aa:	f000 f9a3 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80084ae:	2000      	movs	r0, #0
 80084b0:	f000 f9a0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x20);
 80084b4:	2020      	movs	r0, #32
 80084b6:	f000 f99d 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 80084ba:	20f3      	movs	r0, #243	@ 0xf3
 80084bc:	f000 f9ae 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x74);
 80084c0:	2074      	movs	r0, #116	@ 0x74
 80084c2:	f000 f997 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 80084c6:	20b4      	movs	r0, #180	@ 0xb4
 80084c8:	f000 f9a8 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 80084cc:	2000      	movs	r0, #0
 80084ce:	f000 f991 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 80084d2:	2000      	movs	r0, #0
 80084d4:	f000 f98e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 80084d8:	2000      	movs	r0, #0
 80084da:	f000 f98b 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 80084de:	20f7      	movs	r0, #247	@ 0xf7
 80084e0:	f000 f99c 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 80084e4:	2082      	movs	r0, #130	@ 0x82
 80084e6:	f000 f985 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 80084ea:	20b1      	movs	r0, #177	@ 0xb1
 80084ec:	f000 f996 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80084f0:	2000      	movs	r0, #0
 80084f2:	f000 f97f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x13);
 80084f6:	2013      	movs	r0, #19
 80084f8:	f000 f97c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x13);
 80084fc:	2013      	movs	r0, #19
 80084fe:	f000 f979 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 8008502:	20f2      	movs	r0, #242	@ 0xf2
 8008504:	f000 f98a 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x80);
 8008508:	2080      	movs	r0, #128	@ 0x80
 800850a:	f000 f973 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x04);
 800850e:	2004      	movs	r0, #4
 8008510:	f000 f970 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x40);
 8008514:	2040      	movs	r0, #64	@ 0x40
 8008516:	f000 f96d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x28);
 800851a:	2028      	movs	r0, #40	@ 0x28
 800851c:	f000 f96a 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 8008520:	20c1      	movs	r0, #193	@ 0xc1
 8008522:	f000 f97b 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x17);
 8008526:	2017      	movs	r0, #23
 8008528:	f000 f964 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 800852c:	2088      	movs	r0, #136	@ 0x88
 800852e:	f000 f961 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 8008532:	2088      	movs	r0, #136	@ 0x88
 8008534:	f000 f95e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x20);
 8008538:	2020      	movs	r0, #32
 800853a:	f000 f95b 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 800853e:	20e0      	movs	r0, #224	@ 0xe0
 8008540:	f000 f96c 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8008544:	2000      	movs	r0, #0
 8008546:	f000 f955 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 800854a:	200a      	movs	r0, #10
 800854c:	f000 f952 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 8008550:	2012      	movs	r0, #18
 8008552:	f000 f94f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 8008556:	2010      	movs	r0, #16
 8008558:	f000 f94c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 800855c:	200e      	movs	r0, #14
 800855e:	f000 f949 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 8008562:	2020      	movs	r0, #32
 8008564:	f000 f946 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 8008568:	20cc      	movs	r0, #204	@ 0xcc
 800856a:	f000 f943 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 800856e:	2007      	movs	r0, #7
 8008570:	f000 f940 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 8008574:	2006      	movs	r0, #6
 8008576:	f000 f93d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 800857a:	200b      	movs	r0, #11
 800857c:	f000 f93a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 8008580:	200e      	movs	r0, #14
 8008582:	f000 f937 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 8008586:	200f      	movs	r0, #15
 8008588:	f000 f934 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 800858c:	200d      	movs	r0, #13
 800858e:	f000 f931 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8008592:	2015      	movs	r0, #21
 8008594:	f000 f92e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 8008598:	2010      	movs	r0, #16
 800859a:	f000 f92b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 800859e:	2000      	movs	r0, #0
 80085a0:	f000 f928 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 80085a4:	20e1      	movs	r0, #225	@ 0xe1
 80085a6:	f000 f939 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 80085aa:	2000      	movs	r0, #0
 80085ac:	f000 f922 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 80085b0:	200b      	movs	r0, #11
 80085b2:	f000 f91f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 80085b6:	2013      	movs	r0, #19
 80085b8:	f000 f91c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 80085bc:	200d      	movs	r0, #13
 80085be:	f000 f919 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 80085c2:	200e      	movs	r0, #14
 80085c4:	f000 f916 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 80085c8:	201b      	movs	r0, #27
 80085ca:	f000 f913 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 80085ce:	2071      	movs	r0, #113	@ 0x71
 80085d0:	f000 f910 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 80085d4:	2006      	movs	r0, #6
 80085d6:	f000 f90d 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 80085da:	2006      	movs	r0, #6
 80085dc:	f000 f90a 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 80085e0:	200a      	movs	r0, #10
 80085e2:	f000 f907 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 80085e6:	200f      	movs	r0, #15
 80085e8:	f000 f904 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 80085ec:	200e      	movs	r0, #14
 80085ee:	f000 f901 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 80085f2:	200f      	movs	r0, #15
 80085f4:	f000 f8fe 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 80085f8:	2015      	movs	r0, #21
 80085fa:	f000 f8fb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 80085fe:	200c      	movs	r0, #12
 8008600:	f000 f8f8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8008604:	2000      	movs	r0, #0
 8008606:	f000 f8f5 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x2a);
 800860a:	202a      	movs	r0, #42	@ 0x2a
 800860c:	f000 f906 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8008610:	2000      	movs	r0, #0
 8008612:	f000 f8ef 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8008616:	2000      	movs	r0, #0
 8008618:	f000 f8ec 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800861c:	2001      	movs	r0, #1
 800861e:	f000 f8e9 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xdf);
 8008622:	20df      	movs	r0, #223	@ 0xdf
 8008624:	f000 f8e6 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x2b);
 8008628:	202b      	movs	r0, #43	@ 0x2b
 800862a:	f000 f8f7 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800862e:	2000      	movs	r0, #0
 8008630:	f000 f8e0 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8008634:	2000      	movs	r0, #0
 8008636:	f000 f8dd 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x03);
 800863a:	2003      	movs	r0, #3
 800863c:	f000 f8da 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x1f);
 8008640:	201f      	movs	r0, #31
 8008642:	f000 f8d7 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 8008646:	203a      	movs	r0, #58	@ 0x3a
 8008648:	f000 f8e8 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x55);
 800864c:	2055      	movs	r0, #85	@ 0x55
 800864e:	f000 f8d1 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8008652:	2036      	movs	r0, #54	@ 0x36
 8008654:	f000 f8e2 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 8008658:	2000      	movs	r0, #0
 800865a:	f000 f8cb 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x11);
 800865e:	2011      	movs	r0, #17
 8008660:	f000 f8dc 	bl	800881c <lcd_wr_regno>
    HAL_Delay(120);
 8008664:	2078      	movs	r0, #120	@ 0x78
 8008666:	f7fa f925 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0x29);
 800866a:	2029      	movs	r0, #41	@ 0x29
 800866c:	f000 f8d6 	bl	800881c <lcd_wr_regno>
    HAL_Delay(20);
 8008670:	2014      	movs	r0, #20
 8008672:	f7fa f91f 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0x2C);
 8008676:	202c      	movs	r0, #44	@ 0x2c
 8008678:	f000 f8d0 	bl	800881c <lcd_wr_regno>
}
 800867c:	bf00      	nop
 800867e:	bd80      	pop	{r7, pc}

08008680 <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 8008684:	20e2      	movs	r0, #226	@ 0xe2
 8008686:	f000 f8c9 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 800868a:	201d      	movs	r0, #29
 800868c:	f000 f8b2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8008690:	2002      	movs	r0, #2
 8008692:	f000 f8af 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 8008696:	2004      	movs	r0, #4
 8008698:	f000 f8ac 	bl	80087f4 <lcd_wr_data>
    HAL_Delay(1);
 800869c:	2001      	movs	r0, #1
 800869e:	f7fa f909 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 80086a2:	20e0      	movs	r0, #224	@ 0xe0
 80086a4:	f000 f8ba 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 80086a8:	2001      	movs	r0, #1
 80086aa:	f000 f8a3 	bl	80087f4 <lcd_wr_data>
    HAL_Delay(10);
 80086ae:	200a      	movs	r0, #10
 80086b0:	f7fa f900 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 80086b4:	20e0      	movs	r0, #224	@ 0xe0
 80086b6:	f000 f8b1 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 80086ba:	2003      	movs	r0, #3
 80086bc:	f000 f89a 	bl	80087f4 <lcd_wr_data>
    HAL_Delay(12);
 80086c0:	200c      	movs	r0, #12
 80086c2:	f7fa f8f7 	bl	80028b4 <HAL_Delay>
    lcd_wr_regno(0x01); /*  */
 80086c6:	2001      	movs	r0, #1
 80086c8:	f000 f8a8 	bl	800881c <lcd_wr_regno>
    HAL_Delay(10);
 80086cc:	200a      	movs	r0, #10
 80086ce:	f7fa f8f1 	bl	80028b4 <HAL_Delay>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 80086d2:	20e6      	movs	r0, #230	@ 0xe6
 80086d4:	f000 f8a2 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x2F);
 80086d8:	202f      	movs	r0, #47	@ 0x2f
 80086da:	f000 f88b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80086de:	20ff      	movs	r0, #255	@ 0xff
 80086e0:	f000 f888 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80086e4:	20ff      	movs	r0, #255	@ 0xff
 80086e6:	f000 f885 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 80086ea:	20b0      	movs	r0, #176	@ 0xb0
 80086ec:	f000 f896 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 80086f0:	2020      	movs	r0, #32
 80086f2:	f000 f87f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 80086f6:	2000      	movs	r0, #0
 80086f8:	f000 f87c 	bl	80087f4 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 80086fc:	2003      	movs	r0, #3
 80086fe:	f000 f879 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 8008702:	f240 301f 	movw	r0, #799	@ 0x31f
 8008706:	f000 f875 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 800870a:	2001      	movs	r0, #1
 800870c:	f000 f872 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 8008710:	f240 10df 	movw	r0, #479	@ 0x1df
 8008714:	f000 f86e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 8008718:	2000      	movs	r0, #0
 800871a:	f000 f86b 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 800871e:	20b4      	movs	r0, #180	@ 0xb4
 8008720:	f000 f87c 	bl	800881c <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 8008724:	2004      	movs	r0, #4
 8008726:	f000 f865 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 800872a:	f240 401f 	movw	r0, #1055	@ 0x41f
 800872e:	f000 f861 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 8008732:	2000      	movs	r0, #0
 8008734:	f000 f85e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 8008738:	202e      	movs	r0, #46	@ 0x2e
 800873a:	f000 f85b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 800873e:	2000      	movs	r0, #0
 8008740:	f000 f858 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8008744:	2000      	movs	r0, #0
 8008746:	f000 f855 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800874a:	2000      	movs	r0, #0
 800874c:	f000 f852 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8008750:	2000      	movs	r0, #0
 8008752:	f000 f84f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 8008756:	20b6      	movs	r0, #182	@ 0xb6
 8008758:	f000 f860 	bl	800881c <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 800875c:	2002      	movs	r0, #2
 800875e:	f000 f849 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8008762:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 8008766:	f000 f845 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 800876a:	2000      	movs	r0, #0
 800876c:	f000 f842 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8008770:	2017      	movs	r0, #23
 8008772:	f000 f83f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 8008776:	2015      	movs	r0, #21
 8008778:	f000 f83c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800877c:	2000      	movs	r0, #0
 800877e:	f000 f839 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8008782:	2000      	movs	r0, #0
 8008784:	f000 f836 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 8008788:	20f0      	movs	r0, #240	@ 0xf0
 800878a:	f000 f847 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 800878e:	2003      	movs	r0, #3
 8008790:	f000 f830 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 8008794:	2029      	movs	r0, #41	@ 0x29
 8008796:	f000 f841 	bl	800881c <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 800879a:	20d0      	movs	r0, #208	@ 0xd0
 800879c:	f000 f83e 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 80087a0:	2000      	movs	r0, #0
 80087a2:	f000 f827 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 80087a6:	20be      	movs	r0, #190	@ 0xbe
 80087a8:	f000 f838 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 80087ac:	2005      	movs	r0, #5
 80087ae:	f000 f821 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 80087b2:	20fe      	movs	r0, #254	@ 0xfe
 80087b4:	f000 f81e 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 80087b8:	2001      	movs	r0, #1
 80087ba:	f000 f81b 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 80087be:	2000      	movs	r0, #0
 80087c0:	f000 f818 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 80087c4:	2000      	movs	r0, #0
 80087c6:	f000 f815 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 80087ca:	2000      	movs	r0, #0
 80087cc:	f000 f812 	bl	80087f4 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 80087d0:	20b8      	movs	r0, #184	@ 0xb8
 80087d2:	f000 f823 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 80087d6:	2003      	movs	r0, #3
 80087d8:	f000 f80c 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 80087dc:	2001      	movs	r0, #1
 80087de:	f000 f809 	bl	80087f4 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 80087e2:	20ba      	movs	r0, #186	@ 0xba
 80087e4:	f000 f81a 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x01);  /* GPIO[1:0]=01,LCD */
 80087e8:	2001      	movs	r0, #1
 80087ea:	f000 f803 	bl	80087f4 <lcd_wr_data>
}
 80087ee:	bf00      	nop
 80087f0:	bd80      	pop	{r7, pc}
	...

080087f4 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	4603      	mov	r3, r0
 80087fc:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 80087fe:	88fb      	ldrh	r3, [r7, #6]
 8008800:	b29b      	uxth	r3, r3
 8008802:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 8008804:	4b04      	ldr	r3, [pc, #16]	@ (8008818 <lcd_wr_data+0x24>)
 8008806:	88fa      	ldrh	r2, [r7, #6]
 8008808:	b292      	uxth	r2, r2
 800880a:	805a      	strh	r2, [r3, #2]
}
 800880c:	bf00      	nop
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr
 8008818:	6c00007e 	.word	0x6c00007e

0800881c <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	4603      	mov	r3, r0
 8008824:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 8008826:	88fb      	ldrh	r3, [r7, #6]
 8008828:	b29b      	uxth	r3, r3
 800882a:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 800882c:	4b04      	ldr	r3, [pc, #16]	@ (8008840 <lcd_wr_regno+0x24>)
 800882e:	88fa      	ldrh	r2, [r7, #6]
 8008830:	b292      	uxth	r2, r2
 8008832:	801a      	strh	r2, [r3, #0]
}
 8008834:	bf00      	nop
 8008836:	370c      	adds	r7, #12
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr
 8008840:	6c00007e 	.word	0x6c00007e

08008844 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	4603      	mov	r3, r0
 800884c:	460a      	mov	r2, r1
 800884e:	80fb      	strh	r3, [r7, #6]
 8008850:	4613      	mov	r3, r2
 8008852:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = regno;   /*  */
 8008854:	4a05      	ldr	r2, [pc, #20]	@ (800886c <lcd_write_reg+0x28>)
 8008856:	88fb      	ldrh	r3, [r7, #6]
 8008858:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = data;    /*  */
 800885a:	4a04      	ldr	r2, [pc, #16]	@ (800886c <lcd_write_reg+0x28>)
 800885c:	88bb      	ldrh	r3, [r7, #4]
 800885e:	8053      	strh	r3, [r2, #2]
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	6c00007e 	.word	0x6c00007e

08008870 <lcd_opt_delay>:
 * @brief       LCD,mdk -O1
 * @param       t:
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8008870:	b480      	push	{r7}
 8008872:	b083      	sub	sp, #12
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
    while (i--); /* AC6,while(1) __asm volatile(""); */
 8008878:	bf00      	nop
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	1e5a      	subs	r2, r3, #1
 800887e:	607a      	str	r2, [r7, #4]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1fa      	bne.n	800887a <lcd_opt_delay+0xa>
}
 8008884:	bf00      	nop
 8008886:	bf00      	nop
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr
	...

08008894 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    lcd_opt_delay(2);
 800889a:	2002      	movs	r0, #2
 800889c:	f7ff ffe8 	bl	8008870 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 80088a0:	4b04      	ldr	r3, [pc, #16]	@ (80088b4 <lcd_rd_data+0x20>)
 80088a2:	885b      	ldrh	r3, [r3, #2]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	80fb      	strh	r3, [r7, #6]
    return ram;
 80088a8:	88fb      	ldrh	r3, [r7, #6]
 80088aa:	b29b      	uxth	r3, r3
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3708      	adds	r7, #8
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}
 80088b4:	6c00007e 	.word	0x6c00007e

080088b8 <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 80088b8:	b480      	push	{r7}
 80088ba:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 80088bc:	4b04      	ldr	r3, [pc, #16]	@ (80088d0 <lcd_write_ram_prepare+0x18>)
 80088be:	4a05      	ldr	r2, [pc, #20]	@ (80088d4 <lcd_write_ram_prepare+0x1c>)
 80088c0:	8912      	ldrh	r2, [r2, #8]
 80088c2:	801a      	strh	r2, [r3, #0]
}
 80088c4:	bf00      	nop
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	6c00007e 	.word	0x6c00007e
 80088d4:	200005a8 	.word	0x200005a8

080088d8 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	4603      	mov	r3, r0
 80088e0:	460a      	mov	r2, r1
 80088e2:	80fb      	strh	r3, [r7, #6]
 80088e4:	4613      	mov	r3, r2
 80088e6:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0x1963)
 80088e8:	4b65      	ldr	r3, [pc, #404]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80088ea:	889b      	ldrh	r3, [r3, #4]
 80088ec:	f641 1263 	movw	r2, #6499	@ 0x1963
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d167      	bne.n	80089c4 <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 80088f4:	4b62      	ldr	r3, [pc, #392]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80088f6:	799b      	ldrb	r3, [r3, #6]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d11e      	bne.n	800893a <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 80088fc:	4b60      	ldr	r3, [pc, #384]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80088fe:	881a      	ldrh	r2, [r3, #0]
 8008900:	88fb      	ldrh	r3, [r7, #6]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	b29b      	uxth	r3, r3
 8008906:	3b01      	subs	r3, #1
 8008908:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 800890a:	4b5d      	ldr	r3, [pc, #372]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 800890c:	895b      	ldrh	r3, [r3, #10]
 800890e:	4618      	mov	r0, r3
 8008910:	f7ff ff84 	bl	800881c <lcd_wr_regno>
            lcd_wr_data(0);
 8008914:	2000      	movs	r0, #0
 8008916:	f7ff ff6d 	bl	80087f4 <lcd_wr_data>
            lcd_wr_data(0);
 800891a:	2000      	movs	r0, #0
 800891c:	f7ff ff6a 	bl	80087f4 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 8008920:	88fb      	ldrh	r3, [r7, #6]
 8008922:	0a1b      	lsrs	r3, r3, #8
 8008924:	b29b      	uxth	r3, r3
 8008926:	4618      	mov	r0, r3
 8008928:	f7ff ff64 	bl	80087f4 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	b2db      	uxtb	r3, r3
 8008930:	b29b      	uxth	r3, r3
 8008932:	4618      	mov	r0, r3
 8008934:	f7ff ff5e 	bl	80087f4 <lcd_wr_data>
 8008938:	e021      	b.n	800897e <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 800893a:	4b51      	ldr	r3, [pc, #324]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 800893c:	895b      	ldrh	r3, [r3, #10]
 800893e:	4618      	mov	r0, r3
 8008940:	f7ff ff6c 	bl	800881c <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 8008944:	88fb      	ldrh	r3, [r7, #6]
 8008946:	0a1b      	lsrs	r3, r3, #8
 8008948:	b29b      	uxth	r3, r3
 800894a:	4618      	mov	r0, r3
 800894c:	f7ff ff52 	bl	80087f4 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 8008950:	88fb      	ldrh	r3, [r7, #6]
 8008952:	b2db      	uxtb	r3, r3
 8008954:	b29b      	uxth	r3, r3
 8008956:	4618      	mov	r0, r3
 8008958:	f7ff ff4c 	bl	80087f4 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 800895c:	4b48      	ldr	r3, [pc, #288]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 800895e:	881b      	ldrh	r3, [r3, #0]
 8008960:	3b01      	subs	r3, #1
 8008962:	121b      	asrs	r3, r3, #8
 8008964:	b29b      	uxth	r3, r3
 8008966:	4618      	mov	r0, r3
 8008968:	f7ff ff44 	bl	80087f4 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0xFF);
 800896c:	4b44      	ldr	r3, [pc, #272]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 800896e:	881b      	ldrh	r3, [r3, #0]
 8008970:	3b01      	subs	r3, #1
 8008972:	b29b      	uxth	r3, r3
 8008974:	b2db      	uxtb	r3, r3
 8008976:	b29b      	uxth	r3, r3
 8008978:	4618      	mov	r0, r3
 800897a:	f7ff ff3b 	bl	80087f4 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 800897e:	4b40      	ldr	r3, [pc, #256]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 8008980:	899b      	ldrh	r3, [r3, #12]
 8008982:	4618      	mov	r0, r3
 8008984:	f7ff ff4a 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8008988:	88bb      	ldrh	r3, [r7, #4]
 800898a:	0a1b      	lsrs	r3, r3, #8
 800898c:	b29b      	uxth	r3, r3
 800898e:	4618      	mov	r0, r3
 8008990:	f7ff ff30 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 8008994:	88bb      	ldrh	r3, [r7, #4]
 8008996:	b2db      	uxtb	r3, r3
 8008998:	b29b      	uxth	r3, r3
 800899a:	4618      	mov	r0, r3
 800899c:	f7ff ff2a 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 80089a0:	4b37      	ldr	r3, [pc, #220]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80089a2:	885b      	ldrh	r3, [r3, #2]
 80089a4:	3b01      	subs	r3, #1
 80089a6:	121b      	asrs	r3, r3, #8
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7ff ff22 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 80089b0:	4b33      	ldr	r3, [pc, #204]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80089b2:	885b      	ldrh	r3, [r3, #2]
 80089b4:	3b01      	subs	r3, #1
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	4618      	mov	r0, r3
 80089be:	f7ff ff19 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0xFF);
    }
}
 80089c2:	e058      	b.n	8008a76 <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0x5510)
 80089c4:	4b2e      	ldr	r3, [pc, #184]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80089c6:	889b      	ldrh	r3, [r3, #4]
 80089c8:	f245 5210 	movw	r2, #21776	@ 0x5510
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d130      	bne.n	8008a32 <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 80089d0:	4b2b      	ldr	r3, [pc, #172]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80089d2:	895b      	ldrh	r3, [r3, #10]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7ff ff21 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 80089da:	88fb      	ldrh	r3, [r7, #6]
 80089dc:	0a1b      	lsrs	r3, r3, #8
 80089de:	b29b      	uxth	r3, r3
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7ff ff07 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80089e6:	4b26      	ldr	r3, [pc, #152]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 80089e8:	895b      	ldrh	r3, [r3, #10]
 80089ea:	3301      	adds	r3, #1
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7ff ff14 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(x & 0xFF);
 80089f4:	88fb      	ldrh	r3, [r7, #6]
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7ff fefa 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8008a00:	4b1f      	ldr	r3, [pc, #124]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 8008a02:	899b      	ldrh	r3, [r3, #12]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7ff ff09 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8008a0a:	88bb      	ldrh	r3, [r7, #4]
 8008a0c:	0a1b      	lsrs	r3, r3, #8
 8008a0e:	b29b      	uxth	r3, r3
 8008a10:	4618      	mov	r0, r3
 8008a12:	f7ff feef 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8008a16:	4b1a      	ldr	r3, [pc, #104]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 8008a18:	899b      	ldrh	r3, [r3, #12]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7ff fefc 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(y & 0xFF);
 8008a24:	88bb      	ldrh	r3, [r7, #4]
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7ff fee2 	bl	80087f4 <lcd_wr_data>
}
 8008a30:	e021      	b.n	8008a76 <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 8008a32:	4b13      	ldr	r3, [pc, #76]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 8008a34:	895b      	ldrh	r3, [r3, #10]
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff fef0 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8008a3c:	88fb      	ldrh	r3, [r7, #6]
 8008a3e:	0a1b      	lsrs	r3, r3, #8
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7ff fed6 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
 8008a48:	88fb      	ldrh	r3, [r7, #6]
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f7ff fed0 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8008a54:	4b0a      	ldr	r3, [pc, #40]	@ (8008a80 <lcd_set_cursor+0x1a8>)
 8008a56:	899b      	ldrh	r3, [r3, #12]
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7ff fedf 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8008a5e:	88bb      	ldrh	r3, [r7, #4]
 8008a60:	0a1b      	lsrs	r3, r3, #8
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7ff fec5 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 8008a6a:	88bb      	ldrh	r3, [r7, #4]
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7ff febf 	bl	80087f4 <lcd_wr_data>
}
 8008a76:	bf00      	nop
 8008a78:	3708      	adds	r7, #8
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	200005a8 	.word	0x200005a8

08008a84 <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 8008a92:	2300      	movs	r3, #0
 8008a94:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 19631963(1963,IC) */
    if ((lcddev.dir == 1 && lcddev.id != 0x1963) || (lcddev.dir == 0 && lcddev.id == 0x1963))
 8008a96:	4b9c      	ldr	r3, [pc, #624]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008a98:	799b      	ldrb	r3, [r3, #6]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d105      	bne.n	8008aaa <lcd_scan_dir+0x26>
 8008a9e:	4b9a      	ldr	r3, [pc, #616]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008aa0:	889b      	ldrh	r3, [r3, #4]
 8008aa2:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d109      	bne.n	8008abe <lcd_scan_dir+0x3a>
 8008aaa:	4b97      	ldr	r3, [pc, #604]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008aac:	799b      	ldrb	r3, [r3, #6]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d134      	bne.n	8008b1c <lcd_scan_dir+0x98>
 8008ab2:	4b95      	ldr	r3, [pc, #596]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008ab4:	889b      	ldrh	r3, [r3, #4]
 8008ab6:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d12e      	bne.n	8008b1c <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 8008abe:	79fb      	ldrb	r3, [r7, #7]
 8008ac0:	2b07      	cmp	r3, #7
 8008ac2:	d82b      	bhi.n	8008b1c <lcd_scan_dir+0x98>
 8008ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8008acc <lcd_scan_dir+0x48>)
 8008ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aca:	bf00      	nop
 8008acc:	08008aed 	.word	0x08008aed
 8008ad0:	08008af3 	.word	0x08008af3
 8008ad4:	08008af9 	.word	0x08008af9
 8008ad8:	08008aff 	.word	0x08008aff
 8008adc:	08008b05 	.word	0x08008b05
 8008ae0:	08008b0b 	.word	0x08008b0b
 8008ae4:	08008b11 	.word	0x08008b11
 8008ae8:	08008b17 	.word	0x08008b17
        {
            case 0:
                dir = 6;
 8008aec:	2306      	movs	r3, #6
 8008aee:	71fb      	strb	r3, [r7, #7]
                break;
 8008af0:	e014      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 8008af2:	2307      	movs	r3, #7
 8008af4:	71fb      	strb	r3, [r7, #7]
                break;
 8008af6:	e011      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 8008af8:	2304      	movs	r3, #4
 8008afa:	71fb      	strb	r3, [r7, #7]
                break;
 8008afc:	e00e      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 8008afe:	2305      	movs	r3, #5
 8008b00:	71fb      	strb	r3, [r7, #7]
                break;
 8008b02:	e00b      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 8008b04:	2301      	movs	r3, #1
 8008b06:	71fb      	strb	r3, [r7, #7]
                break;
 8008b08:	e008      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	71fb      	strb	r3, [r7, #7]
                break;
 8008b0e:	e005      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 8008b10:	2303      	movs	r3, #3
 8008b12:	71fb      	strb	r3, [r7, #7]
                break;
 8008b14:	e002      	b.n	8008b1c <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 8008b16:	2302      	movs	r3, #2
 8008b18:	71fb      	strb	r3, [r7, #7]
                break;
 8008b1a:	bf00      	nop
        }
    }


    /*   0x36/0x3600  bit 5,6,7  */
    switch (dir)
 8008b1c:	79fb      	ldrb	r3, [r7, #7]
 8008b1e:	2b07      	cmp	r3, #7
 8008b20:	d835      	bhi.n	8008b8e <lcd_scan_dir+0x10a>
 8008b22:	a201      	add	r2, pc, #4	@ (adr r2, 8008b28 <lcd_scan_dir+0xa4>)
 8008b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b28:	08008b8f 	.word	0x08008b8f
 8008b2c:	08008b49 	.word	0x08008b49
 8008b30:	08008b53 	.word	0x08008b53
 8008b34:	08008b5d 	.word	0x08008b5d
 8008b38:	08008b67 	.word	0x08008b67
 8008b3c:	08008b71 	.word	0x08008b71
 8008b40:	08008b7b 	.word	0x08008b7b
 8008b44:	08008b85 	.word	0x08008b85
        case L2R_U2D:   /* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:   /* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 8008b48:	89fb      	ldrh	r3, [r7, #14]
 8008b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b4e:	81fb      	strh	r3, [r7, #14]
            break;
 8008b50:	e01d      	b.n	8008b8e <lcd_scan_dir+0x10a>

        case R2L_U2D:   /* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 8008b52:	89fb      	ldrh	r3, [r7, #14]
 8008b54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b58:	81fb      	strh	r3, [r7, #14]
            break;
 8008b5a:	e018      	b.n	8008b8e <lcd_scan_dir+0x10a>

        case R2L_D2U:   /* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8008b5c:	89fb      	ldrh	r3, [r7, #14]
 8008b5e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b62:	81fb      	strh	r3, [r7, #14]
            break;
 8008b64:	e013      	b.n	8008b8e <lcd_scan_dir+0x10a>

        case U2D_L2R:   /* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8008b66:	89fb      	ldrh	r3, [r7, #14]
 8008b68:	f043 0320 	orr.w	r3, r3, #32
 8008b6c:	81fb      	strh	r3, [r7, #14]
            break;
 8008b6e:	e00e      	b.n	8008b8e <lcd_scan_dir+0x10a>

        case U2D_R2L:   /* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 8008b70:	89fb      	ldrh	r3, [r7, #14]
 8008b72:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008b76:	81fb      	strh	r3, [r7, #14]
            break;
 8008b78:	e009      	b.n	8008b8e <lcd_scan_dir+0x10a>

        case D2U_L2R:   /* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8008b7a:	89fb      	ldrh	r3, [r7, #14]
 8008b7c:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8008b80:	81fb      	strh	r3, [r7, #14]
            break;
 8008b82:	e004      	b.n	8008b8e <lcd_scan_dir+0x10a>

        case D2U_R2L:   /* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8008b84:	89fb      	ldrh	r3, [r7, #14]
 8008b86:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8008b8a:	81fb      	strh	r3, [r7, #14]
            break;
 8008b8c:	bf00      	nop
    }

    dirreg = 0x36;  /* IC, 0x36 */
 8008b8e:	2336      	movs	r3, #54	@ 0x36
 8008b90:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0x5510)
 8008b92:	4b5d      	ldr	r3, [pc, #372]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008b94:	889b      	ldrh	r3, [r3, #4]
 8008b96:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d102      	bne.n	8008ba4 <lcd_scan_dir+0x120>
    {
        dirreg = 0x3600;    /* 5510, ic */
 8008b9e:	f44f 5358 	mov.w	r3, #13824	@ 0x3600
 8008ba2:	81bb      	strh	r3, [r7, #12]
    }

    /* 9341 & 7789 & 7796 BGR */
    if (lcddev.id == 0x9341 || lcddev.id == 0x7789 || lcddev.id == 0x7796)
 8008ba4:	4b58      	ldr	r3, [pc, #352]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008ba6:	889b      	ldrh	r3, [r3, #4]
 8008ba8:	f249 3241 	movw	r2, #37697	@ 0x9341
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d00b      	beq.n	8008bc8 <lcd_scan_dir+0x144>
 8008bb0:	4b55      	ldr	r3, [pc, #340]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008bb2:	889b      	ldrh	r3, [r3, #4]
 8008bb4:	f247 7289 	movw	r2, #30601	@ 0x7789
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d005      	beq.n	8008bc8 <lcd_scan_dir+0x144>
 8008bbc:	4b52      	ldr	r3, [pc, #328]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008bbe:	889b      	ldrh	r3, [r3, #4]
 8008bc0:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d103      	bne.n	8008bd0 <lcd_scan_dir+0x14c>
    {
        regval |= 0x08;
 8008bc8:	89fb      	ldrh	r3, [r7, #14]
 8008bca:	f043 0308 	orr.w	r3, r3, #8
 8008bce:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 8008bd0:	89fa      	ldrh	r2, [r7, #14]
 8008bd2:	89bb      	ldrh	r3, [r7, #12]
 8008bd4:	4611      	mov	r1, r2
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7ff fe34 	bl	8008844 <lcd_write_reg>

    if (lcddev.id != 0x1963)                    /* 1963 */
 8008bdc:	4b4a      	ldr	r3, [pc, #296]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008bde:	889b      	ldrh	r3, [r3, #4]
 8008be0:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d025      	beq.n	8008c34 <lcd_scan_dir+0x1b0>
    {
        if (regval & 0x20)
 8008be8:	89fb      	ldrh	r3, [r7, #14]
 8008bea:	f003 0320 	and.w	r3, r3, #32
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d010      	beq.n	8008c14 <lcd_scan_dir+0x190>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 8008bf2:	4b45      	ldr	r3, [pc, #276]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008bf4:	881a      	ldrh	r2, [r3, #0]
 8008bf6:	4b44      	ldr	r3, [pc, #272]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008bf8:	885b      	ldrh	r3, [r3, #2]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d21a      	bcs.n	8008c34 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 8008bfe:	4b42      	ldr	r3, [pc, #264]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c00:	881b      	ldrh	r3, [r3, #0]
 8008c02:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8008c04:	4b40      	ldr	r3, [pc, #256]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c06:	885a      	ldrh	r2, [r3, #2]
 8008c08:	4b3f      	ldr	r3, [pc, #252]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c0a:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8008c0c:	4a3e      	ldr	r2, [pc, #248]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c0e:	897b      	ldrh	r3, [r7, #10]
 8008c10:	8053      	strh	r3, [r2, #2]
 8008c12:	e00f      	b.n	8008c34 <lcd_scan_dir+0x1b0>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8008c14:	4b3c      	ldr	r3, [pc, #240]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c16:	881a      	ldrh	r2, [r3, #0]
 8008c18:	4b3b      	ldr	r3, [pc, #236]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c1a:	885b      	ldrh	r3, [r3, #2]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d909      	bls.n	8008c34 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 8008c20:	4b39      	ldr	r3, [pc, #228]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c22:	881b      	ldrh	r3, [r3, #0]
 8008c24:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8008c26:	4b38      	ldr	r3, [pc, #224]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c28:	885a      	ldrh	r2, [r3, #2]
 8008c2a:	4b37      	ldr	r3, [pc, #220]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c2c:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8008c2e:	4a36      	ldr	r2, [pc, #216]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c30:	897b      	ldrh	r3, [r7, #10]
 8008c32:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0x5510)
 8008c34:	4b34      	ldr	r3, [pc, #208]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c36:	889b      	ldrh	r3, [r3, #4]
 8008c38:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d165      	bne.n	8008d0c <lcd_scan_dir+0x288>
    {
        lcd_wr_regno(lcddev.setxcmd);
 8008c40:	4b31      	ldr	r3, [pc, #196]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c42:	895b      	ldrh	r3, [r3, #10]
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7ff fde9 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(0);
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	f7ff fdd2 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8008c50:	4b2d      	ldr	r3, [pc, #180]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c52:	895b      	ldrh	r3, [r3, #10]
 8008c54:	3301      	adds	r3, #1
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7ff fddf 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(0);
 8008c5e:	2000      	movs	r0, #0
 8008c60:	f7ff fdc8 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 8008c64:	4b28      	ldr	r3, [pc, #160]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c66:	895b      	ldrh	r3, [r3, #10]
 8008c68:	3302      	adds	r3, #2
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff fdd5 	bl	800881c <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8008c72:	4b25      	ldr	r3, [pc, #148]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c74:	881b      	ldrh	r3, [r3, #0]
 8008c76:	3b01      	subs	r3, #1
 8008c78:	121b      	asrs	r3, r3, #8
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f7ff fdb9 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 8008c82:	4b21      	ldr	r3, [pc, #132]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c84:	895b      	ldrh	r3, [r3, #10]
 8008c86:	3303      	adds	r3, #3
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7ff fdc6 	bl	800881c <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 8008c90:	4b1d      	ldr	r3, [pc, #116]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008c92:	881b      	ldrh	r3, [r3, #0]
 8008c94:	3b01      	subs	r3, #1
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7ff fda9 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8008ca2:	4b19      	ldr	r3, [pc, #100]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008ca4:	899b      	ldrh	r3, [r3, #12]
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7ff fdb8 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(0);
 8008cac:	2000      	movs	r0, #0
 8008cae:	f7ff fda1 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8008cb2:	4b15      	ldr	r3, [pc, #84]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008cb4:	899b      	ldrh	r3, [r3, #12]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7ff fdae 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(0);
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	f7ff fd97 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8008cc6:	4b10      	ldr	r3, [pc, #64]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008cc8:	899b      	ldrh	r3, [r3, #12]
 8008cca:	3302      	adds	r3, #2
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7ff fda4 	bl	800881c <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8008cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008cd6:	885b      	ldrh	r3, [r3, #2]
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	121b      	asrs	r3, r3, #8
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff fd88 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8008ce4:	4b08      	ldr	r3, [pc, #32]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008ce6:	899b      	ldrh	r3, [r3, #12]
 8008ce8:	3303      	adds	r3, #3
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7ff fd95 	bl	800881c <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 8008cf2:	4b05      	ldr	r3, [pc, #20]	@ (8008d08 <lcd_scan_dir+0x284>)
 8008cf4:	885b      	ldrh	r3, [r3, #2]
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f7ff fd78 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0xFF);
    }
}
 8008d04:	e03a      	b.n	8008d7c <lcd_scan_dir+0x2f8>
 8008d06:	bf00      	nop
 8008d08:	200005a8 	.word	0x200005a8
        lcd_wr_regno(lcddev.setxcmd);
 8008d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008d84 <lcd_scan_dir+0x300>)
 8008d0e:	895b      	ldrh	r3, [r3, #10]
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7ff fd83 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(0);
 8008d16:	2000      	movs	r0, #0
 8008d18:	f7ff fd6c 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(0);
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	f7ff fd69 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8008d22:	4b18      	ldr	r3, [pc, #96]	@ (8008d84 <lcd_scan_dir+0x300>)
 8008d24:	881b      	ldrh	r3, [r3, #0]
 8008d26:	3b01      	subs	r3, #1
 8008d28:	121b      	asrs	r3, r3, #8
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7ff fd61 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 8008d32:	4b14      	ldr	r3, [pc, #80]	@ (8008d84 <lcd_scan_dir+0x300>)
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	3b01      	subs	r3, #1
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7ff fd58 	bl	80087f4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8008d44:	4b0f      	ldr	r3, [pc, #60]	@ (8008d84 <lcd_scan_dir+0x300>)
 8008d46:	899b      	ldrh	r3, [r3, #12]
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7ff fd67 	bl	800881c <lcd_wr_regno>
        lcd_wr_data(0);
 8008d4e:	2000      	movs	r0, #0
 8008d50:	f7ff fd50 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data(0);
 8008d54:	2000      	movs	r0, #0
 8008d56:	f7ff fd4d 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8008d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8008d84 <lcd_scan_dir+0x300>)
 8008d5c:	885b      	ldrh	r3, [r3, #2]
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	121b      	asrs	r3, r3, #8
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7ff fd45 	bl	80087f4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 8008d6a:	4b06      	ldr	r3, [pc, #24]	@ (8008d84 <lcd_scan_dir+0x300>)
 8008d6c:	885b      	ldrh	r3, [r3, #2]
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7ff fd3c 	bl	80087f4 <lcd_wr_data>
}
 8008d7c:	bf00      	nop
 8008d7e:	3710      	adds	r7, #16
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	200005a8 	.word	0x200005a8

08008d88 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	4603      	mov	r3, r0
 8008d90:	603a      	str	r2, [r7, #0]
 8008d92:	80fb      	strh	r3, [r7, #6]
 8008d94:	460b      	mov	r3, r1
 8008d96:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 8008d98:	88ba      	ldrh	r2, [r7, #4]
 8008d9a:	88fb      	ldrh	r3, [r7, #6]
 8008d9c:	4611      	mov	r1, r2
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7ff fd9a 	bl	80088d8 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8008da4:	f7ff fd88 	bl	80088b8 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 8008da8:	4b03      	ldr	r3, [pc, #12]	@ (8008db8 <lcd_draw_point+0x30>)
 8008daa:	683a      	ldr	r2, [r7, #0]
 8008dac:	b292      	uxth	r2, r2
 8008dae:	805a      	strh	r2, [r3, #2]
}
 8008db0:	bf00      	nop
 8008db2:	3708      	adds	r7, #8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	6c00007e 	.word	0x6c00007e
 8008dbc:	00000000 	.word	0x00000000

08008dc0 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b082      	sub	sp, #8
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8008dca:	20be      	movs	r0, #190	@ 0xbe
 8008dcc:	f7ff fd26 	bl	800881c <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8008dd0:	2005      	movs	r0, #5
 8008dd2:	f7ff fd0f 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 8008dd6:	79fb      	ldrb	r3, [r7, #7]
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7f7 fba3 	bl	8000524 <__aeabi_i2d>
 8008dde:	a310      	add	r3, pc, #64	@ (adr r3, 8008e20 <lcd_ssd_backlight_set+0x60>)
 8008de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de4:	f7f7 fc08 	bl	80005f8 <__aeabi_dmul>
 8008de8:	4602      	mov	r2, r0
 8008dea:	460b      	mov	r3, r1
 8008dec:	4610      	mov	r0, r2
 8008dee:	4619      	mov	r1, r3
 8008df0:	f7f7 feda 	bl	8000ba8 <__aeabi_d2uiz>
 8008df4:	4603      	mov	r3, r0
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f7ff fcfb 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8008dfe:	2001      	movs	r0, #1
 8008e00:	f7ff fcf8 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 8008e04:	20ff      	movs	r0, #255	@ 0xff
 8008e06:	f7ff fcf5 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	f7ff fcf2 	bl	80087f4 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8008e10:	2000      	movs	r0, #0
 8008e12:	f7ff fcef 	bl	80087f4 <lcd_wr_data>
}
 8008e16:	bf00      	nop
 8008e18:	3708      	adds	r7, #8
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	66666666 	.word	0x66666666
 8008e24:	40046666 	.word	0x40046666

08008e28 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b082      	sub	sp, #8
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	4603      	mov	r3, r0
 8008e30:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 8008e32:	4a68      	ldr	r2, [pc, #416]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e34:	79fb      	ldrb	r3, [r7, #7]
 8008e36:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 8008e38:	79fb      	ldrb	r3, [r7, #7]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d165      	bne.n	8008f0a <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 8008e3e:	4b65      	ldr	r3, [pc, #404]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e40:	22f0      	movs	r2, #240	@ 0xf0
 8008e42:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 8008e44:	4b63      	ldr	r3, [pc, #396]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e46:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008e4a:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8008e4c:	4b61      	ldr	r3, [pc, #388]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e4e:	889b      	ldrh	r3, [r3, #4]
 8008e50:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d114      	bne.n	8008e82 <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0x2C00;
 8008e58:	4b5e      	ldr	r3, [pc, #376]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e5a:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8008e5e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 8008e60:	4b5c      	ldr	r3, [pc, #368]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e62:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8008e66:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 8008e68:	4b5a      	ldr	r3, [pc, #360]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e6a:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8008e6e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8008e70:	4b58      	ldr	r3, [pc, #352]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e72:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008e76:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8008e78:	4b56      	ldr	r3, [pc, #344]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e7a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8008e7e:	805a      	strh	r2, [r3, #2]
 8008e80:	e020      	b.n	8008ec4 <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0x1963)
 8008e82:	4b54      	ldr	r3, [pc, #336]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e84:	889b      	ldrh	r3, [r3, #4]
 8008e86:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d111      	bne.n	8008eb2 <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 8008e8e:	4b51      	ldr	r3, [pc, #324]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e90:	222c      	movs	r2, #44	@ 0x2c
 8008e92:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2B;  /* X */
 8008e94:	4b4f      	ldr	r3, [pc, #316]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e96:	222b      	movs	r2, #43	@ 0x2b
 8008e98:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2A;  /* Y */
 8008e9a:	4b4e      	ldr	r3, [pc, #312]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008e9c:	222a      	movs	r2, #42	@ 0x2a
 8008e9e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8008ea0:	4b4c      	ldr	r3, [pc, #304]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008ea2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008ea6:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8008ea8:	4b4a      	ldr	r3, [pc, #296]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008eaa:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8008eae:	805a      	strh	r2, [r3, #2]
 8008eb0:	e008      	b.n	8008ec4 <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341/5310/7789/7796/9806IC */
        {
            lcddev.wramcmd = 0x2C;
 8008eb2:	4b48      	ldr	r3, [pc, #288]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008eb4:	222c      	movs	r2, #44	@ 0x2c
 8008eb6:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8008eb8:	4b46      	ldr	r3, [pc, #280]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008eba:	222a      	movs	r2, #42	@ 0x2a
 8008ebc:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 8008ebe:	4b45      	ldr	r3, [pc, #276]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008ec0:	222b      	movs	r2, #43	@ 0x2b
 8008ec2:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8008ec4:	4b43      	ldr	r3, [pc, #268]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008ec6:	889b      	ldrh	r3, [r3, #4]
 8008ec8:	f245 3210 	movw	r2, #21264	@ 0x5310
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d005      	beq.n	8008edc <lcd_display_dir+0xb4>
 8008ed0:	4b40      	ldr	r3, [pc, #256]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008ed2:	889b      	ldrh	r3, [r3, #4]
 8008ed4:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d107      	bne.n	8008eec <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 8008edc:	4b3d      	ldr	r3, [pc, #244]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008ede:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008ee2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8008ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008ee6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008eea:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806  480*800  */
 8008eec:	4b39      	ldr	r3, [pc, #228]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008eee:	889b      	ldrh	r3, [r3, #4]
 8008ef0:	f649 0206 	movw	r2, #38918	@ 0x9806
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d165      	bne.n	8008fc4 <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8008ef8:	4b36      	ldr	r3, [pc, #216]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008efa:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008efe:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8008f00:	4b34      	ldr	r3, [pc, #208]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f02:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8008f06:	805a      	strh	r2, [r3, #2]
 8008f08:	e05c      	b.n	8008fc4 <lcd_display_dir+0x19c>
        }
    }
    else        /*  */
    {
        lcddev.width = 320;         /*  */
 8008f0a:	4b32      	ldr	r3, [pc, #200]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f0c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008f10:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 8008f12:	4b30      	ldr	r3, [pc, #192]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f14:	22f0      	movs	r2, #240	@ 0xf0
 8008f16:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8008f18:	4b2e      	ldr	r3, [pc, #184]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f1a:	889b      	ldrh	r3, [r3, #4]
 8008f1c:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d114      	bne.n	8008f4e <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0x2C00;
 8008f24:	4b2b      	ldr	r3, [pc, #172]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f26:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8008f2a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 8008f2c:	4b29      	ldr	r3, [pc, #164]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f2e:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8008f32:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 8008f34:	4b27      	ldr	r3, [pc, #156]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f36:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8008f3a:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 8008f3c:	4b25      	ldr	r3, [pc, #148]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f3e:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8008f42:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8008f44:	4b23      	ldr	r3, [pc, #140]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f46:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008f4a:	805a      	strh	r2, [r3, #2]
 8008f4c:	e026      	b.n	8008f9c <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0x1963 || lcddev.id == 0x9806)
 8008f4e:	4b21      	ldr	r3, [pc, #132]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f50:	889b      	ldrh	r3, [r3, #4]
 8008f52:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d005      	beq.n	8008f66 <lcd_display_dir+0x13e>
 8008f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f5c:	889b      	ldrh	r3, [r3, #4]
 8008f5e:	f649 0206 	movw	r2, #38918	@ 0x9806
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d111      	bne.n	8008f8a <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 8008f66:	4b1b      	ldr	r3, [pc, #108]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f68:	222c      	movs	r2, #44	@ 0x2c
 8008f6a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;  /* X */
 8008f6c:	4b19      	ldr	r3, [pc, #100]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f6e:	222a      	movs	r2, #42	@ 0x2a
 8008f70:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;  /* Y */
 8008f72:	4b18      	ldr	r3, [pc, #96]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f74:	222b      	movs	r2, #43	@ 0x2b
 8008f76:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 8008f78:	4b16      	ldr	r3, [pc, #88]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f7a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8008f7e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 8008f80:	4b14      	ldr	r3, [pc, #80]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f82:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008f86:	805a      	strh	r2, [r3, #2]
 8008f88:	e008      	b.n	8008f9c <lcd_display_dir+0x174>
        }
        else   /* IC, :9341/5310/7789/7796IC */
        {
            lcddev.wramcmd = 0x2C;
 8008f8a:	4b12      	ldr	r3, [pc, #72]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f8c:	222c      	movs	r2, #44	@ 0x2c
 8008f8e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8008f90:	4b10      	ldr	r3, [pc, #64]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f92:	222a      	movs	r2, #42	@ 0x2a
 8008f94:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 8008f96:	4b0f      	ldr	r3, [pc, #60]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f98:	222b      	movs	r2, #43	@ 0x2b
 8008f9a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8008f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008f9e:	889b      	ldrh	r3, [r3, #4]
 8008fa0:	f245 3210 	movw	r2, #21264	@ 0x5310
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d005      	beq.n	8008fb4 <lcd_display_dir+0x18c>
 8008fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008faa:	889b      	ldrh	r3, [r3, #4]
 8008fac:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d107      	bne.n	8008fc4 <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8008fb4:	4b07      	ldr	r3, [pc, #28]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008fb6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008fba:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8008fbc:	4b05      	ldr	r3, [pc, #20]	@ (8008fd4 <lcd_display_dir+0x1ac>)
 8008fbe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008fc2:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	f7ff fd5d 	bl	8008a84 <lcd_scan_dir>
}
 8008fca:	bf00      	nop
 8008fcc:	3708      	adds	r7, #8
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	200005a8 	.word	0x200005a8

08008fd8 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b088      	sub	sp, #32
 8008fdc:	af00      	add	r7, sp, #0
    FSMC_NORSRAM_TimingTypeDef fsmc_write_handle;
    HAL_Delay(50);
 8008fde:	2032      	movs	r0, #50	@ 0x32
 8008fe0:	f7f9 fc68 	bl	80028b4 <HAL_Delay>

    /* 9341 ID */
    lcd_wr_regno(0xD3);
 8008fe4:	20d3      	movs	r0, #211	@ 0xd3
 8008fe6:	f7ff fc19 	bl	800881c <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8008fea:	f7ff fc53 	bl	8008894 <lcd_rd_data>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	4bb1      	ldr	r3, [pc, #708]	@ (80092b8 <lcd_init+0x2e0>)
 8008ff4:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0x00 */
 8008ff6:	f7ff fc4d 	bl	8008894 <lcd_rd_data>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	4bae      	ldr	r3, [pc, #696]	@ (80092b8 <lcd_init+0x2e0>)
 8009000:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 93 */
 8009002:	f7ff fc47 	bl	8008894 <lcd_rd_data>
 8009006:	4603      	mov	r3, r0
 8009008:	461a      	mov	r2, r3
 800900a:	4bab      	ldr	r3, [pc, #684]	@ (80092b8 <lcd_init+0x2e0>)
 800900c:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 800900e:	4baa      	ldr	r3, [pc, #680]	@ (80092b8 <lcd_init+0x2e0>)
 8009010:	889b      	ldrh	r3, [r3, #4]
 8009012:	021b      	lsls	r3, r3, #8
 8009014:	b29a      	uxth	r2, r3
 8009016:	4ba8      	ldr	r3, [pc, #672]	@ (80092b8 <lcd_init+0x2e0>)
 8009018:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 41 */
 800901a:	f7ff fc3b 	bl	8008894 <lcd_rd_data>
 800901e:	4603      	mov	r3, r0
 8009020:	461a      	mov	r2, r3
 8009022:	4ba5      	ldr	r3, [pc, #660]	@ (80092b8 <lcd_init+0x2e0>)
 8009024:	889b      	ldrh	r3, [r3, #4]
 8009026:	4313      	orrs	r3, r2
 8009028:	b29a      	uxth	r2, r3
 800902a:	4ba3      	ldr	r3, [pc, #652]	@ (80092b8 <lcd_init+0x2e0>)
 800902c:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0x9341)    /*  9341 ,  ST7789 */
 800902e:	4ba2      	ldr	r3, [pc, #648]	@ (80092b8 <lcd_init+0x2e0>)
 8009030:	889b      	ldrh	r3, [r3, #4]
 8009032:	f249 3241 	movw	r2, #37697	@ 0x9341
 8009036:	4293      	cmp	r3, r2
 8009038:	f000 8122 	beq.w	8009280 <lcd_init+0x2a8>
    {
        lcd_wr_regno(0x04);
 800903c:	2004      	movs	r0, #4
 800903e:	f7ff fbed 	bl	800881c <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8009042:	f7ff fc27 	bl	8008894 <lcd_rd_data>
 8009046:	4603      	mov	r3, r0
 8009048:	461a      	mov	r2, r3
 800904a:	4b9b      	ldr	r3, [pc, #620]	@ (80092b8 <lcd_init+0x2e0>)
 800904c:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 800904e:	f7ff fc21 	bl	8008894 <lcd_rd_data>
 8009052:	4603      	mov	r3, r0
 8009054:	461a      	mov	r2, r3
 8009056:	4b98      	ldr	r3, [pc, #608]	@ (80092b8 <lcd_init+0x2e0>)
 8009058:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 800905a:	f7ff fc1b 	bl	8008894 <lcd_rd_data>
 800905e:	4603      	mov	r3, r0
 8009060:	461a      	mov	r2, r3
 8009062:	4b95      	ldr	r3, [pc, #596]	@ (80092b8 <lcd_init+0x2e0>)
 8009064:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8009066:	4b94      	ldr	r3, [pc, #592]	@ (80092b8 <lcd_init+0x2e0>)
 8009068:	889b      	ldrh	r3, [r3, #4]
 800906a:	021b      	lsls	r3, r3, #8
 800906c:	b29a      	uxth	r2, r3
 800906e:	4b92      	ldr	r3, [pc, #584]	@ (80092b8 <lcd_init+0x2e0>)
 8009070:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0x52 */
 8009072:	f7ff fc0f 	bl	8008894 <lcd_rd_data>
 8009076:	4603      	mov	r3, r0
 8009078:	461a      	mov	r2, r3
 800907a:	4b8f      	ldr	r3, [pc, #572]	@ (80092b8 <lcd_init+0x2e0>)
 800907c:	889b      	ldrh	r3, [r3, #4]
 800907e:	4313      	orrs	r3, r2
 8009080:	b29a      	uxth	r2, r3
 8009082:	4b8d      	ldr	r3, [pc, #564]	@ (80092b8 <lcd_init+0x2e0>)
 8009084:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0x8552)        /* 8552ID7789 */
 8009086:	4b8c      	ldr	r3, [pc, #560]	@ (80092b8 <lcd_init+0x2e0>)
 8009088:	889b      	ldrh	r3, [r3, #4]
 800908a:	f248 5252 	movw	r2, #34130	@ 0x8552
 800908e:	4293      	cmp	r3, r2
 8009090:	d103      	bne.n	800909a <lcd_init+0xc2>
        {
            lcddev.id = 0x7789;
 8009092:	4b89      	ldr	r3, [pc, #548]	@ (80092b8 <lcd_init+0x2e0>)
 8009094:	f247 7289 	movw	r2, #30601	@ 0x7789
 8009098:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 800909a:	4b87      	ldr	r3, [pc, #540]	@ (80092b8 <lcd_init+0x2e0>)
 800909c:	889b      	ldrh	r3, [r3, #4]
 800909e:	f247 7289 	movw	r2, #30601	@ 0x7789
 80090a2:	4293      	cmp	r3, r2
 80090a4:	f000 80ec 	beq.w	8009280 <lcd_init+0x2a8>
        {
            lcd_wr_regno(0xD4);
 80090a8:	20d4      	movs	r0, #212	@ 0xd4
 80090aa:	f7ff fbb7 	bl	800881c <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 80090ae:	f7ff fbf1 	bl	8008894 <lcd_rd_data>
 80090b2:	4603      	mov	r3, r0
 80090b4:	461a      	mov	r2, r3
 80090b6:	4b80      	ldr	r3, [pc, #512]	@ (80092b8 <lcd_init+0x2e0>)
 80090b8:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 80090ba:	f7ff fbeb 	bl	8008894 <lcd_rd_data>
 80090be:	4603      	mov	r3, r0
 80090c0:	461a      	mov	r2, r3
 80090c2:	4b7d      	ldr	r3, [pc, #500]	@ (80092b8 <lcd_init+0x2e0>)
 80090c4:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 80090c6:	f7ff fbe5 	bl	8008894 <lcd_rd_data>
 80090ca:	4603      	mov	r3, r0
 80090cc:	461a      	mov	r2, r3
 80090ce:	4b7a      	ldr	r3, [pc, #488]	@ (80092b8 <lcd_init+0x2e0>)
 80090d0:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 80090d2:	4b79      	ldr	r3, [pc, #484]	@ (80092b8 <lcd_init+0x2e0>)
 80090d4:	889b      	ldrh	r3, [r3, #4]
 80090d6:	021b      	lsls	r3, r3, #8
 80090d8:	b29a      	uxth	r2, r3
 80090da:	4b77      	ldr	r3, [pc, #476]	@ (80092b8 <lcd_init+0x2e0>)
 80090dc:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 80090de:	f7ff fbd9 	bl	8008894 <lcd_rd_data>
 80090e2:	4603      	mov	r3, r0
 80090e4:	461a      	mov	r2, r3
 80090e6:	4b74      	ldr	r3, [pc, #464]	@ (80092b8 <lcd_init+0x2e0>)
 80090e8:	889b      	ldrh	r3, [r3, #4]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	b29a      	uxth	r2, r3
 80090ee:	4b72      	ldr	r3, [pc, #456]	@ (80092b8 <lcd_init+0x2e0>)
 80090f0:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,ST7796 */
 80090f2:	4b71      	ldr	r3, [pc, #452]	@ (80092b8 <lcd_init+0x2e0>)
 80090f4:	889b      	ldrh	r3, [r3, #4]
 80090f6:	f245 3210 	movw	r2, #21264	@ 0x5310
 80090fa:	4293      	cmp	r3, r2
 80090fc:	f000 80c0 	beq.w	8009280 <lcd_init+0x2a8>
            {
                lcd_wr_regno(0XD3);
 8009100:	20d3      	movs	r0, #211	@ 0xd3
 8009102:	f7ff fb8b 	bl	800881c <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 8009106:	f7ff fbc5 	bl	8008894 <lcd_rd_data>
 800910a:	4603      	mov	r3, r0
 800910c:	461a      	mov	r2, r3
 800910e:	4b6a      	ldr	r3, [pc, #424]	@ (80092b8 <lcd_init+0x2e0>)
 8009110:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 8009112:	f7ff fbbf 	bl	8008894 <lcd_rd_data>
 8009116:	4603      	mov	r3, r0
 8009118:	461a      	mov	r2, r3
 800911a:	4b67      	ldr	r3, [pc, #412]	@ (80092b8 <lcd_init+0x2e0>)
 800911c:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X77 */
 800911e:	f7ff fbb9 	bl	8008894 <lcd_rd_data>
 8009122:	4603      	mov	r3, r0
 8009124:	461a      	mov	r2, r3
 8009126:	4b64      	ldr	r3, [pc, #400]	@ (80092b8 <lcd_init+0x2e0>)
 8009128:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 800912a:	4b63      	ldr	r3, [pc, #396]	@ (80092b8 <lcd_init+0x2e0>)
 800912c:	889b      	ldrh	r3, [r3, #4]
 800912e:	021b      	lsls	r3, r3, #8
 8009130:	b29a      	uxth	r2, r3
 8009132:	4b61      	ldr	r3, [pc, #388]	@ (80092b8 <lcd_init+0x2e0>)
 8009134:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* 0X96 */
 8009136:	f7ff fbad 	bl	8008894 <lcd_rd_data>
 800913a:	4603      	mov	r3, r0
 800913c:	461a      	mov	r2, r3
 800913e:	4b5e      	ldr	r3, [pc, #376]	@ (80092b8 <lcd_init+0x2e0>)
 8009140:	889b      	ldrh	r3, [r3, #4]
 8009142:	4313      	orrs	r3, r2
 8009144:	b29a      	uxth	r2, r3
 8009146:	4b5c      	ldr	r3, [pc, #368]	@ (80092b8 <lcd_init+0x2e0>)
 8009148:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ST7796,NT35510 */
 800914a:	4b5b      	ldr	r3, [pc, #364]	@ (80092b8 <lcd_init+0x2e0>)
 800914c:	889b      	ldrh	r3, [r3, #4]
 800914e:	f247 7296 	movw	r2, #30614	@ 0x7796
 8009152:	4293      	cmp	r3, r2
 8009154:	f000 8094 	beq.w	8009280 <lcd_init+0x2a8>
                {
                    /*  */
                    lcd_write_reg(0xF000, 0x0055);
 8009158:	2155      	movs	r1, #85	@ 0x55
 800915a:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 800915e:	f7ff fb71 	bl	8008844 <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 8009162:	21aa      	movs	r1, #170	@ 0xaa
 8009164:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8009168:	f7ff fb6c 	bl	8008844 <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 800916c:	2152      	movs	r1, #82	@ 0x52
 800916e:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8009172:	f7ff fb67 	bl	8008844 <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 8009176:	2108      	movs	r1, #8
 8009178:	f24f 0003 	movw	r0, #61443	@ 0xf003
 800917c:	f7ff fb62 	bl	8008844 <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 8009180:	2101      	movs	r1, #1
 8009182:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8009186:	f7ff fb5d 	bl	8008844 <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ID */
 800918a:	f44f 4045 	mov.w	r0, #50432	@ 0xc500
 800918e:	f7ff fb45 	bl	800881c <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x80 */
 8009192:	f7ff fb7f 	bl	8008894 <lcd_rd_data>
 8009196:	4603      	mov	r3, r0
 8009198:	461a      	mov	r2, r3
 800919a:	4b47      	ldr	r3, [pc, #284]	@ (80092b8 <lcd_init+0x2e0>)
 800919c:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 800919e:	4b46      	ldr	r3, [pc, #280]	@ (80092b8 <lcd_init+0x2e0>)
 80091a0:	889b      	ldrh	r3, [r3, #4]
 80091a2:	021b      	lsls	r3, r3, #8
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	4b44      	ldr	r3, [pc, #272]	@ (80092b8 <lcd_init+0x2e0>)
 80091a8:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ID */
 80091aa:	f24c 5001 	movw	r0, #50433	@ 0xc501
 80091ae:	f7ff fb35 	bl	800881c <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x00 */
 80091b2:	f7ff fb6f 	bl	8008894 <lcd_rd_data>
 80091b6:	4603      	mov	r3, r0
 80091b8:	461a      	mov	r2, r3
 80091ba:	4b3f      	ldr	r3, [pc, #252]	@ (80092b8 <lcd_init+0x2e0>)
 80091bc:	889b      	ldrh	r3, [r3, #4]
 80091be:	4313      	orrs	r3, r2
 80091c0:	b29a      	uxth	r2, r3
 80091c2:	4b3d      	ldr	r3, [pc, #244]	@ (80092b8 <lcd_init+0x2e0>)
 80091c4:	809a      	strh	r2, [r3, #4]

                    HAL_Delay(5);                /* 5ms, 0XC5011963, 5ms1963 */
 80091c6:	2005      	movs	r0, #5
 80091c8:	f7f9 fb74 	bl	80028b4 <HAL_Delay>

                    if (lcddev.id != 0x5510)    /* NT5510,ILI9806 */
 80091cc:	4b3a      	ldr	r3, [pc, #232]	@ (80092b8 <lcd_init+0x2e0>)
 80091ce:	889b      	ldrh	r3, [r3, #4]
 80091d0:	f245 5210 	movw	r2, #21776	@ 0x5510
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d053      	beq.n	8009280 <lcd_init+0x2a8>
                    {
                        lcd_wr_regno(0XD3);
 80091d8:	20d3      	movs	r0, #211	@ 0xd3
 80091da:	f7ff fb1f 	bl	800881c <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 80091de:	f7ff fb59 	bl	8008894 <lcd_rd_data>
 80091e2:	4603      	mov	r3, r0
 80091e4:	461a      	mov	r2, r3
 80091e6:	4b34      	ldr	r3, [pc, #208]	@ (80092b8 <lcd_init+0x2e0>)
 80091e8:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 80091ea:	f7ff fb53 	bl	8008894 <lcd_rd_data>
 80091ee:	4603      	mov	r3, r0
 80091f0:	461a      	mov	r2, r3
 80091f2:	4b31      	ldr	r3, [pc, #196]	@ (80092b8 <lcd_init+0x2e0>)
 80091f4:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 80091f6:	f7ff fb4d 	bl	8008894 <lcd_rd_data>
 80091fa:	4603      	mov	r3, r0
 80091fc:	461a      	mov	r2, r3
 80091fe:	4b2e      	ldr	r3, [pc, #184]	@ (80092b8 <lcd_init+0x2e0>)
 8009200:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 8009202:	4b2d      	ldr	r3, [pc, #180]	@ (80092b8 <lcd_init+0x2e0>)
 8009204:	889b      	ldrh	r3, [r3, #4]
 8009206:	021b      	lsls	r3, r3, #8
 8009208:	b29a      	uxth	r2, r3
 800920a:	4b2b      	ldr	r3, [pc, #172]	@ (80092b8 <lcd_init+0x2e0>)
 800920c:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 800920e:	f7ff fb41 	bl	8008894 <lcd_rd_data>
 8009212:	4603      	mov	r3, r0
 8009214:	461a      	mov	r2, r3
 8009216:	4b28      	ldr	r3, [pc, #160]	@ (80092b8 <lcd_init+0x2e0>)
 8009218:	889b      	ldrh	r3, [r3, #4]
 800921a:	4313      	orrs	r3, r2
 800921c:	b29a      	uxth	r2, r3
 800921e:	4b26      	ldr	r3, [pc, #152]	@ (80092b8 <lcd_init+0x2e0>)
 8009220:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ILI9806,SSD1963 */
 8009222:	4b25      	ldr	r3, [pc, #148]	@ (80092b8 <lcd_init+0x2e0>)
 8009224:	889b      	ldrh	r3, [r3, #4]
 8009226:	f649 0206 	movw	r2, #38918	@ 0x9806
 800922a:	4293      	cmp	r3, r2
 800922c:	d028      	beq.n	8009280 <lcd_init+0x2a8>
                        {
                            lcd_wr_regno(0xA1);
 800922e:	20a1      	movs	r0, #161	@ 0xa1
 8009230:	f7ff faf4 	bl	800881c <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 8009234:	f7ff fb2e 	bl	8008894 <lcd_rd_data>
 8009238:	4603      	mov	r3, r0
 800923a:	461a      	mov	r2, r3
 800923c:	4b1e      	ldr	r3, [pc, #120]	@ (80092b8 <lcd_init+0x2e0>)
 800923e:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 8009240:	f7ff fb28 	bl	8008894 <lcd_rd_data>
 8009244:	4603      	mov	r3, r0
 8009246:	461a      	mov	r2, r3
 8009248:	4b1b      	ldr	r3, [pc, #108]	@ (80092b8 <lcd_init+0x2e0>)
 800924a:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 800924c:	4b1a      	ldr	r3, [pc, #104]	@ (80092b8 <lcd_init+0x2e0>)
 800924e:	889b      	ldrh	r3, [r3, #4]
 8009250:	021b      	lsls	r3, r3, #8
 8009252:	b29a      	uxth	r2, r3
 8009254:	4b18      	ldr	r3, [pc, #96]	@ (80092b8 <lcd_init+0x2e0>)
 8009256:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 8009258:	f7ff fb1c 	bl	8008894 <lcd_rd_data>
 800925c:	4603      	mov	r3, r0
 800925e:	461a      	mov	r2, r3
 8009260:	4b15      	ldr	r3, [pc, #84]	@ (80092b8 <lcd_init+0x2e0>)
 8009262:	889b      	ldrh	r3, [r3, #4]
 8009264:	4313      	orrs	r3, r2
 8009266:	b29a      	uxth	r2, r3
 8009268:	4b13      	ldr	r3, [pc, #76]	@ (80092b8 <lcd_init+0x2e0>)
 800926a:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 800926c:	4b12      	ldr	r3, [pc, #72]	@ (80092b8 <lcd_init+0x2e0>)
 800926e:	889b      	ldrh	r3, [r3, #4]
 8009270:	f245 7261 	movw	r2, #22369	@ 0x5761
 8009274:	4293      	cmp	r3, r2
 8009276:	d103      	bne.n	8009280 <lcd_init+0x2a8>
 8009278:	4b0f      	ldr	r3, [pc, #60]	@ (80092b8 <lcd_init+0x2e0>)
 800927a:	f641 1263 	movw	r2, #6499	@ 0x1963
 800927e:	809a      	strh	r2, [r3, #4]
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
//    printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */

    if (lcddev.id == 0x7789)
 8009280:	4b0d      	ldr	r3, [pc, #52]	@ (80092b8 <lcd_init+0x2e0>)
 8009282:	889b      	ldrh	r3, [r3, #4]
 8009284:	f247 7289 	movw	r2, #30601	@ 0x7789
 8009288:	4293      	cmp	r3, r2
 800928a:	d102      	bne.n	8009292 <lcd_init+0x2ba>
    {
        lcd_ex_st7789_reginit();    /* ST7789 */
 800928c:	f7fc fe88 	bl	8005fa0 <lcd_ex_st7789_reginit>
 8009290:	e03a      	b.n	8009308 <lcd_init+0x330>
    }
    else if (lcddev.id == 0x9341)
 8009292:	4b09      	ldr	r3, [pc, #36]	@ (80092b8 <lcd_init+0x2e0>)
 8009294:	889b      	ldrh	r3, [r3, #4]
 8009296:	f249 3241 	movw	r2, #37697	@ 0x9341
 800929a:	4293      	cmp	r3, r2
 800929c:	d102      	bne.n	80092a4 <lcd_init+0x2cc>
    {
        lcd_ex_ili9341_reginit();   /* ILI9341 */
 800929e:	f7fc ff55 	bl	800614c <lcd_ex_ili9341_reginit>
 80092a2:	e031      	b.n	8009308 <lcd_init+0x330>
    }
    else if (lcddev.id == 0x5310)
 80092a4:	4b04      	ldr	r3, [pc, #16]	@ (80092b8 <lcd_init+0x2e0>)
 80092a6:	889b      	ldrh	r3, [r3, #4]
 80092a8:	f245 3210 	movw	r2, #21264	@ 0x5310
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d105      	bne.n	80092bc <lcd_init+0x2e4>
    {
        lcd_ex_nt35310_reginit();   /* NT35310 */
 80092b0:	f7fd f864 	bl	800637c <lcd_ex_nt35310_reginit>
 80092b4:	e028      	b.n	8009308 <lcd_init+0x330>
 80092b6:	bf00      	nop
 80092b8:	200005a8 	.word	0x200005a8
    }
    else if (lcddev.id == 0x7796)
 80092bc:	4b44      	ldr	r3, [pc, #272]	@ (80093d0 <lcd_init+0x3f8>)
 80092be:	889b      	ldrh	r3, [r3, #4]
 80092c0:	f247 7296 	movw	r2, #30614	@ 0x7796
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d102      	bne.n	80092ce <lcd_init+0x2f6>
    {
        lcd_ex_st7796_reginit();    /* ST7796 */
 80092c8:	f7fd ffd3 	bl	8007272 <lcd_ex_st7796_reginit>
 80092cc:	e01c      	b.n	8009308 <lcd_init+0x330>
    }
    else if (lcddev.id == 0x5510)
 80092ce:	4b40      	ldr	r3, [pc, #256]	@ (80093d0 <lcd_init+0x3f8>)
 80092d0:	889b      	ldrh	r3, [r3, #4]
 80092d2:	f245 5210 	movw	r2, #21776	@ 0x5510
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d102      	bne.n	80092e0 <lcd_init+0x308>
    {
        lcd_ex_nt35510_reginit();   /* NT35510 */
 80092da:	f7fe f8af 	bl	800743c <lcd_ex_nt35510_reginit>
 80092de:	e013      	b.n	8009308 <lcd_init+0x330>
    }
    else if (lcddev.id == 0x9806)
 80092e0:	4b3b      	ldr	r3, [pc, #236]	@ (80093d0 <lcd_init+0x3f8>)
 80092e2:	889b      	ldrh	r3, [r3, #4]
 80092e4:	f649 0206 	movw	r2, #38918	@ 0x9806
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d102      	bne.n	80092f2 <lcd_init+0x31a>
    {
        lcd_ex_ili9806_reginit();   /* ILI9806 */
 80092ec:	f7ff f826 	bl	800833c <lcd_ex_ili9806_reginit>
 80092f0:	e00a      	b.n	8009308 <lcd_init+0x330>
    }
    else if (lcddev.id == 0x1963)
 80092f2:	4b37      	ldr	r3, [pc, #220]	@ (80093d0 <lcd_init+0x3f8>)
 80092f4:	889b      	ldrh	r3, [r3, #4]
 80092f6:	f641 1263 	movw	r2, #6499	@ 0x1963
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d104      	bne.n	8009308 <lcd_init+0x330>
    {
        lcd_ex_ssd1963_reginit();   /* SSD1963 */
 80092fe:	f7ff f9bf 	bl	8008680 <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /*  */
 8009302:	2064      	movs	r0, #100	@ 0x64
 8009304:	f7ff fd5c 	bl	8008dc0 <lcd_ssd_backlight_set>
    }

    /* 
       */
    /* , */
    if (lcddev.id == 0x7789)
 8009308:	4b31      	ldr	r3, [pc, #196]	@ (80093d0 <lcd_init+0x3f8>)
 800930a:	889b      	ldrh	r3, [r3, #4]
 800930c:	f247 7289 	movw	r2, #30601	@ 0x7789
 8009310:	4293      	cmp	r3, r2
 8009312:	d10d      	bne.n	8009330 <lcd_init+0x358>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 3; /* (ADDSET)3fsmc_ker_ck=6*3=18ns */
 8009314:	2303      	movs	r3, #3
 8009316:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 3;    /* (DATAST)3fsmc_ker_ck=6*3=18ns */
 8009318:	2303      	movs	r3, #3
 800931a:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 800931c:	4b2d      	ldr	r3, [pc, #180]	@ (80093d4 <lcd_init+0x3fc>)
 800931e:	6858      	ldr	r0, [r3, #4]
 8009320:	4b2c      	ldr	r3, [pc, #176]	@ (80093d4 <lcd_init+0x3fc>)
 8009322:	689a      	ldr	r2, [r3, #8]
 8009324:	4b2b      	ldr	r3, [pc, #172]	@ (80093d4 <lcd_init+0x3fc>)
 8009326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009328:	1d39      	adds	r1, r7, #4
 800932a:	f7fc fe01 	bl	8005f30 <FSMC_NORSRAM_Extended_Timing_Init>
 800932e:	e03e      	b.n	80093ae <lcd_init+0x3d6>
    }
    else if (lcddev.id == 0x9806 || lcddev.id == 0x9341 || lcddev.id == 0x5510)
 8009330:	4b27      	ldr	r3, [pc, #156]	@ (80093d0 <lcd_init+0x3f8>)
 8009332:	889b      	ldrh	r3, [r3, #4]
 8009334:	f649 0206 	movw	r2, #38918	@ 0x9806
 8009338:	4293      	cmp	r3, r2
 800933a:	d00b      	beq.n	8009354 <lcd_init+0x37c>
 800933c:	4b24      	ldr	r3, [pc, #144]	@ (80093d0 <lcd_init+0x3f8>)
 800933e:	889b      	ldrh	r3, [r3, #4]
 8009340:	f249 3241 	movw	r2, #37697	@ 0x9341
 8009344:	4293      	cmp	r3, r2
 8009346:	d005      	beq.n	8009354 <lcd_init+0x37c>
 8009348:	4b21      	ldr	r3, [pc, #132]	@ (80093d0 <lcd_init+0x3f8>)
 800934a:	889b      	ldrh	r3, [r3, #4]
 800934c:	f245 5210 	movw	r2, #21776	@ 0x5510
 8009350:	4293      	cmp	r3, r2
 8009352:	d10d      	bne.n	8009370 <lcd_init+0x398>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 2; /* (ADDSET)2fsmc_ker_ck=6*2=12ns */
 8009354:	2302      	movs	r3, #2
 8009356:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 2;    /* (DATAST)2fsmc_ker_ck=6*2=12ns */
 8009358:	2302      	movs	r3, #2
 800935a:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 800935c:	4b1d      	ldr	r3, [pc, #116]	@ (80093d4 <lcd_init+0x3fc>)
 800935e:	6858      	ldr	r0, [r3, #4]
 8009360:	4b1c      	ldr	r3, [pc, #112]	@ (80093d4 <lcd_init+0x3fc>)
 8009362:	689a      	ldr	r2, [r3, #8]
 8009364:	4b1b      	ldr	r3, [pc, #108]	@ (80093d4 <lcd_init+0x3fc>)
 8009366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009368:	1d39      	adds	r1, r7, #4
 800936a:	f7fc fde1 	bl	8005f30 <FSMC_NORSRAM_Extended_Timing_Init>
 800936e:	e01e      	b.n	80093ae <lcd_init+0x3d6>
    }
    else if (lcddev.id == 0x5310 || lcddev.id == 0x7796 || lcddev.id == 0x1963)
 8009370:	4b17      	ldr	r3, [pc, #92]	@ (80093d0 <lcd_init+0x3f8>)
 8009372:	889b      	ldrh	r3, [r3, #4]
 8009374:	f245 3210 	movw	r2, #21264	@ 0x5310
 8009378:	4293      	cmp	r3, r2
 800937a:	d00b      	beq.n	8009394 <lcd_init+0x3bc>
 800937c:	4b14      	ldr	r3, [pc, #80]	@ (80093d0 <lcd_init+0x3f8>)
 800937e:	889b      	ldrh	r3, [r3, #4]
 8009380:	f247 7296 	movw	r2, #30614	@ 0x7796
 8009384:	4293      	cmp	r3, r2
 8009386:	d005      	beq.n	8009394 <lcd_init+0x3bc>
 8009388:	4b11      	ldr	r3, [pc, #68]	@ (80093d0 <lcd_init+0x3f8>)
 800938a:	889b      	ldrh	r3, [r3, #4]
 800938c:	f641 1263 	movw	r2, #6499	@ 0x1963
 8009390:	4293      	cmp	r3, r2
 8009392:	d10c      	bne.n	80093ae <lcd_init+0x3d6>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 1; /* (ADDSET)1fsmc_ker_ck=6*1=6ns */
 8009394:	2301      	movs	r3, #1
 8009396:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 1;    /* (DATAST)1fsmc_ker_ck=6*1=6ns */
 8009398:	2301      	movs	r3, #1
 800939a:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 800939c:	4b0d      	ldr	r3, [pc, #52]	@ (80093d4 <lcd_init+0x3fc>)
 800939e:	6858      	ldr	r0, [r3, #4]
 80093a0:	4b0c      	ldr	r3, [pc, #48]	@ (80093d4 <lcd_init+0x3fc>)
 80093a2:	689a      	ldr	r2, [r3, #8]
 80093a4:	4b0b      	ldr	r3, [pc, #44]	@ (80093d4 <lcd_init+0x3fc>)
 80093a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093a8:	1d39      	adds	r1, r7, #4
 80093aa:	f7fc fdc1 	bl	8005f30 <FSMC_NORSRAM_Extended_Timing_Init>
    }

    lcd_display_dir(0); /*  */
 80093ae:	2000      	movs	r0, #0
 80093b0:	f7ff fd3a 	bl	8008e28 <lcd_display_dir>
    LCD_BL(1);          /*  */
 80093b4:	2201      	movs	r2, #1
 80093b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80093ba:	4807      	ldr	r0, [pc, #28]	@ (80093d8 <lcd_init+0x400>)
 80093bc:	f7fa f8e0 	bl	8003580 <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 80093c0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80093c4:	f000 f80a 	bl	80093dc <lcd_clear>
}
 80093c8:	bf00      	nop
 80093ca:	3720      	adds	r7, #32
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}
 80093d0:	200005a8 	.word	0x200005a8
 80093d4:	20000558 	.word	0x20000558
 80093d8:	40020400 	.word	0x40020400

080093dc <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	4603      	mov	r3, r0
 80093e4:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 80093e6:	2300      	movs	r3, #0
 80093e8:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 80093ea:	4b11      	ldr	r3, [pc, #68]	@ (8009430 <lcd_clear+0x54>)
 80093ec:	881b      	ldrh	r3, [r3, #0]
 80093ee:	60bb      	str	r3, [r7, #8]

    totalpoint *= lcddev.height;    /*  */
 80093f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009430 <lcd_clear+0x54>)
 80093f2:	885b      	ldrh	r3, [r3, #2]
 80093f4:	461a      	mov	r2, r3
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	fb02 f303 	mul.w	r3, r2, r3
 80093fc:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 80093fe:	2100      	movs	r1, #0
 8009400:	2000      	movs	r0, #0
 8009402:	f7ff fa69 	bl	80088d8 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 8009406:	f7ff fa57 	bl	80088b8 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 800940a:	2300      	movs	r3, #0
 800940c:	60fb      	str	r3, [r7, #12]
 800940e:	e005      	b.n	800941c <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8009410:	4a08      	ldr	r2, [pc, #32]	@ (8009434 <lcd_clear+0x58>)
 8009412:	88fb      	ldrh	r3, [r7, #6]
 8009414:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	3301      	adds	r3, #1
 800941a:	60fb      	str	r3, [r7, #12]
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	429a      	cmp	r2, r3
 8009422:	d3f5      	bcc.n	8009410 <lcd_clear+0x34>
    }
}
 8009424:	bf00      	nop
 8009426:	bf00      	nop
 8009428:	3710      	adds	r7, #16
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}
 800942e:	bf00      	nop
 8009430:	200005a8 	.word	0x200005a8
 8009434:	6c00007e 	.word	0x6c00007e

08009438 <lcd_fill>:
 * @param       (sx,sy),(ex,ey):,:(ex - sx + 1) * (ey - sy + 1)
 * @param       color:  (32,LTDC)
 * @retval      
 */
void lcd_fill(uint16_t sx, uint16_t sy, uint16_t ex, uint16_t ey, uint32_t color)
{
 8009438:	b590      	push	{r4, r7, lr}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	4604      	mov	r4, r0
 8009440:	4608      	mov	r0, r1
 8009442:	4611      	mov	r1, r2
 8009444:	461a      	mov	r2, r3
 8009446:	4623      	mov	r3, r4
 8009448:	80fb      	strh	r3, [r7, #6]
 800944a:	4603      	mov	r3, r0
 800944c:	80bb      	strh	r3, [r7, #4]
 800944e:	460b      	mov	r3, r1
 8009450:	807b      	strh	r3, [r7, #2]
 8009452:	4613      	mov	r3, r2
 8009454:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    uint16_t xlen = 0;
 8009456:	2300      	movs	r3, #0
 8009458:	817b      	strh	r3, [r7, #10]
    xlen = ex - sx + 1;
 800945a:	887a      	ldrh	r2, [r7, #2]
 800945c:	88fb      	ldrh	r3, [r7, #6]
 800945e:	1ad3      	subs	r3, r2, r3
 8009460:	b29b      	uxth	r3, r3
 8009462:	3301      	adds	r3, #1
 8009464:	817b      	strh	r3, [r7, #10]

    for (i = sy; i <= ey; i++)
 8009466:	88bb      	ldrh	r3, [r7, #4]
 8009468:	81fb      	strh	r3, [r7, #14]
 800946a:	e018      	b.n	800949e <lcd_fill+0x66>
    {
        lcd_set_cursor(sx, i);      /*  */
 800946c:	89fa      	ldrh	r2, [r7, #14]
 800946e:	88fb      	ldrh	r3, [r7, #6]
 8009470:	4611      	mov	r1, r2
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff fa30 	bl	80088d8 <lcd_set_cursor>
        lcd_write_ram_prepare();    /* GRAM */
 8009478:	f7ff fa1e 	bl	80088b8 <lcd_write_ram_prepare>

        for (j = 0; j < xlen; j++)
 800947c:	2300      	movs	r3, #0
 800947e:	81bb      	strh	r3, [r7, #12]
 8009480:	e006      	b.n	8009490 <lcd_fill+0x58>
        {
            LCD->LCD_RAM = color;   /*  */
 8009482:	4b0b      	ldr	r3, [pc, #44]	@ (80094b0 <lcd_fill+0x78>)
 8009484:	6a3a      	ldr	r2, [r7, #32]
 8009486:	b292      	uxth	r2, r2
 8009488:	805a      	strh	r2, [r3, #2]
        for (j = 0; j < xlen; j++)
 800948a:	89bb      	ldrh	r3, [r7, #12]
 800948c:	3301      	adds	r3, #1
 800948e:	81bb      	strh	r3, [r7, #12]
 8009490:	89ba      	ldrh	r2, [r7, #12]
 8009492:	897b      	ldrh	r3, [r7, #10]
 8009494:	429a      	cmp	r2, r3
 8009496:	d3f4      	bcc.n	8009482 <lcd_fill+0x4a>
    for (i = sy; i <= ey; i++)
 8009498:	89fb      	ldrh	r3, [r7, #14]
 800949a:	3301      	adds	r3, #1
 800949c:	81fb      	strh	r3, [r7, #14]
 800949e:	89fa      	ldrh	r2, [r7, #14]
 80094a0:	883b      	ldrh	r3, [r7, #0]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d9e2      	bls.n	800946c <lcd_fill+0x34>
        }
    }
}
 80094a6:	bf00      	nop
 80094a8:	bf00      	nop
 80094aa:	3714      	adds	r7, #20
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd90      	pop	{r4, r7, pc}
 80094b0:	6c00007e 	.word	0x6c00007e

080094b4 <lcd_draw_line>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 80094b4:	b590      	push	{r4, r7, lr}
 80094b6:	b08d      	sub	sp, #52	@ 0x34
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	4604      	mov	r4, r0
 80094bc:	4608      	mov	r0, r1
 80094be:	4611      	mov	r1, r2
 80094c0:	461a      	mov	r2, r3
 80094c2:	4623      	mov	r3, r4
 80094c4:	80fb      	strh	r3, [r7, #6]
 80094c6:	4603      	mov	r3, r0
 80094c8:	80bb      	strh	r3, [r7, #4]
 80094ca:	460b      	mov	r3, r1
 80094cc:	807b      	strh	r3, [r7, #2]
 80094ce:	4613      	mov	r3, r2
 80094d0:	803b      	strh	r3, [r7, #0]
    uint16_t t;
    int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 80094d2:	2300      	movs	r3, #0
 80094d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80094d6:	2300      	movs	r3, #0
 80094d8:	627b      	str	r3, [r7, #36]	@ 0x24
    int incx, incy, row, col;
    delta_x = x2 - x1;      /*  */
 80094da:	887a      	ldrh	r2, [r7, #2]
 80094dc:	88fb      	ldrh	r3, [r7, #6]
 80094de:	1ad3      	subs	r3, r2, r3
 80094e0:	623b      	str	r3, [r7, #32]
    delta_y = y2 - y1;
 80094e2:	883a      	ldrh	r2, [r7, #0]
 80094e4:	88bb      	ldrh	r3, [r7, #4]
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	61fb      	str	r3, [r7, #28]
    row = x1;
 80094ea:	88fb      	ldrh	r3, [r7, #6]
 80094ec:	60fb      	str	r3, [r7, #12]
    col = y1;
 80094ee:	88bb      	ldrh	r3, [r7, #4]
 80094f0:	60bb      	str	r3, [r7, #8]

    if (delta_x > 0)
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	dd02      	ble.n	80094fe <lcd_draw_line+0x4a>
    {
        incx = 1;       /*  */
 80094f8:	2301      	movs	r3, #1
 80094fa:	617b      	str	r3, [r7, #20]
 80094fc:	e00b      	b.n	8009516 <lcd_draw_line+0x62>
    }
    else if (delta_x == 0)
 80094fe:	6a3b      	ldr	r3, [r7, #32]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d102      	bne.n	800950a <lcd_draw_line+0x56>
    {
        incx = 0;       /*  */
 8009504:	2300      	movs	r3, #0
 8009506:	617b      	str	r3, [r7, #20]
 8009508:	e005      	b.n	8009516 <lcd_draw_line+0x62>
    }
    else
    {
        incx = -1;
 800950a:	f04f 33ff 	mov.w	r3, #4294967295
 800950e:	617b      	str	r3, [r7, #20]
        delta_x = -delta_x;
 8009510:	6a3b      	ldr	r3, [r7, #32]
 8009512:	425b      	negs	r3, r3
 8009514:	623b      	str	r3, [r7, #32]
    }

    if (delta_y > 0)
 8009516:	69fb      	ldr	r3, [r7, #28]
 8009518:	2b00      	cmp	r3, #0
 800951a:	dd02      	ble.n	8009522 <lcd_draw_line+0x6e>
    {
        incy = 1;
 800951c:	2301      	movs	r3, #1
 800951e:	613b      	str	r3, [r7, #16]
 8009520:	e00b      	b.n	800953a <lcd_draw_line+0x86>
    }
    else if (delta_y == 0)
 8009522:	69fb      	ldr	r3, [r7, #28]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d102      	bne.n	800952e <lcd_draw_line+0x7a>
    {
        incy = 0;       /*  */
 8009528:	2300      	movs	r3, #0
 800952a:	613b      	str	r3, [r7, #16]
 800952c:	e005      	b.n	800953a <lcd_draw_line+0x86>
    }
    else
    {
        incy = -1;
 800952e:	f04f 33ff 	mov.w	r3, #4294967295
 8009532:	613b      	str	r3, [r7, #16]
        delta_y = -delta_y;
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	425b      	negs	r3, r3
 8009538:	61fb      	str	r3, [r7, #28]
    }

    if ( delta_x > delta_y)
 800953a:	6a3a      	ldr	r2, [r7, #32]
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	429a      	cmp	r2, r3
 8009540:	dd02      	ble.n	8009548 <lcd_draw_line+0x94>
    {
        distance = delta_x;  /*  */
 8009542:	6a3b      	ldr	r3, [r7, #32]
 8009544:	61bb      	str	r3, [r7, #24]
 8009546:	e001      	b.n	800954c <lcd_draw_line+0x98>
    }
    else
    {
        distance = delta_y;
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	61bb      	str	r3, [r7, #24]
    }

    for (t = 0; t <= distance + 1; t++)     /*  */
 800954c:	2300      	movs	r3, #0
 800954e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009550:	e02b      	b.n	80095aa <lcd_draw_line+0xf6>
    {
        lcd_draw_point(row, col, color);    /*  */
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	b29b      	uxth	r3, r3
 8009556:	68ba      	ldr	r2, [r7, #8]
 8009558:	b291      	uxth	r1, r2
 800955a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800955e:	4618      	mov	r0, r3
 8009560:	f7ff fc12 	bl	8008d88 <lcd_draw_point>
        xerr += delta_x;
 8009564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009566:	6a3b      	ldr	r3, [r7, #32]
 8009568:	4413      	add	r3, r2
 800956a:	62bb      	str	r3, [r7, #40]	@ 0x28
        yerr += delta_y;
 800956c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	4413      	add	r3, r2
 8009572:	627b      	str	r3, [r7, #36]	@ 0x24

        if (xerr > distance)
 8009574:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	429a      	cmp	r2, r3
 800957a:	dd07      	ble.n	800958c <lcd_draw_line+0xd8>
        {
            xerr -= distance;
 800957c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	62bb      	str	r3, [r7, #40]	@ 0x28
            row += incx;
 8009584:	68fa      	ldr	r2, [r7, #12]
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	4413      	add	r3, r2
 800958a:	60fb      	str	r3, [r7, #12]
        }

        if (yerr > distance)
 800958c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	429a      	cmp	r2, r3
 8009592:	dd07      	ble.n	80095a4 <lcd_draw_line+0xf0>
        {
            yerr -= distance;
 8009594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	627b      	str	r3, [r7, #36]	@ 0x24
            col += incy;
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	4413      	add	r3, r2
 80095a2:	60bb      	str	r3, [r7, #8]
    for (t = 0; t <= distance + 1; t++)     /*  */
 80095a4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80095a6:	3301      	adds	r3, #1
 80095a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80095aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80095ac:	69bb      	ldr	r3, [r7, #24]
 80095ae:	3301      	adds	r3, #1
 80095b0:	429a      	cmp	r2, r3
 80095b2:	ddce      	ble.n	8009552 <lcd_draw_line+0x9e>
        }
    }
}
 80095b4:	bf00      	nop
 80095b6:	bf00      	nop
 80095b8:	3734      	adds	r7, #52	@ 0x34
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd90      	pop	{r4, r7, pc}

080095be <lcd_draw_rectangle>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 80095be:	b590      	push	{r4, r7, lr}
 80095c0:	b085      	sub	sp, #20
 80095c2:	af02      	add	r7, sp, #8
 80095c4:	4604      	mov	r4, r0
 80095c6:	4608      	mov	r0, r1
 80095c8:	4611      	mov	r1, r2
 80095ca:	461a      	mov	r2, r3
 80095cc:	4623      	mov	r3, r4
 80095ce:	80fb      	strh	r3, [r7, #6]
 80095d0:	4603      	mov	r3, r0
 80095d2:	80bb      	strh	r3, [r7, #4]
 80095d4:	460b      	mov	r3, r1
 80095d6:	807b      	strh	r3, [r7, #2]
 80095d8:	4613      	mov	r3, r2
 80095da:	803b      	strh	r3, [r7, #0]
    lcd_draw_line(x1, y1, x2, y1, color);
 80095dc:	88bc      	ldrh	r4, [r7, #4]
 80095de:	887a      	ldrh	r2, [r7, #2]
 80095e0:	88b9      	ldrh	r1, [r7, #4]
 80095e2:	88f8      	ldrh	r0, [r7, #6]
 80095e4:	8b3b      	ldrh	r3, [r7, #24]
 80095e6:	9300      	str	r3, [sp, #0]
 80095e8:	4623      	mov	r3, r4
 80095ea:	f7ff ff63 	bl	80094b4 <lcd_draw_line>
    lcd_draw_line(x1, y1, x1, y2, color);
 80095ee:	883c      	ldrh	r4, [r7, #0]
 80095f0:	88fa      	ldrh	r2, [r7, #6]
 80095f2:	88b9      	ldrh	r1, [r7, #4]
 80095f4:	88f8      	ldrh	r0, [r7, #6]
 80095f6:	8b3b      	ldrh	r3, [r7, #24]
 80095f8:	9300      	str	r3, [sp, #0]
 80095fa:	4623      	mov	r3, r4
 80095fc:	f7ff ff5a 	bl	80094b4 <lcd_draw_line>
    lcd_draw_line(x1, y2, x2, y2, color);
 8009600:	883c      	ldrh	r4, [r7, #0]
 8009602:	887a      	ldrh	r2, [r7, #2]
 8009604:	8839      	ldrh	r1, [r7, #0]
 8009606:	88f8      	ldrh	r0, [r7, #6]
 8009608:	8b3b      	ldrh	r3, [r7, #24]
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	4623      	mov	r3, r4
 800960e:	f7ff ff51 	bl	80094b4 <lcd_draw_line>
    lcd_draw_line(x2, y1, x2, y2, color);
 8009612:	883c      	ldrh	r4, [r7, #0]
 8009614:	887a      	ldrh	r2, [r7, #2]
 8009616:	88b9      	ldrh	r1, [r7, #4]
 8009618:	8878      	ldrh	r0, [r7, #2]
 800961a:	8b3b      	ldrh	r3, [r7, #24]
 800961c:	9300      	str	r3, [sp, #0]
 800961e:	4623      	mov	r3, r4
 8009620:	f7ff ff48 	bl	80094b4 <lcd_draw_line>
}
 8009624:	bf00      	nop
 8009626:	370c      	adds	r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	bd90      	pop	{r4, r7, pc}

0800962c <lcd_show_char>:
 * @param       mode : (1); (0);
 * @param       color : ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, uint8_t chr, uint8_t size, uint8_t mode, uint16_t color)
{
 800962c:	b590      	push	{r4, r7, lr}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
 8009632:	4604      	mov	r4, r0
 8009634:	4608      	mov	r0, r1
 8009636:	4611      	mov	r1, r2
 8009638:	461a      	mov	r2, r3
 800963a:	4623      	mov	r3, r4
 800963c:	80fb      	strh	r3, [r7, #6]
 800963e:	4603      	mov	r3, r0
 8009640:	80bb      	strh	r3, [r7, #4]
 8009642:	460b      	mov	r3, r1
 8009644:	70fb      	strb	r3, [r7, #3]
 8009646:	4613      	mov	r3, r2
 8009648:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 800964a:	88bb      	ldrh	r3, [r7, #4]
 800964c:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 800964e:	2300      	movs	r3, #0
 8009650:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 8009652:	2300      	movs	r3, #0
 8009654:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 8009656:	78bb      	ldrb	r3, [r7, #2]
 8009658:	08db      	lsrs	r3, r3, #3
 800965a:	b2db      	uxtb	r3, r3
 800965c:	461a      	mov	r2, r3
 800965e:	78bb      	ldrb	r3, [r7, #2]
 8009660:	f003 0307 	and.w	r3, r3, #7
 8009664:	b2db      	uxtb	r3, r3
 8009666:	2b00      	cmp	r3, #0
 8009668:	bf14      	ite	ne
 800966a:	2301      	movne	r3, #1
 800966c:	2300      	moveq	r3, #0
 800966e:	b2db      	uxtb	r3, r3
 8009670:	4413      	add	r3, r2
 8009672:	b2da      	uxtb	r2, r3
 8009674:	78bb      	ldrb	r3, [r7, #2]
 8009676:	085b      	lsrs	r3, r3, #1
 8009678:	b2db      	uxtb	r3, r3
 800967a:	fb12 f303 	smulbb	r3, r2, r3
 800967e:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 8009680:	78fb      	ldrb	r3, [r7, #3]
 8009682:	3b20      	subs	r3, #32
 8009684:	70fb      	strb	r3, [r7, #3]

    switch (size)
 8009686:	78bb      	ldrb	r3, [r7, #2]
 8009688:	3b0c      	subs	r3, #12
 800968a:	2b14      	cmp	r3, #20
 800968c:	f200 8099 	bhi.w	80097c2 <lcd_show_char+0x196>
 8009690:	a201      	add	r2, pc, #4	@ (adr r2, 8009698 <lcd_show_char+0x6c>)
 8009692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009696:	bf00      	nop
 8009698:	080096ed 	.word	0x080096ed
 800969c:	080097c3 	.word	0x080097c3
 80096a0:	080097c3 	.word	0x080097c3
 80096a4:	080097c3 	.word	0x080097c3
 80096a8:	080096ff 	.word	0x080096ff
 80096ac:	080097c3 	.word	0x080097c3
 80096b0:	080097c3 	.word	0x080097c3
 80096b4:	080097c3 	.word	0x080097c3
 80096b8:	080097c3 	.word	0x080097c3
 80096bc:	080097c3 	.word	0x080097c3
 80096c0:	080097c3 	.word	0x080097c3
 80096c4:	080097c3 	.word	0x080097c3
 80096c8:	0800970b 	.word	0x0800970b
 80096cc:	080097c3 	.word	0x080097c3
 80096d0:	080097c3 	.word	0x080097c3
 80096d4:	080097c3 	.word	0x080097c3
 80096d8:	080097c3 	.word	0x080097c3
 80096dc:	080097c3 	.word	0x080097c3
 80096e0:	080097c3 	.word	0x080097c3
 80096e4:	080097c3 	.word	0x080097c3
 80096e8:	0800971d 	.word	0x0800971d
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[chr];  /* 1206 */
 80096ec:	78fa      	ldrb	r2, [r7, #3]
 80096ee:	4613      	mov	r3, r2
 80096f0:	005b      	lsls	r3, r3, #1
 80096f2:	4413      	add	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4a36      	ldr	r2, [pc, #216]	@ (80097d0 <lcd_show_char+0x1a4>)
 80096f8:	4413      	add	r3, r2
 80096fa:	613b      	str	r3, [r7, #16]
            break;
 80096fc:	e014      	b.n	8009728 <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[chr];  /* 1608 */
 80096fe:	78fb      	ldrb	r3, [r7, #3]
 8009700:	011b      	lsls	r3, r3, #4
 8009702:	4a34      	ldr	r2, [pc, #208]	@ (80097d4 <lcd_show_char+0x1a8>)
 8009704:	4413      	add	r3, r2
 8009706:	613b      	str	r3, [r7, #16]
            break;
 8009708:	e00e      	b.n	8009728 <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[chr];  /* 2412 */
 800970a:	78fa      	ldrb	r2, [r7, #3]
 800970c:	4613      	mov	r3, r2
 800970e:	00db      	lsls	r3, r3, #3
 8009710:	4413      	add	r3, r2
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	4a30      	ldr	r2, [pc, #192]	@ (80097d8 <lcd_show_char+0x1ac>)
 8009716:	4413      	add	r3, r2
 8009718:	613b      	str	r3, [r7, #16]
            break;
 800971a:	e005      	b.n	8009728 <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[chr];  /* 3216 */
 800971c:	78fb      	ldrb	r3, [r7, #3]
 800971e:	019b      	lsls	r3, r3, #6
 8009720:	4a2e      	ldr	r2, [pc, #184]	@ (80097dc <lcd_show_char+0x1b0>)
 8009722:	4413      	add	r3, r2
 8009724:	613b      	str	r3, [r7, #16]
            break;
 8009726:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 8009728:	2300      	movs	r3, #0
 800972a:	757b      	strb	r3, [r7, #21]
 800972c:	e044      	b.n	80097b8 <lcd_show_char+0x18c>
    {
        temp = pfont[t];                            /*  */
 800972e:	7d7b      	ldrb	r3, [r7, #21]
 8009730:	693a      	ldr	r2, [r7, #16]
 8009732:	4413      	add	r3, r2
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 8009738:	2300      	movs	r3, #0
 800973a:	75bb      	strb	r3, [r7, #22]
 800973c:	e034      	b.n	80097a8 <lcd_show_char+0x17c>
        {
            if (temp & 0x80)                        /* , */
 800973e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009742:	2b00      	cmp	r3, #0
 8009744:	da06      	bge.n	8009754 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 8009746:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009748:	88b9      	ldrh	r1, [r7, #4]
 800974a:	88fb      	ldrh	r3, [r7, #6]
 800974c:	4618      	mov	r0, r3
 800974e:	f7ff fb1b 	bl	8008d88 <lcd_draw_point>
 8009752:	e00a      	b.n	800976a <lcd_show_char+0x13e>
            }
            else if (mode == 0)                     /* , */
 8009754:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009758:	2b00      	cmp	r3, #0
 800975a:	d106      	bne.n	800976a <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 800975c:	4b20      	ldr	r3, [pc, #128]	@ (80097e0 <lcd_show_char+0x1b4>)
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	88b9      	ldrh	r1, [r7, #4]
 8009762:	88fb      	ldrh	r3, [r7, #6]
 8009764:	4618      	mov	r0, r3
 8009766:	f7ff fb0f 	bl	8008d88 <lcd_draw_point>
            }

            temp <<= 1;                             /* ,  */
 800976a:	7dfb      	ldrb	r3, [r7, #23]
 800976c:	005b      	lsls	r3, r3, #1
 800976e:	75fb      	strb	r3, [r7, #23]
            y++;
 8009770:	88bb      	ldrh	r3, [r7, #4]
 8009772:	3301      	adds	r3, #1
 8009774:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;          /*  */
 8009776:	4b1b      	ldr	r3, [pc, #108]	@ (80097e4 <lcd_show_char+0x1b8>)
 8009778:	885b      	ldrh	r3, [r3, #2]
 800977a:	88ba      	ldrh	r2, [r7, #4]
 800977c:	429a      	cmp	r2, r3
 800977e:	d222      	bcs.n	80097c6 <lcd_show_char+0x19a>

            if ((y - y0) == size)                   /* ? */
 8009780:	88ba      	ldrh	r2, [r7, #4]
 8009782:	89fb      	ldrh	r3, [r7, #14]
 8009784:	1ad2      	subs	r2, r2, r3
 8009786:	78bb      	ldrb	r3, [r7, #2]
 8009788:	429a      	cmp	r2, r3
 800978a:	d10a      	bne.n	80097a2 <lcd_show_char+0x176>
            {
                y = y0; /* y */
 800978c:	89fb      	ldrh	r3, [r7, #14]
 800978e:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 8009790:	88fb      	ldrh	r3, [r7, #6]
 8009792:	3301      	adds	r3, #1
 8009794:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)
 8009796:	4b13      	ldr	r3, [pc, #76]	@ (80097e4 <lcd_show_char+0x1b8>)
 8009798:	881b      	ldrh	r3, [r3, #0]
 800979a:	88fa      	ldrh	r2, [r7, #6]
 800979c:	429a      	cmp	r2, r3
 800979e:	d307      	bcc.n	80097b0 <lcd_show_char+0x184>
                {
                    return;       /* x */
 80097a0:	e012      	b.n	80097c8 <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 80097a2:	7dbb      	ldrb	r3, [r7, #22]
 80097a4:	3301      	adds	r3, #1
 80097a6:	75bb      	strb	r3, [r7, #22]
 80097a8:	7dbb      	ldrb	r3, [r7, #22]
 80097aa:	2b07      	cmp	r3, #7
 80097ac:	d9c7      	bls.n	800973e <lcd_show_char+0x112>
 80097ae:	e000      	b.n	80097b2 <lcd_show_char+0x186>
                }

                break;
 80097b0:	bf00      	nop
    for (t = 0; t < csize; t++)
 80097b2:	7d7b      	ldrb	r3, [r7, #21]
 80097b4:	3301      	adds	r3, #1
 80097b6:	757b      	strb	r3, [r7, #21]
 80097b8:	7d7a      	ldrb	r2, [r7, #21]
 80097ba:	7b7b      	ldrb	r3, [r7, #13]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d3b6      	bcc.n	800972e <lcd_show_char+0x102>
 80097c0:	e002      	b.n	80097c8 <lcd_show_char+0x19c>
            return ;
 80097c2:	bf00      	nop
 80097c4:	e000      	b.n	80097c8 <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;          /*  */
 80097c6:	bf00      	nop
            }
        }
    }
}
 80097c8:	371c      	adds	r7, #28
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd90      	pop	{r4, r7, pc}
 80097ce:	bf00      	nop
 80097d0:	0800db00 	.word	0x0800db00
 80097d4:	0800df74 	.word	0x0800df74
 80097d8:	0800e564 	.word	0x0800e564
 80097dc:	0800f2c0 	.word	0x0800f2c0
 80097e0:	20000020 	.word	0x20000020
 80097e4:	200005a8 	.word	0x200005a8

080097e8 <lcd_pow>:
 * @param       m: 
 * @param       n: 
 * @retval      mn
 */
static uint32_t lcd_pow(uint8_t m, uint8_t n)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	4603      	mov	r3, r0
 80097f0:	460a      	mov	r2, r1
 80097f2:	71fb      	strb	r3, [r7, #7]
 80097f4:	4613      	mov	r3, r2
 80097f6:	71bb      	strb	r3, [r7, #6]
    uint32_t result = 1;
 80097f8:	2301      	movs	r3, #1
 80097fa:	60fb      	str	r3, [r7, #12]

    while (n--)
 80097fc:	e004      	b.n	8009808 <lcd_pow+0x20>
    {
        result *= m;
 80097fe:	79fa      	ldrb	r2, [r7, #7]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	fb02 f303 	mul.w	r3, r2, r3
 8009806:	60fb      	str	r3, [r7, #12]
    while (n--)
 8009808:	79bb      	ldrb	r3, [r7, #6]
 800980a:	1e5a      	subs	r2, r3, #1
 800980c:	71ba      	strb	r2, [r7, #6]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1f5      	bne.n	80097fe <lcd_pow+0x16>
    }

    return result;
 8009812:	68fb      	ldr	r3, [r7, #12]
}
 8009814:	4618      	mov	r0, r3
 8009816:	3714      	adds	r7, #20
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <lcd_show_num>:
 * @param       size:  12/16/24/32
 * @param       color : ;
 * @retval      
 */
void lcd_show_num(uint16_t x, uint16_t y, uint32_t num, uint8_t len, uint8_t size, uint16_t color)
{
 8009820:	b590      	push	{r4, r7, lr}
 8009822:	b089      	sub	sp, #36	@ 0x24
 8009824:	af02      	add	r7, sp, #8
 8009826:	60ba      	str	r2, [r7, #8]
 8009828:	461a      	mov	r2, r3
 800982a:	4603      	mov	r3, r0
 800982c:	81fb      	strh	r3, [r7, #14]
 800982e:	460b      	mov	r3, r1
 8009830:	81bb      	strh	r3, [r7, #12]
 8009832:	4613      	mov	r3, r2
 8009834:	71fb      	strb	r3, [r7, #7]
    uint8_t t, temp;
    uint8_t enshow = 0;
 8009836:	2300      	movs	r3, #0
 8009838:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)   /*  */
 800983a:	2300      	movs	r3, #0
 800983c:	75fb      	strb	r3, [r7, #23]
 800983e:	e05b      	b.n	80098f8 <lcd_show_num+0xd8>
    {
        temp = (num / lcd_pow(10, len - t - 1)) % 10;   /*  */
 8009840:	79fa      	ldrb	r2, [r7, #7]
 8009842:	7dfb      	ldrb	r3, [r7, #23]
 8009844:	1ad3      	subs	r3, r2, r3
 8009846:	b2db      	uxtb	r3, r3
 8009848:	3b01      	subs	r3, #1
 800984a:	b2db      	uxtb	r3, r3
 800984c:	4619      	mov	r1, r3
 800984e:	200a      	movs	r0, #10
 8009850:	f7ff ffca 	bl	80097e8 <lcd_pow>
 8009854:	4602      	mov	r2, r0
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	fbb3 f1f2 	udiv	r1, r3, r2
 800985c:	4b2b      	ldr	r3, [pc, #172]	@ (800990c <lcd_show_num+0xec>)
 800985e:	fba3 2301 	umull	r2, r3, r3, r1
 8009862:	08da      	lsrs	r2, r3, #3
 8009864:	4613      	mov	r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	4413      	add	r3, r2
 800986a:	005b      	lsls	r3, r3, #1
 800986c:	1aca      	subs	r2, r1, r3
 800986e:	4613      	mov	r3, r2
 8009870:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))               /* , */
 8009872:	7dbb      	ldrb	r3, [r7, #22]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d122      	bne.n	80098be <lcd_show_num+0x9e>
 8009878:	7dfa      	ldrb	r2, [r7, #23]
 800987a:	79fb      	ldrb	r3, [r7, #7]
 800987c:	3b01      	subs	r3, #1
 800987e:	429a      	cmp	r2, r3
 8009880:	da1d      	bge.n	80098be <lcd_show_num+0x9e>
        {
            if (temp == 0)
 8009882:	7d7b      	ldrb	r3, [r7, #21]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d118      	bne.n	80098ba <lcd_show_num+0x9a>
            {
                lcd_show_char(x + (size / 2) * t, y, ' ', size, 0, color);  /* , */
 8009888:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800988c:	085b      	lsrs	r3, r3, #1
 800988e:	b2db      	uxtb	r3, r3
 8009890:	461a      	mov	r2, r3
 8009892:	7dfb      	ldrb	r3, [r7, #23]
 8009894:	b29b      	uxth	r3, r3
 8009896:	fb12 f303 	smulbb	r3, r2, r3
 800989a:	b29a      	uxth	r2, r3
 800989c:	89fb      	ldrh	r3, [r7, #14]
 800989e:	4413      	add	r3, r2
 80098a0:	b298      	uxth	r0, r3
 80098a2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80098a6:	89b9      	ldrh	r1, [r7, #12]
 80098a8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80098aa:	9301      	str	r3, [sp, #4]
 80098ac:	2300      	movs	r3, #0
 80098ae:	9300      	str	r3, [sp, #0]
 80098b0:	4613      	mov	r3, r2
 80098b2:	2220      	movs	r2, #32
 80098b4:	f7ff feba 	bl	800962c <lcd_show_char>
                continue;       /*  */
 80098b8:	e01b      	b.n	80098f2 <lcd_show_num+0xd2>
            }
            else
            {
                enshow = 1;     /*  */
 80098ba:	2301      	movs	r3, #1
 80098bc:	75bb      	strb	r3, [r7, #22]
            }
        }

        lcd_show_char(x + (size / 2) * t, y, temp + '0', size, 0, color);   /*  */
 80098be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80098c2:	085b      	lsrs	r3, r3, #1
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	461a      	mov	r2, r3
 80098c8:	7dfb      	ldrb	r3, [r7, #23]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	fb12 f303 	smulbb	r3, r2, r3
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	89fb      	ldrh	r3, [r7, #14]
 80098d4:	4413      	add	r3, r2
 80098d6:	b298      	uxth	r0, r3
 80098d8:	7d7b      	ldrb	r3, [r7, #21]
 80098da:	3330      	adds	r3, #48	@ 0x30
 80098dc:	b2da      	uxtb	r2, r3
 80098de:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 80098e2:	89b9      	ldrh	r1, [r7, #12]
 80098e4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80098e6:	9301      	str	r3, [sp, #4]
 80098e8:	2300      	movs	r3, #0
 80098ea:	9300      	str	r3, [sp, #0]
 80098ec:	4623      	mov	r3, r4
 80098ee:	f7ff fe9d 	bl	800962c <lcd_show_char>
    for (t = 0; t < len; t++)   /*  */
 80098f2:	7dfb      	ldrb	r3, [r7, #23]
 80098f4:	3301      	adds	r3, #1
 80098f6:	75fb      	strb	r3, [r7, #23]
 80098f8:	7dfa      	ldrb	r2, [r7, #23]
 80098fa:	79fb      	ldrb	r3, [r7, #7]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d39f      	bcc.n	8009840 <lcd_show_num+0x20>
    }
}
 8009900:	bf00      	nop
 8009902:	bf00      	nop
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	bd90      	pop	{r4, r7, pc}
 800990a:	bf00      	nop
 800990c:	cccccccd 	.word	0xcccccccd

08009910 <lcd_show_string>:
 * @param       p           : 
 * @param       color       : ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8009910:	b590      	push	{r4, r7, lr}
 8009912:	b087      	sub	sp, #28
 8009914:	af02      	add	r7, sp, #8
 8009916:	4604      	mov	r4, r0
 8009918:	4608      	mov	r0, r1
 800991a:	4611      	mov	r1, r2
 800991c:	461a      	mov	r2, r3
 800991e:	4623      	mov	r3, r4
 8009920:	80fb      	strh	r3, [r7, #6]
 8009922:	4603      	mov	r3, r0
 8009924:	80bb      	strh	r3, [r7, #4]
 8009926:	460b      	mov	r3, r1
 8009928:	807b      	strh	r3, [r7, #2]
 800992a:	4613      	mov	r3, r2
 800992c:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 800992e:	88fb      	ldrh	r3, [r7, #6]
 8009930:	73fb      	strb	r3, [r7, #15]

    width += x;
 8009932:	887a      	ldrh	r2, [r7, #2]
 8009934:	88fb      	ldrh	r3, [r7, #6]
 8009936:	4413      	add	r3, r2
 8009938:	807b      	strh	r3, [r7, #2]
    height += y;
 800993a:	883a      	ldrh	r2, [r7, #0]
 800993c:	88bb      	ldrh	r3, [r7, #4]
 800993e:	4413      	add	r3, r2
 8009940:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8009942:	e027      	b.n	8009994 <lcd_show_string+0x84>
    {
        if (x >= width)
 8009944:	88fa      	ldrh	r2, [r7, #6]
 8009946:	887b      	ldrh	r3, [r7, #2]
 8009948:	429a      	cmp	r2, r3
 800994a:	d307      	bcc.n	800995c <lcd_show_string+0x4c>
        {
            x = x0;
 800994c:	7bfb      	ldrb	r3, [r7, #15]
 800994e:	80fb      	strh	r3, [r7, #6]
            y += size;
 8009950:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009954:	b29a      	uxth	r2, r3
 8009956:	88bb      	ldrh	r3, [r7, #4]
 8009958:	4413      	add	r3, r2
 800995a:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)
 800995c:	88ba      	ldrh	r2, [r7, #4]
 800995e:	883b      	ldrh	r3, [r7, #0]
 8009960:	429a      	cmp	r2, r3
 8009962:	d220      	bcs.n	80099a6 <lcd_show_string+0x96>
        {
            break;      /*  */
        }

        lcd_show_char(x, y, *p, size, 0, color);
 8009964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009966:	781a      	ldrb	r2, [r3, #0]
 8009968:	f897 4020 	ldrb.w	r4, [r7, #32]
 800996c:	88b9      	ldrh	r1, [r7, #4]
 800996e:	88f8      	ldrh	r0, [r7, #6]
 8009970:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009972:	9301      	str	r3, [sp, #4]
 8009974:	2300      	movs	r3, #0
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	4623      	mov	r3, r4
 800997a:	f7ff fe57 	bl	800962c <lcd_show_char>
        x += size / 2;
 800997e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009982:	085b      	lsrs	r3, r3, #1
 8009984:	b2db      	uxtb	r3, r3
 8009986:	461a      	mov	r2, r3
 8009988:	88fb      	ldrh	r3, [r7, #6]
 800998a:	4413      	add	r3, r2
 800998c:	80fb      	strh	r3, [r7, #6]
        p++;
 800998e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009990:	3301      	adds	r3, #1
 8009992:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8009994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	2b7e      	cmp	r3, #126	@ 0x7e
 800999a:	d805      	bhi.n	80099a8 <lcd_show_string+0x98>
 800999c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	2b1f      	cmp	r3, #31
 80099a2:	d8cf      	bhi.n	8009944 <lcd_show_string+0x34>
    }
}
 80099a4:	e000      	b.n	80099a8 <lcd_show_string+0x98>
            break;      /*  */
 80099a6:	bf00      	nop
}
 80099a8:	bf00      	nop
 80099aa:	3714      	adds	r7, #20
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd90      	pop	{r4, r7, pc}

080099b0 <lcd_show_float>:


void lcd_show_float(uint16_t x, uint16_t y, float num,uint16_t width,uint16_t height,uint8_t size)
{
 80099b0:	b590      	push	{r4, r7, lr}
 80099b2:	b08f      	sub	sp, #60	@ 0x3c
 80099b4:	af04      	add	r7, sp, #16
 80099b6:	4604      	mov	r4, r0
 80099b8:	4608      	mov	r0, r1
 80099ba:	ed87 0a02 	vstr	s0, [r7, #8]
 80099be:	4611      	mov	r1, r2
 80099c0:	461a      	mov	r2, r3
 80099c2:	4623      	mov	r3, r4
 80099c4:	81fb      	strh	r3, [r7, #14]
 80099c6:	4603      	mov	r3, r0
 80099c8:	81bb      	strh	r3, [r7, #12]
 80099ca:	460b      	mov	r3, r1
 80099cc:	80fb      	strh	r3, [r7, #6]
 80099ce:	4613      	mov	r3, r2
 80099d0:	80bb      	strh	r3, [r7, #4]
    char buf[20];
    sprintf(buf, "%.2f", num);   // 
 80099d2:	68b8      	ldr	r0, [r7, #8]
 80099d4:	f7f6 fdb8 	bl	8000548 <__aeabi_f2d>
 80099d8:	4602      	mov	r2, r0
 80099da:	460b      	mov	r3, r1
 80099dc:	f107 0014 	add.w	r0, r7, #20
 80099e0:	490b      	ldr	r1, [pc, #44]	@ (8009a10 <lcd_show_float+0x60>)
 80099e2:	f001 fdd5 	bl	800b590 <siprintf>
	lcd_show_string(x,y,width,height,size,(uint8_t*)buf,g_point_color);
 80099e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009a14 <lcd_show_float+0x64>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	88bc      	ldrh	r4, [r7, #4]
 80099ee:	88fa      	ldrh	r2, [r7, #6]
 80099f0:	89b9      	ldrh	r1, [r7, #12]
 80099f2:	89f8      	ldrh	r0, [r7, #14]
 80099f4:	9302      	str	r3, [sp, #8]
 80099f6:	f107 0314 	add.w	r3, r7, #20
 80099fa:	9301      	str	r3, [sp, #4]
 80099fc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8009a00:	9300      	str	r3, [sp, #0]
 8009a02:	4623      	mov	r3, r4
 8009a04:	f7ff ff84 	bl	8009910 <lcd_show_string>
}
 8009a08:	bf00      	nop
 8009a0a:	372c      	adds	r7, #44	@ 0x2c
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd90      	pop	{r4, r7, pc}
 8009a10:	0800da38 	.word	0x0800da38
 8009a14:	2000001c 	.word	0x2000001c

08009a18 <LSM9DS0_SN74LS157_GPIO_Init>:

extern SPI_HandleTypeDef hspi1;

/****LSM9DS0_SN74LS157_GPIO_Init*****/ 
void LSM9DS0_SN74LS157_GPIO_Init(void)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	af00      	add	r7, sp, #0
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
//  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
//  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
//  GPIO_Init(GPIOB, &GPIO_InitStructure);
	//SYNC_ADC_HIGH();
	SPI_CS_G_H;//1?SPI
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	2102      	movs	r1, #2
 8009a20:	4804      	ldr	r0, [pc, #16]	@ (8009a34 <LSM9DS0_SN74LS157_GPIO_Init+0x1c>)
 8009a22:	f7f9 fdad 	bl	8003580 <HAL_GPIO_WritePin>
	SPI_CS_XM_H;//1?SPI
 8009a26:	2201      	movs	r2, #1
 8009a28:	2101      	movs	r1, #1
 8009a2a:	4802      	ldr	r0, [pc, #8]	@ (8009a34 <LSM9DS0_SN74LS157_GPIO_Init+0x1c>)
 8009a2c:	f7f9 fda8 	bl	8003580 <HAL_GPIO_WritePin>
//	S=0;  //S=0:??A(???o?3?)
//	G=1;	//1????
}  
 8009a30:	bf00      	nop
 8009a32:	bd80      	pop	{r7, pc}
 8009a34:	40021000 	.word	0x40021000

08009a38 <WriteSingleToLSM9DS0_XM>:
//    HAL_SPI_Transmit(&hspi1, tx_data, 2, 100);
//    SPI_CS_G_H;  // 
//}
/****WriteSingleToLSM9DS0_XM*****/ 
void WriteSingleToLSM9DS0_XM(u8 addr, u8 data)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b084      	sub	sp, #16
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	4603      	mov	r3, r0
 8009a40:	460a      	mov	r2, r1
 8009a42:	71fb      	strb	r3, [r7, #7]
 8009a44:	4613      	mov	r3, r2
 8009a46:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2] = {addr, data};
 8009a48:	79fb      	ldrb	r3, [r7, #7]
 8009a4a:	733b      	strb	r3, [r7, #12]
 8009a4c:	79bb      	ldrb	r3, [r7, #6]
 8009a4e:	737b      	strb	r3, [r7, #13]

    SPI_CS_XM_L;  // /
 8009a50:	2200      	movs	r2, #0
 8009a52:	2101      	movs	r1, #1
 8009a54:	4809      	ldr	r0, [pc, #36]	@ (8009a7c <WriteSingleToLSM9DS0_XM+0x44>)
 8009a56:	f7f9 fd93 	bl	8003580 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx_data, 2, 100);
 8009a5a:	f107 010c 	add.w	r1, r7, #12
 8009a5e:	2364      	movs	r3, #100	@ 0x64
 8009a60:	2202      	movs	r2, #2
 8009a62:	4807      	ldr	r0, [pc, #28]	@ (8009a80 <WriteSingleToLSM9DS0_XM+0x48>)
 8009a64:	f7fa fa87 	bl	8003f76 <HAL_SPI_Transmit>
    SPI_CS_XM_H;  // 
 8009a68:	2201      	movs	r2, #1
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	4803      	ldr	r0, [pc, #12]	@ (8009a7c <WriteSingleToLSM9DS0_XM+0x44>)
 8009a6e:	f7f9 fd87 	bl	8003580 <HAL_GPIO_WritePin>
}
 8009a72:	bf00      	nop
 8009a74:	3710      	adds	r7, #16
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	40021000 	.word	0x40021000
 8009a80:	20000320 	.word	0x20000320

08009a84 <ReadSingleFromLSM9DS0_X>:
//
//    return rx_data[1];
//}
/****ReadSingleFromLSM9DS0_X*****/ 
u8 ReadSingleFromLSM9DS0_X(u8 addr)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af02      	add	r7, sp, #8
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data[2] = {READ_single | addr, 0x00};
 8009a8e:	79fb      	ldrb	r3, [r7, #7]
 8009a90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	733b      	strb	r3, [r7, #12]
 8009a98:	2300      	movs	r3, #0
 8009a9a:	737b      	strb	r3, [r7, #13]
    uint8_t rx_data[2] = {0};
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	813b      	strh	r3, [r7, #8]

    SPI_CS_XM_L;
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	2101      	movs	r1, #1
 8009aa4:	480b      	ldr	r0, [pc, #44]	@ (8009ad4 <ReadSingleFromLSM9DS0_X+0x50>)
 8009aa6:	f7f9 fd6b 	bl	8003580 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, 2, 100);
 8009aaa:	f107 0208 	add.w	r2, r7, #8
 8009aae:	f107 010c 	add.w	r1, r7, #12
 8009ab2:	2364      	movs	r3, #100	@ 0x64
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	2302      	movs	r3, #2
 8009ab8:	4807      	ldr	r0, [pc, #28]	@ (8009ad8 <ReadSingleFromLSM9DS0_X+0x54>)
 8009aba:	f7fa fb98 	bl	80041ee <HAL_SPI_TransmitReceive>
    SPI_CS_XM_H;
 8009abe:	2201      	movs	r2, #1
 8009ac0:	2101      	movs	r1, #1
 8009ac2:	4804      	ldr	r0, [pc, #16]	@ (8009ad4 <ReadSingleFromLSM9DS0_X+0x50>)
 8009ac4:	f7f9 fd5c 	bl	8003580 <HAL_GPIO_WritePin>

    return rx_data[1];
 8009ac8:	7a7b      	ldrb	r3, [r7, #9]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	40021000 	.word	0x40021000
 8009ad8:	20000320 	.word	0x20000320

08009adc <LSM9DS0_Start>:

    memcpy(databuff, &rx_data[1], len);
}
/****LIS3MDL_Start*****/ 
void LSM9DS0_Start(void)         
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	af00      	add	r7, sp, #0
//	//???Y??3???760Hz?1?XYZ?????Y?1???
//	WriteSingleToLSM9DS0_G(CTRL_REG4_G,0x02);
//	//y?Y3?D??D?????Y??3?a+?a245dps???y?Y?????1??Y??1|???1?X positive sign, Y and Z negative sign?4??spi??
//	WriteSingleToLSM9DS0_G(CTRL_REG5_G,0x40);
//	//?y3????1??Y?FIFO1|?
	WriteSingleToLSM9DS0_XM(CTRL_REG0_XM,0x40);
 8009ae0:	2140      	movs	r1, #64	@ 0x40
 8009ae2:	201f      	movs	r0, #31
 8009ae4:	f7ff ffa8 	bl	8009a38 <WriteSingleToLSM9DS0_XM>
	//?y3????1???????????FIFO1|?,?????2
	WriteSingleToLSM9DS0_XM(CTRL_REG1_XM,0x9f);
 8009ae8:	219f      	movs	r1, #159	@ 0x9f
 8009aea:	2020      	movs	r0, #32
 8009aec:	f7ff ffa4 	bl	8009a38 <WriteSingleToLSM9DS0_XM>
	//????????3???800Hz?y?Y?????D??1??????XYZ?
	WriteSingleToLSM9DS0_XM(CTRL_REG2_XM,0x02);
 8009af0:	2102      	movs	r1, #2
 8009af2:	2021      	movs	r0, #33	@ 0x21
 8009af4:	f7ff ffa0 	bl	8009a38 <WriteSingleToLSM9DS0_XM>
	//????????3+-2g???773Hz?4??spi???1????????1|?Positive sign self-test
	WriteSingleToLSM9DS0_XM(CTRL_REG5_XM,0xf4);
 8009af8:	21f4      	movs	r1, #244	@ 0xf4
 8009afa:	2024      	movs	r0, #36	@ 0x24
 8009afc:	f7ff ff9c 	bl	8009a38 <WriteSingleToLSM9DS0_XM>
	//?????D?1?????|??y?Y?D????a100Hz?1????????D??????
	WriteSingleToLSM9DS0_XM(CTRL_REG6_XM,0x00);
 8009b00:	2100      	movs	r1, #0
 8009b02:	2025      	movs	r0, #37	@ 0x25
 8009b04:	f7ff ff98 	bl	8009a38 <WriteSingleToLSM9DS0_XM>
	//???|???3+-2gs?1????????1|?
	WriteSingleToLSM9DS0_XM(CTRL_REG7_XM,0x80);//?  ?  ?  ?  ?  ?  ?  ?  ?  ?  ?  ?
 8009b08:	2180      	movs	r1, #128	@ 0x80
 8009b0a:	2026      	movs	r0, #38	@ 0x26
 8009b0c:	f7ff ff94 	bl	8009a38 <WriteSingleToLSM9DS0_XM>
	//????2??y3??????????1???????D??D?a????
	//WriteSingleToLSM9DS0_XM(FIFO_CTRL_REG,0x40);//?  ?  ?  ?  ?  ?  ?  ?  ?  ?  ?  ?
	//FIFO??00000000:Bypass mode;00100000:FIFO mode;01000000:Stream mode......
}
 8009b10:	bf00      	nop
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <filter_update>:
//
//

//
void filter_update(filter_avg_t *filter,axis_info_t *cur_sample)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b085      	sub	sp, #20
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
	for(uint8_t i=FILTER_CNT-1;i>0;i--)  //0->1->2->3
 8009b1e:	2303      	movs	r3, #3
 8009b20:	73fb      	strb	r3, [r7, #15]
 8009b22:	e015      	b.n	8009b50 <filter_update+0x3c>
	{  
		filter->info[i]=filter->info[i-1];
 8009b24:	7bfb      	ldrb	r3, [r7, #15]
 8009b26:	1e5a      	subs	r2, r3, #1
 8009b28:	7bf9      	ldrb	r1, [r7, #15]
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	005b      	lsls	r3, r3, #1
 8009b30:	440b      	add	r3, r1
 8009b32:	009b      	lsls	r3, r3, #2
 8009b34:	4418      	add	r0, r3
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	005b      	lsls	r3, r3, #1
 8009b3c:	4413      	add	r3, r2
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	18ca      	adds	r2, r1, r3
 8009b42:	4603      	mov	r3, r0
 8009b44:	ca07      	ldmia	r2, {r0, r1, r2}
 8009b46:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(uint8_t i=FILTER_CNT-1;i>0;i--)  //0->1->2->3
 8009b4a:	7bfb      	ldrb	r3, [r7, #15]
 8009b4c:	3b01      	subs	r3, #1
 8009b4e:	73fb      	strb	r3, [r7, #15]
 8009b50:	7bfb      	ldrb	r3, [r7, #15]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1e6      	bne.n	8009b24 <filter_update+0x10>
	}
	filter->info[0].x=cur_sample->x;
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	601a      	str	r2, [r3, #0]
	filter->info[0].y=cur_sample->y;
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	685a      	ldr	r2, [r3, #4]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	605a      	str	r2, [r3, #4]
	filter->info[0].z=cur_sample->z;       //0
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	689a      	ldr	r2, [r3, #8]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	609a      	str	r2, [r3, #8]
}
 8009b6e:	bf00      	nop
 8009b70:	3714      	adds	r7, #20
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <Mean_filtering>:

//4
void Mean_filtering(filter_avg_t *filter, axis_info_t *sample)
{
 8009b7a:	b480      	push	{r7}
 8009b7c:	b087      	sub	sp, #28
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
 8009b82:	6039      	str	r1, [r7, #0]
	uint32_t i;
	float x_sum = 0, y_sum = 0, z_sum = 0;
 8009b84:	f04f 0300 	mov.w	r3, #0
 8009b88:	613b      	str	r3, [r7, #16]
 8009b8a:	f04f 0300 	mov.w	r3, #0
 8009b8e:	60fb      	str	r3, [r7, #12]
 8009b90:	f04f 0300 	mov.w	r3, #0
 8009b94:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < FILTER_CNT; i++) 
 8009b96:	2300      	movs	r3, #0
 8009b98:	617b      	str	r3, [r7, #20]
 8009b9a:	e031      	b.n	8009c00 <Mean_filtering+0x86>
	{
		x_sum += filter->info[i].x;
 8009b9c:	6879      	ldr	r1, [r7, #4]
 8009b9e:	697a      	ldr	r2, [r7, #20]
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	005b      	lsls	r3, r3, #1
 8009ba4:	4413      	add	r3, r2
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	440b      	add	r3, r1
 8009baa:	edd3 7a00 	vldr	s15, [r3]
 8009bae:	ed97 7a04 	vldr	s14, [r7, #16]
 8009bb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bb6:	edc7 7a04 	vstr	s15, [r7, #16]
		y_sum += filter->info[i].y;
 8009bba:	6879      	ldr	r1, [r7, #4]
 8009bbc:	697a      	ldr	r2, [r7, #20]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	005b      	lsls	r3, r3, #1
 8009bc2:	4413      	add	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	440b      	add	r3, r1
 8009bc8:	3304      	adds	r3, #4
 8009bca:	edd3 7a00 	vldr	s15, [r3]
 8009bce:	ed97 7a03 	vldr	s14, [r7, #12]
 8009bd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bd6:	edc7 7a03 	vstr	s15, [r7, #12]
		z_sum += filter->info[i].z;
 8009bda:	6879      	ldr	r1, [r7, #4]
 8009bdc:	697a      	ldr	r2, [r7, #20]
 8009bde:	4613      	mov	r3, r2
 8009be0:	005b      	lsls	r3, r3, #1
 8009be2:	4413      	add	r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	440b      	add	r3, r1
 8009be8:	3308      	adds	r3, #8
 8009bea:	edd3 7a00 	vldr	s15, [r3]
 8009bee:	ed97 7a02 	vldr	s14, [r7, #8]
 8009bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bf6:	edc7 7a02 	vstr	s15, [r7, #8]
	for (i = 0; i < FILTER_CNT; i++) 
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	617b      	str	r3, [r7, #20]
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	2b03      	cmp	r3, #3
 8009c04:	d9ca      	bls.n	8009b9c <Mean_filtering+0x22>
	}
	sample->x = x_sum / FILTER_CNT;
 8009c06:	ed97 7a04 	vldr	s14, [r7, #16]
 8009c0a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8009c0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	edc3 7a00 	vstr	s15, [r3]
	sample->y = y_sum / FILTER_CNT;
 8009c18:	ed97 7a03 	vldr	s14, [r7, #12]
 8009c1c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8009c20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	edc3 7a01 	vstr	s15, [r3, #4]
	sample->z = z_sum / FILTER_CNT;
 8009c2a:	ed97 7a02 	vldr	s14, [r7, #8]
 8009c2e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8009c32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8009c3c:	bf00      	nop
 8009c3e:	371c      	adds	r7, #28
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <peak_value_init>:

//
peak_value_t peak_val;   //

static void peak_value_init(peak_value_t *peak)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
	//max
	//min
	peak->newmax.x=-3000;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a0b      	ldr	r2, [pc, #44]	@ (8009c80 <peak_value_init+0x38>)
 8009c54:	601a      	str	r2, [r3, #0]
	peak->newmax.y=-3000;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	4a09      	ldr	r2, [pc, #36]	@ (8009c80 <peak_value_init+0x38>)
 8009c5a:	605a      	str	r2, [r3, #4]
	peak->newmax.z=-3000;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	4a08      	ldr	r2, [pc, #32]	@ (8009c80 <peak_value_init+0x38>)
 8009c60:	609a      	str	r2, [r3, #8]
	peak->newmin.x=3000;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4a07      	ldr	r2, [pc, #28]	@ (8009c84 <peak_value_init+0x3c>)
 8009c66:	60da      	str	r2, [r3, #12]
	peak->newmin.y=3000;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a06      	ldr	r2, [pc, #24]	@ (8009c84 <peak_value_init+0x3c>)
 8009c6c:	611a      	str	r2, [r3, #16]
	peak->newmin.z=3000;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4a04      	ldr	r2, [pc, #16]	@ (8009c84 <peak_value_init+0x3c>)
 8009c72:	615a      	str	r2, [r3, #20]
}
 8009c74:	bf00      	nop
 8009c76:	370c      	adds	r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr
 8009c80:	c53b8000 	.word	0xc53b8000
 8009c84:	453b8000 	.word	0x453b8000

08009c88 <peak_update>:
 void peak_update(peak_value_t *peak, axis_info_t *cur_sample)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]
  	static uint32_t sample_size = 0;
	  if(sample_size==0)
 8009c92:	4b49      	ldr	r3, [pc, #292]	@ (8009db8 <peak_update+0x130>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d102      	bne.n	8009ca0 <peak_update+0x18>
			peak_value_init(peak);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f7ff ffd4 	bl	8009c48 <peak_value_init>
    sample_size ++;
 8009ca0:	4b45      	ldr	r3, [pc, #276]	@ (8009db8 <peak_update+0x130>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	4a44      	ldr	r2, [pc, #272]	@ (8009db8 <peak_update+0x130>)
 8009ca8:	6013      	str	r3, [r2, #0]
	if (sample_size > SAMPLE_SIZE) 
 8009caa:	4b43      	ldr	r3, [pc, #268]	@ (8009db8 <peak_update+0x130>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	2b32      	cmp	r3, #50	@ 0x32
 8009cb0:	d912      	bls.n	8009cd8 <peak_update+0x50>
	{
		/*50*/
		sample_size = 1;
 8009cb2:	4b41      	ldr	r3, [pc, #260]	@ (8009db8 <peak_update+0x130>)
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	601a      	str	r2, [r3, #0]
		peak->oldmax = peak->newmax;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	3318      	adds	r3, #24
 8009cbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8009cc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		peak->oldmin = peak->newmin;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	3324      	adds	r3, #36	@ 0x24
 8009cca:	320c      	adds	r2, #12
 8009ccc:	ca07      	ldmia	r2, {r0, r1, r2}
 8009cce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      	//
      	peak_value_init(peak);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f7ff ffb8 	bl	8009c48 <peak_value_init>
	}
	peak->newmax.x = MAX(peak->newmax.x, cur_sample->x);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	ed93 7a00 	vldr	s14, [r3]
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	edd3 7a00 	vldr	s15, [r3]
 8009ce4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cec:	dd02      	ble.n	8009cf4 <peak_update+0x6c>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	e001      	b.n	8009cf8 <peak_update+0x70>
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	6013      	str	r3, [r2, #0]
	peak->newmax.y = MAX(peak->newmax.y, cur_sample->y);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	ed93 7a01 	vldr	s14, [r3, #4]
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	edd3 7a01 	vldr	s15, [r3, #4]
 8009d08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d10:	dd02      	ble.n	8009d18 <peak_update+0x90>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	e001      	b.n	8009d1c <peak_update+0x94>
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	6053      	str	r3, [r2, #4]
	peak->newmax.z = MAX(peak->newmax.z, cur_sample->z);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	ed93 7a02 	vldr	s14, [r3, #8]
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	edd3 7a02 	vldr	s15, [r3, #8]
 8009d2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d34:	dd02      	ble.n	8009d3c <peak_update+0xb4>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	e001      	b.n	8009d40 <peak_update+0xb8>
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	689b      	ldr	r3, [r3, #8]
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	6093      	str	r3, [r2, #8]
	
	peak->newmin.x = MIN(peak->newmin.x, cur_sample->x);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	ed93 7a03 	vldr	s14, [r3, #12]
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	edd3 7a00 	vldr	s15, [r3]
 8009d50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d58:	d502      	bpl.n	8009d60 <peak_update+0xd8>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	e001      	b.n	8009d64 <peak_update+0xdc>
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	60d3      	str	r3, [r2, #12]
	peak->newmin.y = MIN(peak->newmin.y, cur_sample->y);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	ed93 7a04 	vldr	s14, [r3, #16]
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	edd3 7a01 	vldr	s15, [r3, #4]
 8009d74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d7c:	d502      	bpl.n	8009d84 <peak_update+0xfc>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	e001      	b.n	8009d88 <peak_update+0x100>
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	6113      	str	r3, [r2, #16]
	peak->newmin.z = MIN(peak->newmin.z, cur_sample->z);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	ed93 7a05 	vldr	s14, [r3, #20]
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	edd3 7a02 	vldr	s15, [r3, #8]
 8009d98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009da0:	d502      	bpl.n	8009da8 <peak_update+0x120>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	695b      	ldr	r3, [r3, #20]
 8009da6:	e001      	b.n	8009dac <peak_update+0x124>
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	6153      	str	r3, [r2, #20]
	
}
 8009db0:	bf00      	nop
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	20000650 	.word	0x20000650
 8009dbc:	00000000 	.word	0x00000000

08009dc0 <slid_update>:
//DYNAMIC_PRECISION=10|cur_sample.x-new_sample.x|
//XDYNAMIC_PRECISIONnew_sample.xcur_sample.x

slid_reg_t slid_reg;  //
 char slid_update(slid_reg_t *slid, axis_info_t *cur_sample)
{
 8009dc0:	b590      	push	{r4, r7, lr}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
  	char res = 0;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	73fb      	strb	r3, [r7, #15]
  	if (ABS((cur_sample->x - slid->new_sample.x)) > DYNAMIC_PRECISION) 
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	ed93 7a00 	vldr	s14, [r3]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	edd3 7a00 	vldr	s15, [r3]
 8009dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009dde:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8009fa8 <slid_update+0x1e8>
 8009de2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009de6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dee:	dd10      	ble.n	8009e12 <slid_update+0x52>
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	ed93 7a00 	vldr	s14, [r3]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	edd3 7a00 	vldr	s15, [r3]
 8009dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e00:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e08:	bf14      	ite	ne
 8009e0a:	2301      	movne	r3, #1
 8009e0c:	2300      	moveq	r3, #0
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	e018      	b.n	8009e44 <slid_update+0x84>
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	ed93 7a00 	vldr	s14, [r3]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	edd3 7a00 	vldr	s15, [r3]
 8009e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e22:	ee17 0a90 	vmov	r0, s15
 8009e26:	f7f6 fb8f 	bl	8000548 <__aeabi_f2d>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	461c      	mov	r4, r3
 8009e2e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009fa0 <slid_update+0x1e0>)
 8009e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e34:	f7f6 fe70 	bl	8000b18 <__aeabi_dcmpgt>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d101      	bne.n	8009e42 <slid_update+0x82>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	461c      	mov	r4, r3
 8009e42:	b2e3      	uxtb	r3, r4
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d00a      	beq.n	8009e5e <slid_update+0x9e>
		{
			slid->old_sample.x = slid->new_sample.x;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681a      	ldr	r2, [r3, #0]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	60da      	str	r2, [r3, #12]
			slid->new_sample.x = cur_sample->x;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	601a      	str	r2, [r3, #0]
			res = 1;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	73fb      	strb	r3, [r7, #15]
 8009e5c:	e003      	b.n	8009e66 <slid_update+0xa6>
		} 
		else
	  {
		  slid->old_sample.x = slid->new_sample.x;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	60da      	str	r2, [r3, #12]
		}
	if (ABS((cur_sample->y - slid->new_sample.y)) > DYNAMIC_PRECISION)
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	ed93 7a01 	vldr	s14, [r3, #4]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8009e72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e76:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8009fa8 <slid_update+0x1e8>
 8009e7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e86:	dd10      	ble.n	8009eaa <slid_update+0xea>
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	ed93 7a01 	vldr	s14, [r3, #4]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	edd3 7a01 	vldr	s15, [r3, #4]
 8009e94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ea0:	bf14      	ite	ne
 8009ea2:	2301      	movne	r3, #1
 8009ea4:	2300      	moveq	r3, #0
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	e018      	b.n	8009edc <slid_update+0x11c>
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	ed93 7a01 	vldr	s14, [r3, #4]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8009eb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009eba:	ee17 0a90 	vmov	r0, s15
 8009ebe:	f7f6 fb43 	bl	8000548 <__aeabi_f2d>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	461c      	mov	r4, r3
 8009ec6:	a336      	add	r3, pc, #216	@ (adr r3, 8009fa0 <slid_update+0x1e0>)
 8009ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ecc:	f7f6 fe24 	bl	8000b18 <__aeabi_dcmpgt>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d101      	bne.n	8009eda <slid_update+0x11a>
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	461c      	mov	r4, r3
 8009eda:	b2e3      	uxtb	r3, r4
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00a      	beq.n	8009ef6 <slid_update+0x136>
	{
		slid->old_sample.y = slid->new_sample.y;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	685a      	ldr	r2, [r3, #4]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	611a      	str	r2, [r3, #16]
		slid->new_sample.y = cur_sample->y;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	685a      	ldr	r2, [r3, #4]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	605a      	str	r2, [r3, #4]
		res = 1;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	73fb      	strb	r3, [r7, #15]
 8009ef4:	e003      	b.n	8009efe <slid_update+0x13e>
	} 
	else 
	{
		slid->old_sample.y = slid->new_sample.y;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	685a      	ldr	r2, [r3, #4]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	611a      	str	r2, [r3, #16]
	}
	
	if (ABS((cur_sample->z - slid->new_sample.z)) > DYNAMIC_PRECISION) {
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	ed93 7a02 	vldr	s14, [r3, #8]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f0e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8009fa8 <slid_update+0x1e8>
 8009f12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f1e:	dd10      	ble.n	8009f42 <slid_update+0x182>
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	ed93 7a02 	vldr	s14, [r3, #8]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f30:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f38:	bf14      	ite	ne
 8009f3a:	2301      	movne	r3, #1
 8009f3c:	2300      	moveq	r3, #0
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	e018      	b.n	8009f74 <slid_update+0x1b4>
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	ed93 7a02 	vldr	s14, [r3, #8]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f52:	ee17 0a90 	vmov	r0, s15
 8009f56:	f7f6 faf7 	bl	8000548 <__aeabi_f2d>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	461c      	mov	r4, r3
 8009f5e:	a310      	add	r3, pc, #64	@ (adr r3, 8009fa0 <slid_update+0x1e0>)
 8009f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f64:	f7f6 fdd8 	bl	8000b18 <__aeabi_dcmpgt>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d101      	bne.n	8009f72 <slid_update+0x1b2>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	461c      	mov	r4, r3
 8009f72:	b2e3      	uxtb	r3, r4
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d00a      	beq.n	8009f8e <slid_update+0x1ce>
		slid->old_sample.z = slid->new_sample.z;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	689a      	ldr	r2, [r3, #8]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	615a      	str	r2, [r3, #20]
		slid->new_sample.z = cur_sample->z;
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	689a      	ldr	r2, [r3, #8]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	609a      	str	r2, [r3, #8]
		res = 1;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	73fb      	strb	r3, [r7, #15]
 8009f8c:	e003      	b.n	8009f96 <slid_update+0x1d6>
	} else {
		slid->old_sample.z = slid->new_sample.z;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	689a      	ldr	r2, [r3, #8]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	615a      	str	r2, [r3, #20]
	}
	return res;
 8009f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3714      	adds	r7, #20
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd90      	pop	{r4, r7, pc}
 8009fa0:	9999999a 	.word	0x9999999a
 8009fa4:	3fb99999 	.word	0x3fb99999
	...

08009fb0 <is_most_active>:


 
/**/
static char is_most_active(peak_value_t *peak)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b086      	sub	sp, #24
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
	char res = MOST_ACTIVE_NULL;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	75fb      	strb	r3, [r7, #23]
	float x_change = ABS((peak->newmax.x - peak->newmin.x));
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	ed93 7a00 	vldr	s14, [r3]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8009fc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009fcc:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800a170 <is_most_active+0x1c0>
 8009fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009fd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fdc:	dd0a      	ble.n	8009ff4 <is_most_active+0x44>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	ed93 7a00 	vldr	s14, [r3]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	edd3 7a03 	vldr	s15, [r3, #12]
 8009fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009fee:	eef1 7a67 	vneg.f32	s15, s15
 8009ff2:	e007      	b.n	800a004 <is_most_active+0x54>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	ed93 7a00 	vldr	s14, [r3]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	edd3 7a03 	vldr	s15, [r3, #12]
 800a000:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a004:	edc7 7a04 	vstr	s15, [r7, #16]
	float y_change = ABS((peak->newmax.y - peak->newmin.y));
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	ed93 7a01 	vldr	s14, [r3, #4]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	edd3 7a04 	vldr	s15, [r3, #16]
 800a014:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a018:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800a170 <is_most_active+0x1c0>
 800a01c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a028:	dd0a      	ble.n	800a040 <is_most_active+0x90>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	ed93 7a01 	vldr	s14, [r3, #4]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	edd3 7a04 	vldr	s15, [r3, #16]
 800a036:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a03a:	eef1 7a67 	vneg.f32	s15, s15
 800a03e:	e007      	b.n	800a050 <is_most_active+0xa0>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	ed93 7a01 	vldr	s14, [r3, #4]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	edd3 7a04 	vldr	s15, [r3, #16]
 800a04c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a050:	edc7 7a03 	vstr	s15, [r7, #12]
	float z_change = ABS((peak->newmax.z - peak->newmin.z));
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	ed93 7a02 	vldr	s14, [r3, #8]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	edd3 7a05 	vldr	s15, [r3, #20]
 800a060:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a064:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800a170 <is_most_active+0x1c0>
 800a068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a06c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a074:	dd0a      	ble.n	800a08c <is_most_active+0xdc>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	ed93 7a02 	vldr	s14, [r3, #8]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	edd3 7a05 	vldr	s15, [r3, #20]
 800a082:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a086:	eef1 7a67 	vneg.f32	s15, s15
 800a08a:	e007      	b.n	800a09c <is_most_active+0xec>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	ed93 7a02 	vldr	s14, [r3, #8]
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	edd3 7a05 	vldr	s15, [r3, #20]
 800a098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a09c:	edc7 7a02 	vstr	s15, [r7, #8]
	
	if (x_change > y_change && x_change > z_change && x_change >= ACTIVE_PRECISION) {
 800a0a0:	ed97 7a04 	vldr	s14, [r7, #16]
 800a0a4:	edd7 7a03 	vldr	s15, [r7, #12]
 800a0a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0b0:	dd16      	ble.n	800a0e0 <is_most_active+0x130>
 800a0b2:	ed97 7a04 	vldr	s14, [r7, #16]
 800a0b6:	edd7 7a02 	vldr	s15, [r7, #8]
 800a0ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c2:	dd0d      	ble.n	800a0e0 <is_most_active+0x130>
 800a0c4:	6938      	ldr	r0, [r7, #16]
 800a0c6:	f7f6 fa3f 	bl	8000548 <__aeabi_f2d>
 800a0ca:	a327      	add	r3, pc, #156	@ (adr r3, 800a168 <is_most_active+0x1b8>)
 800a0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d0:	f7f6 fd18 	bl	8000b04 <__aeabi_dcmpge>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d002      	beq.n	800a0e0 <is_most_active+0x130>
		res = MOST_ACTIVE_X;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	75fb      	strb	r3, [r7, #23]
 800a0de:	e03e      	b.n	800a15e <is_most_active+0x1ae>
	} else if (y_change > x_change && y_change > z_change && y_change >= ACTIVE_PRECISION) {
 800a0e0:	ed97 7a03 	vldr	s14, [r7, #12]
 800a0e4:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f0:	dd16      	ble.n	800a120 <is_most_active+0x170>
 800a0f2:	ed97 7a03 	vldr	s14, [r7, #12]
 800a0f6:	edd7 7a02 	vldr	s15, [r7, #8]
 800a0fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a102:	dd0d      	ble.n	800a120 <is_most_active+0x170>
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f7f6 fa1f 	bl	8000548 <__aeabi_f2d>
 800a10a:	a317      	add	r3, pc, #92	@ (adr r3, 800a168 <is_most_active+0x1b8>)
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	f7f6 fcf8 	bl	8000b04 <__aeabi_dcmpge>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d002      	beq.n	800a120 <is_most_active+0x170>
		res = MOST_ACTIVE_Y;
 800a11a:	2302      	movs	r3, #2
 800a11c:	75fb      	strb	r3, [r7, #23]
 800a11e:	e01e      	b.n	800a15e <is_most_active+0x1ae>
	} else if (z_change > x_change && z_change > y_change && z_change >= ACTIVE_PRECISION) {
 800a120:	ed97 7a02 	vldr	s14, [r7, #8]
 800a124:	edd7 7a04 	vldr	s15, [r7, #16]
 800a128:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a130:	dd15      	ble.n	800a15e <is_most_active+0x1ae>
 800a132:	ed97 7a02 	vldr	s14, [r7, #8]
 800a136:	edd7 7a03 	vldr	s15, [r7, #12]
 800a13a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a142:	dd0c      	ble.n	800a15e <is_most_active+0x1ae>
 800a144:	68b8      	ldr	r0, [r7, #8]
 800a146:	f7f6 f9ff 	bl	8000548 <__aeabi_f2d>
 800a14a:	a307      	add	r3, pc, #28	@ (adr r3, 800a168 <is_most_active+0x1b8>)
 800a14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a150:	f7f6 fcd8 	bl	8000b04 <__aeabi_dcmpge>
 800a154:	4603      	mov	r3, r0
 800a156:	2b00      	cmp	r3, #0
 800a158:	d001      	beq.n	800a15e <is_most_active+0x1ae>
		res = MOST_ACTIVE_Z;
 800a15a:	2303      	movs	r3, #3
 800a15c:	75fb      	strb	r3, [r7, #23]
	}
	return res;
 800a15e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a160:	4618      	mov	r0, r3
 800a162:	3718      	adds	r7, #24
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	33333333 	.word	0x33333333
 800a16c:	3fd33333 	.word	0x3fd33333
 800a170:	00000000 	.word	0x00000000

0800a174 <detect_step>:
uint8_t res_old=MOST_ACTIVE_NULL;   //
int time_r=0;
uint8_t step_uneffect=0;
extern pedometer_params_t params;
uint32_t detect_step(peak_value_t *peak, slid_reg_t *slid, axis_info_t *cur_sample)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b088      	sub	sp, #32
 800a178:	af00      	add	r7, sp, #0
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	60b9      	str	r1, [r7, #8]
 800a17e:	607a      	str	r2, [r7, #4]
	char res = is_most_active(peak);
 800a180:	68f8      	ldr	r0, [r7, #12]
 800a182:	f7ff ff15 	bl	8009fb0 <is_most_active>
 800a186:	4603      	mov	r3, r0
 800a188:	77fb      	strb	r3, [r7, #31]
	tick1=HAL_GetTick();
 800a18a:	f7f8 fb87 	bl	800289c <HAL_GetTick>
 800a18e:	4603      	mov	r3, r0
 800a190:	4a9c      	ldr	r2, [pc, #624]	@ (800a404 <detect_step+0x290>)
 800a192:	6013      	str	r3, [r2, #0]
	switch (res) {
 800a194:	7ffb      	ldrb	r3, [r7, #31]
 800a196:	2b03      	cmp	r3, #3
 800a198:	f200 81a6 	bhi.w	800a4e8 <detect_step+0x374>
 800a19c:	a201      	add	r2, pc, #4	@ (adr r2, 800a1a4 <detect_step+0x30>)
 800a19e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1a2:	bf00      	nop
 800a1a4:	0800a1b5 	.word	0x0800a1b5
 800a1a8:	0800a1d3 	.word	0x0800a1d3
 800a1ac:	0800a2d3 	.word	0x0800a2d3
 800a1b0:	0800a3d3 	.word	0x0800a3d3
		case MOST_ACTIVE_NULL: {
			//fix
			step_uneffect++;
 800a1b4:	4b94      	ldr	r3, [pc, #592]	@ (800a408 <detect_step+0x294>)
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	b2da      	uxtb	r2, r3
 800a1bc:	4b92      	ldr	r3, [pc, #584]	@ (800a408 <detect_step+0x294>)
 800a1be:	701a      	strb	r2, [r3, #0]
			if(step_uneffect>=20)
 800a1c0:	4b91      	ldr	r3, [pc, #580]	@ (800a408 <detect_step+0x294>)
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	2b13      	cmp	r3, #19
 800a1c6:	f240 8193 	bls.w	800a4f0 <detect_step+0x37c>
			{
				params.static_state=0; //static
 800a1ca:	4b90      	ldr	r3, [pc, #576]	@ (800a40c <detect_step+0x298>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	751a      	strb	r2, [r3, #20]
			}
			break;
 800a1d0:	e18e      	b.n	800a4f0 <detect_step+0x37c>
		}
		case MOST_ACTIVE_X: {
			float threshold_x = (peak->oldmax.x + peak->oldmin.x) / 2;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	ed93 7a06 	vldr	s14, [r3, #24]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800a1de:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a1e2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800a1e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a1ea:	edc7 7a04 	vstr	s15, [r7, #16]
			if (slid->old_sample.x > threshold_x && slid->new_sample.x < threshold_x) 
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	edd3 7a03 	vldr	s15, [r3, #12]
 800a1f4:	ed97 7a04 	vldr	s14, [r7, #16]
 800a1f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a200:	d400      	bmi.n	800a204 <detect_step+0x90>
						time_r=tick1-tick2;
					}
				}
				tick2=tick1;
			}
			break;
 800a202:	e176      	b.n	800a4f2 <detect_step+0x37e>
			if (slid->old_sample.x > threshold_x && slid->new_sample.x < threshold_x) 
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	edd3 7a00 	vldr	s15, [r3]
 800a20a:	ed97 7a04 	vldr	s14, [r7, #16]
 800a20e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a216:	dc00      	bgt.n	800a21a <detect_step+0xa6>
			break;
 800a218:	e16b      	b.n	800a4f2 <detect_step+0x37e>
				if(tick1-tick2>=200&&tick1-tick2<=2000)  //0.2-2
 800a21a:	4b7a      	ldr	r3, [pc, #488]	@ (800a404 <detect_step+0x290>)
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	4b7c      	ldr	r3, [pc, #496]	@ (800a410 <detect_step+0x29c>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	1ad3      	subs	r3, r2, r3
 800a224:	2bc7      	cmp	r3, #199	@ 0xc7
 800a226:	d94f      	bls.n	800a2c8 <detect_step+0x154>
 800a228:	4b76      	ldr	r3, [pc, #472]	@ (800a404 <detect_step+0x290>)
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	4b78      	ldr	r3, [pc, #480]	@ (800a410 <detect_step+0x29c>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	1ad3      	subs	r3, r2, r3
 800a232:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a236:	d847      	bhi.n	800a2c8 <detect_step+0x154>
					if((res_old==res&&res_old!=MOST_ACTIVE_NULL)||res_old==MOST_ACTIVE_Y||res==MOST_ACTIVE_X)
 800a238:	4b76      	ldr	r3, [pc, #472]	@ (800a414 <detect_step+0x2a0>)
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	7ffa      	ldrb	r2, [r7, #31]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d103      	bne.n	800a24a <detect_step+0xd6>
 800a242:	4b74      	ldr	r3, [pc, #464]	@ (800a414 <detect_step+0x2a0>)
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d106      	bne.n	800a258 <detect_step+0xe4>
 800a24a:	4b72      	ldr	r3, [pc, #456]	@ (800a414 <detect_step+0x2a0>)
 800a24c:	781b      	ldrb	r3, [r3, #0]
 800a24e:	2b02      	cmp	r3, #2
 800a250:	d002      	beq.n	800a258 <detect_step+0xe4>
 800a252:	7ffb      	ldrb	r3, [r7, #31]
 800a254:	2b01      	cmp	r3, #1
 800a256:	d11d      	bne.n	800a294 <detect_step+0x120>
						step_uneffect=0;
 800a258:	4b6b      	ldr	r3, [pc, #428]	@ (800a408 <detect_step+0x294>)
 800a25a:	2200      	movs	r2, #0
 800a25c:	701a      	strb	r2, [r3, #0]
						step_effect++;
 800a25e:	4b6e      	ldr	r3, [pc, #440]	@ (800a418 <detect_step+0x2a4>)
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	3301      	adds	r3, #1
 800a264:	b2da      	uxtb	r2, r3
 800a266:	4b6c      	ldr	r3, [pc, #432]	@ (800a418 <detect_step+0x2a4>)
 800a268:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a26a:	4b6b      	ldr	r3, [pc, #428]	@ (800a418 <detect_step+0x2a4>)
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	2b03      	cmp	r3, #3
 800a270:	d90c      	bls.n	800a28c <detect_step+0x118>
							if(step_effect==4)
 800a272:	4b69      	ldr	r3, [pc, #420]	@ (800a418 <detect_step+0x2a4>)
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	2b04      	cmp	r3, #4
 800a278:	d104      	bne.n	800a284 <detect_step+0x110>
								step_cnt=step_cnt+4;
 800a27a:	4b68      	ldr	r3, [pc, #416]	@ (800a41c <detect_step+0x2a8>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	3304      	adds	r3, #4
 800a280:	4a66      	ldr	r2, [pc, #408]	@ (800a41c <detect_step+0x2a8>)
 800a282:	6013      	str	r3, [r2, #0]
							step_flag=1;
 800a284:	4b66      	ldr	r3, [pc, #408]	@ (800a420 <detect_step+0x2ac>)
 800a286:	2201      	movs	r2, #1
 800a288:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a28a:	e006      	b.n	800a29a <detect_step+0x126>
							step_flag=0;
 800a28c:	4b64      	ldr	r3, [pc, #400]	@ (800a420 <detect_step+0x2ac>)
 800a28e:	2200      	movs	r2, #0
 800a290:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a292:	e002      	b.n	800a29a <detect_step+0x126>
						step_effect=0;
 800a294:	4b60      	ldr	r3, [pc, #384]	@ (800a418 <detect_step+0x2a4>)
 800a296:	2200      	movs	r2, #0
 800a298:	701a      	strb	r2, [r3, #0]
					res_old=res;    
 800a29a:	4a5e      	ldr	r2, [pc, #376]	@ (800a414 <detect_step+0x2a0>)
 800a29c:	7ffb      	ldrb	r3, [r7, #31]
 800a29e:	7013      	strb	r3, [r2, #0]
					if(step_flag)   //
 800a2a0:	4b5f      	ldr	r3, [pc, #380]	@ (800a420 <detect_step+0x2ac>)
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00f      	beq.n	800a2c8 <detect_step+0x154>
						step_cnt++;
 800a2a8:	4b5c      	ldr	r3, [pc, #368]	@ (800a41c <detect_step+0x2a8>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	4a5b      	ldr	r2, [pc, #364]	@ (800a41c <detect_step+0x2a8>)
 800a2b0:	6013      	str	r3, [r2, #0]
						params.static_state=1;
 800a2b2:	4b56      	ldr	r3, [pc, #344]	@ (800a40c <detect_step+0x298>)
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	751a      	strb	r2, [r3, #20]
						time_r=tick1-tick2;
 800a2b8:	4b52      	ldr	r3, [pc, #328]	@ (800a404 <detect_step+0x290>)
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	4b54      	ldr	r3, [pc, #336]	@ (800a410 <detect_step+0x29c>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	1ad3      	subs	r3, r2, r3
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	4b57      	ldr	r3, [pc, #348]	@ (800a424 <detect_step+0x2b0>)
 800a2c6:	601a      	str	r2, [r3, #0]
				tick2=tick1;
 800a2c8:	4b4e      	ldr	r3, [pc, #312]	@ (800a404 <detect_step+0x290>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a50      	ldr	r2, [pc, #320]	@ (800a410 <detect_step+0x29c>)
 800a2ce:	6013      	str	r3, [r2, #0]
			break;
 800a2d0:	e10f      	b.n	800a4f2 <detect_step+0x37e>
		}
		case MOST_ACTIVE_Y: {
			float threshold_y = (peak->oldmax.y + peak->oldmin.y) / 2;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	ed93 7a07 	vldr	s14, [r3, #28]
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800a2de:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a2e2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800a2e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a2ea:	edc7 7a05 	vstr	s15, [r7, #20]
			if (slid->old_sample.y > threshold_y && slid->new_sample.y < threshold_y) 
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	edd3 7a04 	vldr	s15, [r3, #16]
 800a2f4:	ed97 7a05 	vldr	s14, [r7, #20]
 800a2f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a2fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a300:	d400      	bmi.n	800a304 <detect_step+0x190>
							time_r=tick1-tick2;
					}
				}
				tick2=tick1;
			}
			break;
 800a302:	e0f6      	b.n	800a4f2 <detect_step+0x37e>
			if (slid->old_sample.y > threshold_y && slid->new_sample.y < threshold_y) 
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	edd3 7a01 	vldr	s15, [r3, #4]
 800a30a:	ed97 7a05 	vldr	s14, [r7, #20]
 800a30e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a316:	dc00      	bgt.n	800a31a <detect_step+0x1a6>
			break;
 800a318:	e0eb      	b.n	800a4f2 <detect_step+0x37e>
				if(tick1-tick2>=200&&tick1-tick2<=2000)
 800a31a:	4b3a      	ldr	r3, [pc, #232]	@ (800a404 <detect_step+0x290>)
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	4b3c      	ldr	r3, [pc, #240]	@ (800a410 <detect_step+0x29c>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	1ad3      	subs	r3, r2, r3
 800a324:	2bc7      	cmp	r3, #199	@ 0xc7
 800a326:	d94f      	bls.n	800a3c8 <detect_step+0x254>
 800a328:	4b36      	ldr	r3, [pc, #216]	@ (800a404 <detect_step+0x290>)
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	4b38      	ldr	r3, [pc, #224]	@ (800a410 <detect_step+0x29c>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	1ad3      	subs	r3, r2, r3
 800a332:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a336:	d847      	bhi.n	800a3c8 <detect_step+0x254>
					if((res_old==res&&res_old!=MOST_ACTIVE_NULL)||res_old==MOST_ACTIVE_X||res==MOST_ACTIVE_Y)
 800a338:	4b36      	ldr	r3, [pc, #216]	@ (800a414 <detect_step+0x2a0>)
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	7ffa      	ldrb	r2, [r7, #31]
 800a33e:	429a      	cmp	r2, r3
 800a340:	d103      	bne.n	800a34a <detect_step+0x1d6>
 800a342:	4b34      	ldr	r3, [pc, #208]	@ (800a414 <detect_step+0x2a0>)
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d106      	bne.n	800a358 <detect_step+0x1e4>
 800a34a:	4b32      	ldr	r3, [pc, #200]	@ (800a414 <detect_step+0x2a0>)
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d002      	beq.n	800a358 <detect_step+0x1e4>
 800a352:	7ffb      	ldrb	r3, [r7, #31]
 800a354:	2b02      	cmp	r3, #2
 800a356:	d11d      	bne.n	800a394 <detect_step+0x220>
						step_uneffect=0;
 800a358:	4b2b      	ldr	r3, [pc, #172]	@ (800a408 <detect_step+0x294>)
 800a35a:	2200      	movs	r2, #0
 800a35c:	701a      	strb	r2, [r3, #0]
						step_effect++;
 800a35e:	4b2e      	ldr	r3, [pc, #184]	@ (800a418 <detect_step+0x2a4>)
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	3301      	adds	r3, #1
 800a364:	b2da      	uxtb	r2, r3
 800a366:	4b2c      	ldr	r3, [pc, #176]	@ (800a418 <detect_step+0x2a4>)
 800a368:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a36a:	4b2b      	ldr	r3, [pc, #172]	@ (800a418 <detect_step+0x2a4>)
 800a36c:	781b      	ldrb	r3, [r3, #0]
 800a36e:	2b03      	cmp	r3, #3
 800a370:	d90c      	bls.n	800a38c <detect_step+0x218>
							if(step_effect==4)
 800a372:	4b29      	ldr	r3, [pc, #164]	@ (800a418 <detect_step+0x2a4>)
 800a374:	781b      	ldrb	r3, [r3, #0]
 800a376:	2b04      	cmp	r3, #4
 800a378:	d104      	bne.n	800a384 <detect_step+0x210>
								step_cnt=step_cnt+4;
 800a37a:	4b28      	ldr	r3, [pc, #160]	@ (800a41c <detect_step+0x2a8>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	3304      	adds	r3, #4
 800a380:	4a26      	ldr	r2, [pc, #152]	@ (800a41c <detect_step+0x2a8>)
 800a382:	6013      	str	r3, [r2, #0]
							step_flag=1;
 800a384:	4b26      	ldr	r3, [pc, #152]	@ (800a420 <detect_step+0x2ac>)
 800a386:	2201      	movs	r2, #1
 800a388:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a38a:	e006      	b.n	800a39a <detect_step+0x226>
							step_flag=0;
 800a38c:	4b24      	ldr	r3, [pc, #144]	@ (800a420 <detect_step+0x2ac>)
 800a38e:	2200      	movs	r2, #0
 800a390:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a392:	e002      	b.n	800a39a <detect_step+0x226>
						step_effect=0;
 800a394:	4b20      	ldr	r3, [pc, #128]	@ (800a418 <detect_step+0x2a4>)
 800a396:	2200      	movs	r2, #0
 800a398:	701a      	strb	r2, [r3, #0]
					res_old=res;    
 800a39a:	4a1e      	ldr	r2, [pc, #120]	@ (800a414 <detect_step+0x2a0>)
 800a39c:	7ffb      	ldrb	r3, [r7, #31]
 800a39e:	7013      	strb	r3, [r2, #0]
					if(step_flag)   //
 800a3a0:	4b1f      	ldr	r3, [pc, #124]	@ (800a420 <detect_step+0x2ac>)
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00f      	beq.n	800a3c8 <detect_step+0x254>
							step_cnt++;
 800a3a8:	4b1c      	ldr	r3, [pc, #112]	@ (800a41c <detect_step+0x2a8>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	4a1b      	ldr	r2, [pc, #108]	@ (800a41c <detect_step+0x2a8>)
 800a3b0:	6013      	str	r3, [r2, #0]
							params.static_state=1;
 800a3b2:	4b16      	ldr	r3, [pc, #88]	@ (800a40c <detect_step+0x298>)
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	751a      	strb	r2, [r3, #20]
							time_r=tick1-tick2;
 800a3b8:	4b12      	ldr	r3, [pc, #72]	@ (800a404 <detect_step+0x290>)
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	4b14      	ldr	r3, [pc, #80]	@ (800a410 <detect_step+0x29c>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	1ad3      	subs	r3, r2, r3
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	4b17      	ldr	r3, [pc, #92]	@ (800a424 <detect_step+0x2b0>)
 800a3c6:	601a      	str	r2, [r3, #0]
				tick2=tick1;
 800a3c8:	4b0e      	ldr	r3, [pc, #56]	@ (800a404 <detect_step+0x290>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a10      	ldr	r2, [pc, #64]	@ (800a410 <detect_step+0x29c>)
 800a3ce:	6013      	str	r3, [r2, #0]
			break;
 800a3d0:	e08f      	b.n	800a4f2 <detect_step+0x37e>
		}
		case MOST_ACTIVE_Z: {
			float threshold_z = (peak->oldmax.z + peak->oldmin.z) / 2;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	ed93 7a08 	vldr	s14, [r3, #32]
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800a3de:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a3e2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800a3e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a3ea:	edc7 7a06 	vstr	s15, [r7, #24]
			if (slid->old_sample.z > threshold_z && slid->new_sample.z < threshold_z) 
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	edd3 7a05 	vldr	s15, [r3, #20]
 800a3f4:	ed97 7a06 	vldr	s14, [r7, #24]
 800a3f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a3fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a400:	d412      	bmi.n	800a428 <detect_step+0x2b4>
						time_r=tick1-tick2;
					}
				}
				tick2=tick1;
			}
			break;
 800a402:	e076      	b.n	800a4f2 <detect_step+0x37e>
 800a404:	20000634 	.word	0x20000634
 800a408:	2000064c 	.word	0x2000064c
 800a40c:	200002dc 	.word	0x200002dc
 800a410:	20000638 	.word	0x20000638
 800a414:	20000644 	.word	0x20000644
 800a418:	2000063d 	.word	0x2000063d
 800a41c:	20000640 	.word	0x20000640
 800a420:	2000063c 	.word	0x2000063c
 800a424:	20000648 	.word	0x20000648
			if (slid->old_sample.z > threshold_z && slid->new_sample.z < threshold_z) 
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	edd3 7a02 	vldr	s15, [r3, #8]
 800a42e:	ed97 7a06 	vldr	s14, [r7, #24]
 800a432:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a43a:	dc00      	bgt.n	800a43e <detect_step+0x2ca>
			break;
 800a43c:	e059      	b.n	800a4f2 <detect_step+0x37e>
				if(tick1-tick2>=200&&tick1-tick2<=2000)
 800a43e:	4b30      	ldr	r3, [pc, #192]	@ (800a500 <detect_step+0x38c>)
 800a440:	681a      	ldr	r2, [r3, #0]
 800a442:	4b30      	ldr	r3, [pc, #192]	@ (800a504 <detect_step+0x390>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	1ad3      	subs	r3, r2, r3
 800a448:	2bc7      	cmp	r3, #199	@ 0xc7
 800a44a:	d948      	bls.n	800a4de <detect_step+0x36a>
 800a44c:	4b2c      	ldr	r3, [pc, #176]	@ (800a500 <detect_step+0x38c>)
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	4b2c      	ldr	r3, [pc, #176]	@ (800a504 <detect_step+0x390>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	1ad3      	subs	r3, r2, r3
 800a456:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a45a:	d840      	bhi.n	800a4de <detect_step+0x36a>
					if((res_old==res&&res_old!=MOST_ACTIVE_NULL))
 800a45c:	4b2a      	ldr	r3, [pc, #168]	@ (800a508 <detect_step+0x394>)
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	7ffa      	ldrb	r2, [r7, #31]
 800a462:	429a      	cmp	r2, r3
 800a464:	d121      	bne.n	800a4aa <detect_step+0x336>
 800a466:	4b28      	ldr	r3, [pc, #160]	@ (800a508 <detect_step+0x394>)
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d01d      	beq.n	800a4aa <detect_step+0x336>
						step_uneffect=0;
 800a46e:	4b27      	ldr	r3, [pc, #156]	@ (800a50c <detect_step+0x398>)
 800a470:	2200      	movs	r2, #0
 800a472:	701a      	strb	r2, [r3, #0]
						step_effect++;
 800a474:	4b26      	ldr	r3, [pc, #152]	@ (800a510 <detect_step+0x39c>)
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	3301      	adds	r3, #1
 800a47a:	b2da      	uxtb	r2, r3
 800a47c:	4b24      	ldr	r3, [pc, #144]	@ (800a510 <detect_step+0x39c>)
 800a47e:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a480:	4b23      	ldr	r3, [pc, #140]	@ (800a510 <detect_step+0x39c>)
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	2b03      	cmp	r3, #3
 800a486:	d90c      	bls.n	800a4a2 <detect_step+0x32e>
							if(step_effect==4)
 800a488:	4b21      	ldr	r3, [pc, #132]	@ (800a510 <detect_step+0x39c>)
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	2b04      	cmp	r3, #4
 800a48e:	d104      	bne.n	800a49a <detect_step+0x326>
								step_cnt=step_cnt+4;
 800a490:	4b20      	ldr	r3, [pc, #128]	@ (800a514 <detect_step+0x3a0>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	3304      	adds	r3, #4
 800a496:	4a1f      	ldr	r2, [pc, #124]	@ (800a514 <detect_step+0x3a0>)
 800a498:	6013      	str	r3, [r2, #0]
							step_flag=1;
 800a49a:	4b1f      	ldr	r3, [pc, #124]	@ (800a518 <detect_step+0x3a4>)
 800a49c:	2201      	movs	r2, #1
 800a49e:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a4a0:	e006      	b.n	800a4b0 <detect_step+0x33c>
							step_flag=0;
 800a4a2:	4b1d      	ldr	r3, [pc, #116]	@ (800a518 <detect_step+0x3a4>)
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	701a      	strb	r2, [r3, #0]
						if(step_effect>=4)
 800a4a8:	e002      	b.n	800a4b0 <detect_step+0x33c>
						step_effect=0;
 800a4aa:	4b19      	ldr	r3, [pc, #100]	@ (800a510 <detect_step+0x39c>)
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	701a      	strb	r2, [r3, #0]
					res_old=res;    
 800a4b0:	4a15      	ldr	r2, [pc, #84]	@ (800a508 <detect_step+0x394>)
 800a4b2:	7ffb      	ldrb	r3, [r7, #31]
 800a4b4:	7013      	strb	r3, [r2, #0]
					if(step_flag)   //
 800a4b6:	4b18      	ldr	r3, [pc, #96]	@ (800a518 <detect_step+0x3a4>)
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00f      	beq.n	800a4de <detect_step+0x36a>
						step_cnt++;
 800a4be:	4b15      	ldr	r3, [pc, #84]	@ (800a514 <detect_step+0x3a0>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	4a13      	ldr	r2, [pc, #76]	@ (800a514 <detect_step+0x3a0>)
 800a4c6:	6013      	str	r3, [r2, #0]
						params.static_state=1;
 800a4c8:	4b14      	ldr	r3, [pc, #80]	@ (800a51c <detect_step+0x3a8>)
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	751a      	strb	r2, [r3, #20]
						time_r=tick1-tick2;
 800a4ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a500 <detect_step+0x38c>)
 800a4d0:	681a      	ldr	r2, [r3, #0]
 800a4d2:	4b0c      	ldr	r3, [pc, #48]	@ (800a504 <detect_step+0x390>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	461a      	mov	r2, r3
 800a4da:	4b11      	ldr	r3, [pc, #68]	@ (800a520 <detect_step+0x3ac>)
 800a4dc:	601a      	str	r2, [r3, #0]
				tick2=tick1;
 800a4de:	4b08      	ldr	r3, [pc, #32]	@ (800a500 <detect_step+0x38c>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a08      	ldr	r2, [pc, #32]	@ (800a504 <detect_step+0x390>)
 800a4e4:	6013      	str	r3, [r2, #0]
			break;
 800a4e6:	e004      	b.n	800a4f2 <detect_step+0x37e>
		}
		default: 
		{
			res_old=MOST_ACTIVE_NULL;
 800a4e8:	4b07      	ldr	r3, [pc, #28]	@ (800a508 <detect_step+0x394>)
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	701a      	strb	r2, [r3, #0]
		}break;
 800a4ee:	e000      	b.n	800a4f2 <detect_step+0x37e>
			break;
 800a4f0:	bf00      	nop
	}
	//printf("Step_Cnt=%d\n",step_cnt);   
	return step_cnt;
 800a4f2:	4b08      	ldr	r3, [pc, #32]	@ (800a514 <detect_step+0x3a0>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3720      	adds	r7, #32
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20000634 	.word	0x20000634
 800a504:	20000638 	.word	0x20000638
 800a508:	20000644 	.word	0x20000644
 800a50c:	2000064c 	.word	0x2000064c
 800a510:	2000063d 	.word	0x2000063d
 800a514:	20000640 	.word	0x20000640
 800a518:	2000063c 	.word	0x2000063c
 800a51c:	200002dc 	.word	0x200002dc
 800a520:	20000648 	.word	0x20000648

0800a524 <draw_time_str>:

// 
static pedometer_params_t last = {0xFF, 0xFFFF, 0xFFFF, 0xFFFFFFFF, -1.0f, -1.0f, 0xFF};

//  hh:mm:ss  mm:ss g_back_color 
static void draw_time_str(uint32_t time_s, uint16_t x, uint16_t y, uint8_t font) {
 800a524:	b590      	push	{r4, r7, lr}
 800a526:	b091      	sub	sp, #68	@ 0x44
 800a528:	af04      	add	r7, sp, #16
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	4608      	mov	r0, r1
 800a52e:	4611      	mov	r1, r2
 800a530:	461a      	mov	r2, r3
 800a532:	4603      	mov	r3, r0
 800a534:	817b      	strh	r3, [r7, #10]
 800a536:	460b      	mov	r3, r1
 800a538:	813b      	strh	r3, [r7, #8]
 800a53a:	4613      	mov	r3, r2
 800a53c:	71fb      	strb	r3, [r7, #7]
    char buf[16];
    uint32_t h = time_s / 3600;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	4a2b      	ldr	r2, [pc, #172]	@ (800a5f0 <draw_time_str+0xcc>)
 800a542:	fba2 2303 	umull	r2, r3, r2, r3
 800a546:	0adb      	lsrs	r3, r3, #11
 800a548:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t m = (time_s % 3600) / 60;
 800a54a:	68fa      	ldr	r2, [r7, #12]
 800a54c:	4b28      	ldr	r3, [pc, #160]	@ (800a5f0 <draw_time_str+0xcc>)
 800a54e:	fba3 1302 	umull	r1, r3, r3, r2
 800a552:	0adb      	lsrs	r3, r3, #11
 800a554:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800a558:	fb01 f303 	mul.w	r3, r1, r3
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	4a25      	ldr	r2, [pc, #148]	@ (800a5f4 <draw_time_str+0xd0>)
 800a560:	fba2 2303 	umull	r2, r3, r2, r3
 800a564:	095b      	lsrs	r3, r3, #5
 800a566:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t s = time_s % 60;
 800a568:	68fa      	ldr	r2, [r7, #12]
 800a56a:	4b22      	ldr	r3, [pc, #136]	@ (800a5f4 <draw_time_str+0xd0>)
 800a56c:	fba3 1302 	umull	r1, r3, r3, r2
 800a570:	0959      	lsrs	r1, r3, #5
 800a572:	460b      	mov	r3, r1
 800a574:	011b      	lsls	r3, r3, #4
 800a576:	1a5b      	subs	r3, r3, r1
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	1ad3      	subs	r3, r2, r3
 800a57c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (h > 0) {
 800a57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a580:	2b00      	cmp	r3, #0
 800a582:	d00b      	beq.n	800a59c <draw_time_str+0x78>
        snprintf(buf, sizeof(buf), "%02u:%02u:%02u", (unsigned)h, (unsigned)m, (unsigned)s);
 800a584:	f107 0014 	add.w	r0, r7, #20
 800a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58a:	9301      	str	r3, [sp, #4]
 800a58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58e:	9300      	str	r3, [sp, #0]
 800a590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a592:	4a19      	ldr	r2, [pc, #100]	@ (800a5f8 <draw_time_str+0xd4>)
 800a594:	2110      	movs	r1, #16
 800a596:	f000 ffc7 	bl	800b528 <sniprintf>
 800a59a:	e008      	b.n	800a5ae <draw_time_str+0x8a>
    } else {
        snprintf(buf, sizeof(buf), "%02u:%02u", (unsigned)m, (unsigned)s);
 800a59c:	f107 0014 	add.w	r0, r7, #20
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a2:	9300      	str	r3, [sp, #0]
 800a5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a6:	4a15      	ldr	r2, [pc, #84]	@ (800a5fc <draw_time_str+0xd8>)
 800a5a8:	2110      	movs	r1, #16
 800a5aa:	f000 ffbd 	bl	800b528 <sniprintf>
    }
    //  g_back_color
    lcd_fill(x, y, x + 130, y + 32, g_back_color);
 800a5ae:	897b      	ldrh	r3, [r7, #10]
 800a5b0:	3382      	adds	r3, #130	@ 0x82
 800a5b2:	b29a      	uxth	r2, r3
 800a5b4:	893b      	ldrh	r3, [r7, #8]
 800a5b6:	3320      	adds	r3, #32
 800a5b8:	b29c      	uxth	r4, r3
 800a5ba:	4b11      	ldr	r3, [pc, #68]	@ (800a600 <draw_time_str+0xdc>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	8939      	ldrh	r1, [r7, #8]
 800a5c0:	8978      	ldrh	r0, [r7, #10]
 800a5c2:	9300      	str	r3, [sp, #0]
 800a5c4:	4623      	mov	r3, r4
 800a5c6:	f7fe ff37 	bl	8009438 <lcd_fill>
    lcd_show_string(x, y, 130, 32, FONT_INFO_VAL, (uint8_t*)buf, g_point_color);
 800a5ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a604 <draw_time_str+0xe0>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	8939      	ldrh	r1, [r7, #8]
 800a5d2:	8978      	ldrh	r0, [r7, #10]
 800a5d4:	9302      	str	r3, [sp, #8]
 800a5d6:	f107 0314 	add.w	r3, r7, #20
 800a5da:	9301      	str	r3, [sp, #4]
 800a5dc:	2318      	movs	r3, #24
 800a5de:	9300      	str	r3, [sp, #0]
 800a5e0:	2320      	movs	r3, #32
 800a5e2:	2282      	movs	r2, #130	@ 0x82
 800a5e4:	f7ff f994 	bl	8009910 <lcd_show_string>
}
 800a5e8:	bf00      	nop
 800a5ea:	3734      	adds	r7, #52	@ 0x34
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd90      	pop	{r4, r7, pc}
 800a5f0:	91a2b3c5 	.word	0x91a2b3c5
 800a5f4:	88888889 	.word	0x88888889
 800a5f8:	0800da40 	.word	0x0800da40
 800a5fc:	0800da50 	.word	0x0800da50
 800a600:	20000020 	.word	0x20000020
 800a604:	2000001c 	.word	0x2000001c

0800a608 <draw_progress>:

// progress  0.0 - 1.0
static void draw_progress(float progress, uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
 800a608:	b590      	push	{r4, r7, lr}
 800a60a:	b089      	sub	sp, #36	@ 0x24
 800a60c:	af02      	add	r7, sp, #8
 800a60e:	ed87 0a03 	vstr	s0, [r7, #12]
 800a612:	4604      	mov	r4, r0
 800a614:	4608      	mov	r0, r1
 800a616:	4611      	mov	r1, r2
 800a618:	461a      	mov	r2, r3
 800a61a:	4623      	mov	r3, r4
 800a61c:	817b      	strh	r3, [r7, #10]
 800a61e:	4603      	mov	r3, r0
 800a620:	813b      	strh	r3, [r7, #8]
 800a622:	460b      	mov	r3, r1
 800a624:	80fb      	strh	r3, [r7, #6]
 800a626:	4613      	mov	r3, r2
 800a628:	80bb      	strh	r3, [r7, #4]
    if (progress < 0.0f) progress = 0.0f;
 800a62a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a62e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a636:	d502      	bpl.n	800a63e <draw_progress+0x36>
 800a638:	f04f 0300 	mov.w	r3, #0
 800a63c:	60fb      	str	r3, [r7, #12]
    if (progress > 1.0f) progress = 1.0f;
 800a63e:	edd7 7a03 	vldr	s15, [r7, #12]
 800a642:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a646:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a64e:	dd02      	ble.n	800a656 <draw_progress+0x4e>
 800a650:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800a654:	60fb      	str	r3, [r7, #12]
    //  g_g_back_color  g_g_back_color 
    //  LCD  LGRAY 
    lcd_fill(x, y, x + w, y + h, LGRAY);
 800a656:	897a      	ldrh	r2, [r7, #10]
 800a658:	88fb      	ldrh	r3, [r7, #6]
 800a65a:	4413      	add	r3, r2
 800a65c:	b29c      	uxth	r4, r3
 800a65e:	893a      	ldrh	r2, [r7, #8]
 800a660:	88bb      	ldrh	r3, [r7, #4]
 800a662:	4413      	add	r3, r2
 800a664:	b29b      	uxth	r3, r3
 800a666:	8939      	ldrh	r1, [r7, #8]
 800a668:	8978      	ldrh	r0, [r7, #10]
 800a66a:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800a66e:	9200      	str	r2, [sp, #0]
 800a670:	4622      	mov	r2, r4
 800a672:	f7fe fee1 	bl	8009438 <lcd_fill>
    uint16_t inner_w = (w > 4) ? (w - 4) : 0;
 800a676:	88fb      	ldrh	r3, [r7, #6]
 800a678:	2b04      	cmp	r3, #4
 800a67a:	bf38      	it	cc
 800a67c:	2304      	movcc	r3, #4
 800a67e:	b29b      	uxth	r3, r3
 800a680:	3b04      	subs	r3, #4
 800a682:	82fb      	strh	r3, [r7, #22]
    uint16_t fill_w = (uint16_t)(inner_w * progress + 0.5f);
 800a684:	8afb      	ldrh	r3, [r7, #22]
 800a686:	ee07 3a90 	vmov	s15, r3
 800a68a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a68e:	edd7 7a03 	vldr	s15, [r7, #12]
 800a692:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a696:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800a69a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a69e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6a2:	ee17 3a90 	vmov	r3, s15
 800a6a6:	82bb      	strh	r3, [r7, #20]
    if (fill_w > 0) {
 800a6a8:	8abb      	ldrh	r3, [r7, #20]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d018      	beq.n	800a6e0 <draw_progress+0xd8>
        //  g_point_color 
        lcd_fill(x + 2, y + 2, x + 2 + fill_w - 1, y + h - 2, g_point_color);
 800a6ae:	897b      	ldrh	r3, [r7, #10]
 800a6b0:	3302      	adds	r3, #2
 800a6b2:	b298      	uxth	r0, r3
 800a6b4:	893b      	ldrh	r3, [r7, #8]
 800a6b6:	3302      	adds	r3, #2
 800a6b8:	b299      	uxth	r1, r3
 800a6ba:	897a      	ldrh	r2, [r7, #10]
 800a6bc:	8abb      	ldrh	r3, [r7, #20]
 800a6be:	4413      	add	r3, r2
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	b29c      	uxth	r4, r3
 800a6c6:	893a      	ldrh	r2, [r7, #8]
 800a6c8:	88bb      	ldrh	r3, [r7, #4]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	3b02      	subs	r3, #2
 800a6d0:	b29a      	uxth	r2, r3
 800a6d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a70c <draw_progress+0x104>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	9300      	str	r3, [sp, #0]
 800a6d8:	4613      	mov	r3, r2
 800a6da:	4622      	mov	r2, r4
 800a6dc:	f7fe feac 	bl	8009438 <lcd_fill>
    }
    lcd_draw_rectangle(x, y, x + w, y + h, g_point_color);
 800a6e0:	897a      	ldrh	r2, [r7, #10]
 800a6e2:	88fb      	ldrh	r3, [r7, #6]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	b29c      	uxth	r4, r3
 800a6e8:	893a      	ldrh	r2, [r7, #8]
 800a6ea:	88bb      	ldrh	r3, [r7, #4]
 800a6ec:	4413      	add	r3, r2
 800a6ee:	b29a      	uxth	r2, r3
 800a6f0:	4b06      	ldr	r3, [pc, #24]	@ (800a70c <draw_progress+0x104>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	8939      	ldrh	r1, [r7, #8]
 800a6f8:	8978      	ldrh	r0, [r7, #10]
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	4613      	mov	r3, r2
 800a6fe:	4622      	mov	r2, r4
 800a700:	f7fe ff5d 	bl	80095be <lcd_draw_rectangle>
}
 800a704:	bf00      	nop
 800a706:	371c      	adds	r7, #28
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd90      	pop	{r4, r7, pc}
 800a70c:	2000001c 	.word	0x2000001c

0800a710 <show_centered_int>:

// 
static void show_centered_int(uint16_t center_x, uint16_t y, uint32_t value, uint8_t digits, uint8_t font) {
 800a710:	b580      	push	{r7, lr}
 800a712:	b08c      	sub	sp, #48	@ 0x30
 800a714:	af02      	add	r7, sp, #8
 800a716:	60ba      	str	r2, [r7, #8]
 800a718:	461a      	mov	r2, r3
 800a71a:	4603      	mov	r3, r0
 800a71c:	81fb      	strh	r3, [r7, #14]
 800a71e:	460b      	mov	r3, r1
 800a720:	81bb      	strh	r3, [r7, #12]
 800a722:	4613      	mov	r3, r2
 800a724:	71fb      	strb	r3, [r7, #7]
    char buf[16];
    snprintf(buf, sizeof(buf), "%u", (unsigned)value);
 800a726:	f107 0014 	add.w	r0, r7, #20
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	4a21      	ldr	r2, [pc, #132]	@ (800a7b4 <show_centered_int+0xa4>)
 800a72e:	2110      	movs	r1, #16
 800a730:	f000 fefa 	bl	800b528 <sniprintf>
    //  * font * 0.6 ()
    uint16_t est_w = (uint16_t)(strlen(buf) * (font * 0.6f));
 800a734:	f107 0314 	add.w	r3, r7, #20
 800a738:	4618      	mov	r0, r3
 800a73a:	f7f5 fd99 	bl	8000270 <strlen>
 800a73e:	ee07 0a90 	vmov	s15, r0
 800a742:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a746:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800a74a:	ee07 3a90 	vmov	s15, r3
 800a74e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a752:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800a7b8 <show_centered_int+0xa8>
 800a756:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a75a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a75e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a762:	ee17 3a90 	vmov	r3, s15
 800a766:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t x = (center_x > est_w/2) ? (center_x - est_w/2) : 0;
 800a768:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a76a:	085b      	lsrs	r3, r3, #1
 800a76c:	b29b      	uxth	r3, r3
 800a76e:	89fa      	ldrh	r2, [r7, #14]
 800a770:	429a      	cmp	r2, r3
 800a772:	d906      	bls.n	800a782 <show_centered_int+0x72>
 800a774:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a776:	085b      	lsrs	r3, r3, #1
 800a778:	b29b      	uxth	r3, r3
 800a77a:	89fa      	ldrh	r2, [r7, #14]
 800a77c:	1ad3      	subs	r3, r2, r3
 800a77e:	b29b      	uxth	r3, r3
 800a780:	e000      	b.n	800a784 <show_centered_int+0x74>
 800a782:	2300      	movs	r3, #0
 800a784:	84bb      	strh	r3, [r7, #36]	@ 0x24
    //  g_point_color 
    g_point_color = g_point_color; // 
 800a786:	4b0d      	ldr	r3, [pc, #52]	@ (800a7bc <show_centered_int+0xac>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a0c      	ldr	r2, [pc, #48]	@ (800a7bc <show_centered_int+0xac>)
 800a78c:	6013      	str	r3, [r2, #0]
    lcd_show_num(x, y, value, digits, font, g_point_color);
 800a78e:	4b0b      	ldr	r3, [pc, #44]	@ (800a7bc <show_centered_int+0xac>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	b29b      	uxth	r3, r3
 800a794:	79fa      	ldrb	r2, [r7, #7]
 800a796:	89b9      	ldrh	r1, [r7, #12]
 800a798:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 800a79a:	9301      	str	r3, [sp, #4]
 800a79c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800a7a0:	9300      	str	r3, [sp, #0]
 800a7a2:	4613      	mov	r3, r2
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	f7ff f83b 	bl	8009820 <lcd_show_num>
}
 800a7aa:	bf00      	nop
 800a7ac:	3728      	adds	r7, #40	@ 0x28
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop
 800a7b4:	0800da5c 	.word	0x0800da5c
 800a7b8:	3f19999a 	.word	0x3f19999a
 800a7bc:	2000001c 	.word	0x2000001c

0800a7c0 <PedometerUI_Update>:
        last.speed = -1.0f;
    last.static_state = 0xFF;
}

// 
void PedometerUI_Update(const pedometer_params_t *p) {
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b092      	sub	sp, #72	@ 0x48
 800a7c4:	af04      	add	r7, sp, #16
 800a7c6:	6078      	str	r0, [r7, #4]
    if (!p) return;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	f000 8180 	beq.w	800aad0 <PedometerUI_Update+0x310>

    // START/STOP
    if (p->start_flag != last.start_flag) {
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	781a      	ldrb	r2, [r3, #0]
 800a7d4:	4b1e      	ldr	r3, [pc, #120]	@ (800a850 <PedometerUI_Update+0x90>)
 800a7d6:	781b      	ldrb	r3, [r3, #0]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d05b      	beq.n	800a894 <PedometerUI_Update+0xd4>
        lcd_fill(SCREEN_W - 120, 12, SCREEN_W - 8, 56, DARKBLUE);
 800a7dc:	f240 13cf 	movw	r3, #463	@ 0x1cf
 800a7e0:	9300      	str	r3, [sp, #0]
 800a7e2:	2338      	movs	r3, #56	@ 0x38
 800a7e4:	f44f 72ec 	mov.w	r2, #472	@ 0x1d8
 800a7e8:	210c      	movs	r1, #12
 800a7ea:	f44f 70b4 	mov.w	r0, #360	@ 0x168
 800a7ee:	f7fe fe23 	bl	8009438 <lcd_fill>
        if (p->start_flag==1) 
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	781b      	ldrb	r3, [r3, #0]
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	d116      	bne.n	800a828 <PedometerUI_Update+0x68>
				{
					 g_point_color=GREEN;
 800a7fa:	4b16      	ldr	r3, [pc, #88]	@ (800a854 <PedometerUI_Update+0x94>)
 800a7fc:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800a800:	601a      	str	r2, [r3, #0]
					 lcd_show_string(SCREEN_W - 115, 18, 105, 30, FONT_LABEL, (uint8_t*)"Running", g_point_color);
 800a802:	4b14      	ldr	r3, [pc, #80]	@ (800a854 <PedometerUI_Update+0x94>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	b29b      	uxth	r3, r3
 800a808:	9302      	str	r3, [sp, #8]
 800a80a:	4b13      	ldr	r3, [pc, #76]	@ (800a858 <PedometerUI_Update+0x98>)
 800a80c:	9301      	str	r3, [sp, #4]
 800a80e:	2318      	movs	r3, #24
 800a810:	9300      	str	r3, [sp, #0]
 800a812:	231e      	movs	r3, #30
 800a814:	2269      	movs	r2, #105	@ 0x69
 800a816:	2112      	movs	r1, #18
 800a818:	f240 106d 	movw	r0, #365	@ 0x16d
 800a81c:	f7ff f878 	bl	8009910 <lcd_show_string>
					 g_point_color=BLACK;
 800a820:	4b0c      	ldr	r3, [pc, #48]	@ (800a854 <PedometerUI_Update+0x94>)
 800a822:	2200      	movs	r2, #0
 800a824:	601a      	str	r2, [r3, #0]
 800a826:	e031      	b.n	800a88c <PedometerUI_Update+0xcc>
        } 
				else if (p->start_flag==0)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	781b      	ldrb	r3, [r3, #0]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d117      	bne.n	800a860 <PedometerUI_Update+0xa0>
				{
           lcd_show_string(SCREEN_W - 115, 18, 105, 30, FONT_LABEL, (uint8_t*)"Stopped", g_point_color);
 800a830:	4b08      	ldr	r3, [pc, #32]	@ (800a854 <PedometerUI_Update+0x94>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	b29b      	uxth	r3, r3
 800a836:	9302      	str	r3, [sp, #8]
 800a838:	4b08      	ldr	r3, [pc, #32]	@ (800a85c <PedometerUI_Update+0x9c>)
 800a83a:	9301      	str	r3, [sp, #4]
 800a83c:	2318      	movs	r3, #24
 800a83e:	9300      	str	r3, [sp, #0]
 800a840:	231e      	movs	r3, #30
 800a842:	2269      	movs	r2, #105	@ 0x69
 800a844:	2112      	movs	r1, #18
 800a846:	f240 106d 	movw	r0, #365	@ 0x16d
 800a84a:	f7ff f861 	bl	8009910 <lcd_show_string>
 800a84e:	e01d      	b.n	800a88c <PedometerUI_Update+0xcc>
 800a850:	20000024 	.word	0x20000024
 800a854:	2000001c 	.word	0x2000001c
 800a858:	0800dac0 	.word	0x0800dac0
 800a85c:	0800da6c 	.word	0x0800da6c
        }
				else 
				{
					g_point_color=RED;
 800a860:	4b9d      	ldr	r3, [pc, #628]	@ (800aad8 <PedometerUI_Update+0x318>)
 800a862:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a866:	601a      	str	r2, [r3, #0]
					lcd_show_string(SCREEN_W - 115, 18, 105, 30, FONT_LABEL, (uint8_t*)"Finish!", g_point_color);
 800a868:	4b9b      	ldr	r3, [pc, #620]	@ (800aad8 <PedometerUI_Update+0x318>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	9302      	str	r3, [sp, #8]
 800a870:	4b9a      	ldr	r3, [pc, #616]	@ (800aadc <PedometerUI_Update+0x31c>)
 800a872:	9301      	str	r3, [sp, #4]
 800a874:	2318      	movs	r3, #24
 800a876:	9300      	str	r3, [sp, #0]
 800a878:	231e      	movs	r3, #30
 800a87a:	2269      	movs	r2, #105	@ 0x69
 800a87c:	2112      	movs	r1, #18
 800a87e:	f240 106d 	movw	r0, #365	@ 0x16d
 800a882:	f7ff f845 	bl	8009910 <lcd_show_string>
					g_point_color=BLACK;
 800a886:	4b94      	ldr	r3, [pc, #592]	@ (800aad8 <PedometerUI_Update+0x318>)
 800a888:	2200      	movs	r2, #0
 800a88a:	601a      	str	r2, [r3, #0]
				}
        last.start_flag = p->start_flag;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	781a      	ldrb	r2, [r3, #0]
 800a890:	4b93      	ldr	r3, [pc, #588]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a892:	701a      	strb	r2, [r3, #0]
    }

    //  -> 
    if (p->step_count != last.step_count || p->step_max != last.step_max) {
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	885a      	ldrh	r2, [r3, #2]
 800a898:	4b91      	ldr	r3, [pc, #580]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a89a:	885b      	ldrh	r3, [r3, #2]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d105      	bne.n	800a8ac <PedometerUI_Update+0xec>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	889a      	ldrh	r2, [r3, #4]
 800a8a4:	4b8e      	ldr	r3, [pc, #568]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a8a6:	889b      	ldrh	r3, [r3, #4]
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d062      	beq.n	800a972 <PedometerUI_Update+0x1b2>
        // 
        lcd_fill(ERASE_STEPS_LEFT, ERASE_STEPS_TOP, ERASE_STEPS_RIGHT, ERASE_STEPS_BOTTOM, g_back_color);
 800a8ac:	4b8d      	ldr	r3, [pc, #564]	@ (800aae4 <PedometerUI_Update+0x324>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	9300      	str	r3, [sp, #0]
 800a8b2:	239a      	movs	r3, #154	@ 0x9a
 800a8b4:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800a8b8:	2164      	movs	r1, #100	@ 0x64
 800a8ba:	2023      	movs	r0, #35	@ 0x23
 800a8bc:	f7fe fdbc 	bl	8009438 <lcd_fill>
        //  g_point_color
        show_centered_int(STEPS_CENTER_X, STEPS_BIG_Y, p->step_count, 6, FONT_STEPS);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	885b      	ldrh	r3, [r3, #2]
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	2318      	movs	r3, #24
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	2306      	movs	r3, #6
 800a8cc:	2168      	movs	r1, #104	@ 0x68
 800a8ce:	20f0      	movs	r0, #240	@ 0xf0
 800a8d0:	f7ff ff1e 	bl	800a710 <show_centered_int>

        //  current / goal
        char smallbuf[32];
        snprintf(smallbuf, sizeof(smallbuf), "%u / %u", (unsigned)p->step_count, (unsigned)p->step_max);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	885b      	ldrh	r3, [r3, #2]
 800a8d8:	461a      	mov	r2, r3
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	889b      	ldrh	r3, [r3, #4]
 800a8de:	f107 000c 	add.w	r0, r7, #12
 800a8e2:	9300      	str	r3, [sp, #0]
 800a8e4:	4613      	mov	r3, r2
 800a8e6:	4a80      	ldr	r2, [pc, #512]	@ (800aae8 <PedometerUI_Update+0x328>)
 800a8e8:	2120      	movs	r1, #32
 800a8ea:	f000 fe1d 	bl	800b528 <sniprintf>
        lcd_fill(35, STEPS_SMALL_Y - 2, SCREEN_W - 35, STEPS_SMALL_Y + 30, g_back_color);
 800a8ee:	4b7d      	ldr	r3, [pc, #500]	@ (800aae4 <PedometerUI_Update+0x324>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	9300      	str	r3, [sp, #0]
 800a8f4:	23b8      	movs	r3, #184	@ 0xb8
 800a8f6:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800a8fa:	2198      	movs	r1, #152	@ 0x98
 800a8fc:	2023      	movs	r0, #35	@ 0x23
 800a8fe:	f7fe fd9b 	bl	8009438 <lcd_fill>
    lcd_show_string(35, STEPS_SMALL_Y, 410, 28, FONT_STEPS_SMALL, (uint8_t**)smallbuf, g_point_color);
 800a902:	4b75      	ldr	r3, [pc, #468]	@ (800aad8 <PedometerUI_Update+0x318>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	b29b      	uxth	r3, r3
 800a908:	9302      	str	r3, [sp, #8]
 800a90a:	f107 030c 	add.w	r3, r7, #12
 800a90e:	9301      	str	r3, [sp, #4]
 800a910:	2318      	movs	r3, #24
 800a912:	9300      	str	r3, [sp, #0]
 800a914:	231c      	movs	r3, #28
 800a916:	f44f 72cd 	mov.w	r2, #410	@ 0x19a
 800a91a:	219a      	movs	r1, #154	@ 0x9a
 800a91c:	2023      	movs	r0, #35	@ 0x23
 800a91e:	f7fe fff7 	bl	8009910 <lcd_show_string>

        //  g_point_color
        float prog = 0.0f;
 800a922:	f04f 0300 	mov.w	r3, #0
 800a926:	637b      	str	r3, [r7, #52]	@ 0x34
        if (p->step_max > 0) prog = (float)p->step_count / (float)p->step_max;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	889b      	ldrh	r3, [r3, #4]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d00f      	beq.n	800a950 <PedometerUI_Update+0x190>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	885b      	ldrh	r3, [r3, #2]
 800a934:	ee07 3a90 	vmov	s15, r3
 800a938:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	889b      	ldrh	r3, [r3, #4]
 800a940:	ee07 3a90 	vmov	s15, r3
 800a944:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a948:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a94c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        draw_progress(prog, PROG_X, PROG_Y, PROG_W, PROG_H);
 800a950:	231c      	movs	r3, #28
 800a952:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a956:	21d4      	movs	r1, #212	@ 0xd4
 800a958:	2028      	movs	r0, #40	@ 0x28
 800a95a:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800a95e:	f7ff fe53 	bl	800a608 <draw_progress>

        last.step_count = p->step_count;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	885a      	ldrh	r2, [r3, #2]
 800a966:	4b5e      	ldr	r3, [pc, #376]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a968:	805a      	strh	r2, [r3, #2]
        last.step_max = p->step_max;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	889a      	ldrh	r2, [r3, #4]
 800a96e:	4b5c      	ldr	r3, [pc, #368]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a970:	809a      	strh	r2, [r3, #4]
    }

    // 
    if (p->time_s != last.time_s) {
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	689a      	ldr	r2, [r3, #8]
 800a976:	4b5a      	ldr	r3, [pc, #360]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a978:	689b      	ldr	r3, [r3, #8]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d00c      	beq.n	800a998 <PedometerUI_Update+0x1d8>
        draw_time_str(p->time_s, INFO_VALUE_X, INFO_LINE0_Y, FONT_INFO_VAL);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6898      	ldr	r0, [r3, #8]
 800a982:	2318      	movs	r3, #24
 800a984:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800a988:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 800a98c:	f7ff fdca 	bl	800a524 <draw_time_str>
        last.time_s = p->time_s;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	4a52      	ldr	r2, [pc, #328]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a996:	6093      	str	r3, [r2, #8]
    }

    // 
    if (p->calories != last.calories) {
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	ed93 7a03 	vldr	s14, [r3, #12]
 800a99e:	4b50      	ldr	r3, [pc, #320]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a9a0:	edd3 7a03 	vldr	s15, [r3, #12]
 800a9a4:	eeb4 7a67 	vcmp.f32	s14, s15
 800a9a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9ac:	d021      	beq.n	800a9f2 <PedometerUI_Update+0x232>
        uint16_t colx = INFO_VALUE_X;
 800a9ae:	f44f 73aa 	mov.w	r3, #340	@ 0x154
 800a9b2:	867b      	strh	r3, [r7, #50]	@ 0x32
        lcd_fill(colx, INFO_LINE1_Y, colx + INFO_VAL_W, INFO_LINE1_Y + ERASE_INFO_VAL_H, g_back_color);
 800a9b4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a9b6:	3378      	adds	r3, #120	@ 0x78
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	4b4a      	ldr	r3, [pc, #296]	@ (800aae4 <PedometerUI_Update+0x324>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 800a9c0:	9300      	str	r3, [sp, #0]
 800a9c2:	f44f 73a3 	mov.w	r3, #326	@ 0x146
 800a9c6:	f44f 7193 	mov.w	r1, #294	@ 0x126
 800a9ca:	f7fe fd35 	bl	8009438 <lcd_fill>
        lcd_show_float(colx, INFO_LINE1_Y, p->calories, INFO_VAL_W, FONT_INFO_VAL, 24);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	edd3 7a03 	vldr	s15, [r3, #12]
 800a9d4:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 800a9d6:	2318      	movs	r3, #24
 800a9d8:	9300      	str	r3, [sp, #0]
 800a9da:	2318      	movs	r3, #24
 800a9dc:	2278      	movs	r2, #120	@ 0x78
 800a9de:	eeb0 0a67 	vmov.f32	s0, s15
 800a9e2:	f44f 7193 	mov.w	r1, #294	@ 0x126
 800a9e6:	f7fe ffe3 	bl	80099b0 <lcd_show_float>
        last.calories = p->calories;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	68db      	ldr	r3, [r3, #12]
 800a9ee:	4a3c      	ldr	r2, [pc, #240]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a9f0:	60d3      	str	r3, [r2, #12]
    }

    // m/s
    if (p->speed != last.speed) {
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	ed93 7a04 	vldr	s14, [r3, #16]
 800a9f8:	4b39      	ldr	r3, [pc, #228]	@ (800aae0 <PedometerUI_Update+0x320>)
 800a9fa:	edd3 7a04 	vldr	s15, [r3, #16]
 800a9fe:	eeb4 7a67 	vcmp.f32	s14, s15
 800aa02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa06:	d021      	beq.n	800aa4c <PedometerUI_Update+0x28c>
        uint16_t colx = INFO_VALUE_X;
 800aa08:	f44f 73aa 	mov.w	r3, #340	@ 0x154
 800aa0c:	863b      	strh	r3, [r7, #48]	@ 0x30
        lcd_fill(colx, INFO_LINE2_Y, colx + INFO_VAL_W, INFO_LINE2_Y + ERASE_INFO_VAL_H, g_back_color);
 800aa0e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800aa10:	3378      	adds	r3, #120	@ 0x78
 800aa12:	b29a      	uxth	r2, r3
 800aa14:	4b33      	ldr	r3, [pc, #204]	@ (800aae4 <PedometerUI_Update+0x324>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	8e38      	ldrh	r0, [r7, #48]	@ 0x30
 800aa1a:	9300      	str	r3, [sp, #0]
 800aa1c:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 800aa20:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800aa24:	f7fe fd08 	bl	8009438 <lcd_fill>
        lcd_show_float(colx, INFO_LINE2_Y, p->speed, INFO_VAL_W, FONT_INFO_VAL, 24);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	edd3 7a04 	vldr	s15, [r3, #16]
 800aa2e:	8e38      	ldrh	r0, [r7, #48]	@ 0x30
 800aa30:	2318      	movs	r3, #24
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	2318      	movs	r3, #24
 800aa36:	2278      	movs	r2, #120	@ 0x78
 800aa38:	eeb0 0a67 	vmov.f32	s0, s15
 800aa3c:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800aa40:	f7fe ffb6 	bl	80099b0 <lcd_show_float>
        last.speed = p->speed;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	691b      	ldr	r3, [r3, #16]
 800aa48:	4a25      	ldr	r2, [pc, #148]	@ (800aae0 <PedometerUI_Update+0x320>)
 800aa4a:	6113      	str	r3, [r2, #16]
    }

    //  /  
    if (p->static_state != last.static_state) {
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	7d1a      	ldrb	r2, [r3, #20]
 800aa50:	4b23      	ldr	r3, [pc, #140]	@ (800aae0 <PedometerUI_Update+0x320>)
 800aa52:	7d1b      	ldrb	r3, [r3, #20]
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d03c      	beq.n	800aad2 <PedometerUI_Update+0x312>
        uint16_t colx = INFO_VALUE_X;
 800aa58:	f44f 73aa 	mov.w	r3, #340	@ 0x154
 800aa5c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        lcd_fill(colx, INFO_LINE3_Y, colx + INFO_VAL_W, INFO_LINE3_Y + ERASE_INFO_VAL_H, g_back_color);
 800aa5e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800aa60:	3378      	adds	r3, #120	@ 0x78
 800aa62:	b29a      	uxth	r2, r3
 800aa64:	4b1f      	ldr	r3, [pc, #124]	@ (800aae4 <PedometerUI_Update+0x324>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	8df8      	ldrh	r0, [r7, #46]	@ 0x2e
 800aa6a:	9300      	str	r3, [sp, #0]
 800aa6c:	f44f 73c7 	mov.w	r3, #398	@ 0x18e
 800aa70:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800aa74:	f7fe fce0 	bl	8009438 <lcd_fill>
        if (p->static_state==0) 
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	7d1b      	ldrb	r3, [r3, #20]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d10f      	bne.n	800aaa0 <PedometerUI_Update+0x2e0>
				{
            lcd_show_string(colx, INFO_LINE3_Y, INFO_VAL_W, ERASE_INFO_VAL_H, FONT_INFO_VAL, (uint8_t*)"Static", g_point_color);
 800aa80:	4b15      	ldr	r3, [pc, #84]	@ (800aad8 <PedometerUI_Update+0x318>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	8df8      	ldrh	r0, [r7, #46]	@ 0x2e
 800aa88:	9302      	str	r3, [sp, #8]
 800aa8a:	4b18      	ldr	r3, [pc, #96]	@ (800aaec <PedometerUI_Update+0x32c>)
 800aa8c:	9301      	str	r3, [sp, #4]
 800aa8e:	2318      	movs	r3, #24
 800aa90:	9300      	str	r3, [sp, #0]
 800aa92:	2320      	movs	r3, #32
 800aa94:	2278      	movs	r2, #120	@ 0x78
 800aa96:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800aa9a:	f7fe ff39 	bl	8009910 <lcd_show_string>
 800aa9e:	e012      	b.n	800aac6 <PedometerUI_Update+0x306>
        } 
				else if(p->static_state==1)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	7d1b      	ldrb	r3, [r3, #20]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d10e      	bne.n	800aac6 <PedometerUI_Update+0x306>
				{
            lcd_show_string(colx, INFO_LINE3_Y, INFO_VAL_W, ERASE_INFO_VAL_H, FONT_INFO_VAL, (uint8_t*)"Moving", g_point_color);
 800aaa8:	4b0b      	ldr	r3, [pc, #44]	@ (800aad8 <PedometerUI_Update+0x318>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	8df8      	ldrh	r0, [r7, #46]	@ 0x2e
 800aab0:	9302      	str	r3, [sp, #8]
 800aab2:	4b0f      	ldr	r3, [pc, #60]	@ (800aaf0 <PedometerUI_Update+0x330>)
 800aab4:	9301      	str	r3, [sp, #4]
 800aab6:	2318      	movs	r3, #24
 800aab8:	9300      	str	r3, [sp, #0]
 800aaba:	2320      	movs	r3, #32
 800aabc:	2278      	movs	r2, #120	@ 0x78
 800aabe:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800aac2:	f7fe ff25 	bl	8009910 <lcd_show_string>
        }
        last.static_state = p->static_state;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	7d1a      	ldrb	r2, [r3, #20]
 800aaca:	4b05      	ldr	r3, [pc, #20]	@ (800aae0 <PedometerUI_Update+0x320>)
 800aacc:	751a      	strb	r2, [r3, #20]
 800aace:	e000      	b.n	800aad2 <PedometerUI_Update+0x312>
    if (!p) return;
 800aad0:	bf00      	nop
    }
}
 800aad2:	3738      	adds	r7, #56	@ 0x38
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	2000001c 	.word	0x2000001c
 800aadc:	0800dac8 	.word	0x0800dac8
 800aae0:	20000024 	.word	0x20000024
 800aae4:	20000020 	.word	0x20000020
 800aae8:	0800dad0 	.word	0x0800dad0
 800aaec:	0800dab8 	.word	0x0800dab8
 800aaf0:	0800dad8 	.word	0x0800dad8

0800aaf4 <__cvt>:
 800aaf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf8:	ec57 6b10 	vmov	r6, r7, d0
 800aafc:	2f00      	cmp	r7, #0
 800aafe:	460c      	mov	r4, r1
 800ab00:	4619      	mov	r1, r3
 800ab02:	463b      	mov	r3, r7
 800ab04:	bfbb      	ittet	lt
 800ab06:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ab0a:	461f      	movlt	r7, r3
 800ab0c:	2300      	movge	r3, #0
 800ab0e:	232d      	movlt	r3, #45	@ 0x2d
 800ab10:	700b      	strb	r3, [r1, #0]
 800ab12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab14:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ab18:	4691      	mov	r9, r2
 800ab1a:	f023 0820 	bic.w	r8, r3, #32
 800ab1e:	bfbc      	itt	lt
 800ab20:	4632      	movlt	r2, r6
 800ab22:	4616      	movlt	r6, r2
 800ab24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab28:	d005      	beq.n	800ab36 <__cvt+0x42>
 800ab2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ab2e:	d100      	bne.n	800ab32 <__cvt+0x3e>
 800ab30:	3401      	adds	r4, #1
 800ab32:	2102      	movs	r1, #2
 800ab34:	e000      	b.n	800ab38 <__cvt+0x44>
 800ab36:	2103      	movs	r1, #3
 800ab38:	ab03      	add	r3, sp, #12
 800ab3a:	9301      	str	r3, [sp, #4]
 800ab3c:	ab02      	add	r3, sp, #8
 800ab3e:	9300      	str	r3, [sp, #0]
 800ab40:	ec47 6b10 	vmov	d0, r6, r7
 800ab44:	4653      	mov	r3, sl
 800ab46:	4622      	mov	r2, r4
 800ab48:	f000 feb2 	bl	800b8b0 <_dtoa_r>
 800ab4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ab50:	4605      	mov	r5, r0
 800ab52:	d119      	bne.n	800ab88 <__cvt+0x94>
 800ab54:	f019 0f01 	tst.w	r9, #1
 800ab58:	d00e      	beq.n	800ab78 <__cvt+0x84>
 800ab5a:	eb00 0904 	add.w	r9, r0, r4
 800ab5e:	2200      	movs	r2, #0
 800ab60:	2300      	movs	r3, #0
 800ab62:	4630      	mov	r0, r6
 800ab64:	4639      	mov	r1, r7
 800ab66:	f7f5 ffaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab6a:	b108      	cbz	r0, 800ab70 <__cvt+0x7c>
 800ab6c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab70:	2230      	movs	r2, #48	@ 0x30
 800ab72:	9b03      	ldr	r3, [sp, #12]
 800ab74:	454b      	cmp	r3, r9
 800ab76:	d31e      	bcc.n	800abb6 <__cvt+0xc2>
 800ab78:	9b03      	ldr	r3, [sp, #12]
 800ab7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab7c:	1b5b      	subs	r3, r3, r5
 800ab7e:	4628      	mov	r0, r5
 800ab80:	6013      	str	r3, [r2, #0]
 800ab82:	b004      	add	sp, #16
 800ab84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab8c:	eb00 0904 	add.w	r9, r0, r4
 800ab90:	d1e5      	bne.n	800ab5e <__cvt+0x6a>
 800ab92:	7803      	ldrb	r3, [r0, #0]
 800ab94:	2b30      	cmp	r3, #48	@ 0x30
 800ab96:	d10a      	bne.n	800abae <__cvt+0xba>
 800ab98:	2200      	movs	r2, #0
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	4630      	mov	r0, r6
 800ab9e:	4639      	mov	r1, r7
 800aba0:	f7f5 ff92 	bl	8000ac8 <__aeabi_dcmpeq>
 800aba4:	b918      	cbnz	r0, 800abae <__cvt+0xba>
 800aba6:	f1c4 0401 	rsb	r4, r4, #1
 800abaa:	f8ca 4000 	str.w	r4, [sl]
 800abae:	f8da 3000 	ldr.w	r3, [sl]
 800abb2:	4499      	add	r9, r3
 800abb4:	e7d3      	b.n	800ab5e <__cvt+0x6a>
 800abb6:	1c59      	adds	r1, r3, #1
 800abb8:	9103      	str	r1, [sp, #12]
 800abba:	701a      	strb	r2, [r3, #0]
 800abbc:	e7d9      	b.n	800ab72 <__cvt+0x7e>

0800abbe <__exponent>:
 800abbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abc0:	2900      	cmp	r1, #0
 800abc2:	bfba      	itte	lt
 800abc4:	4249      	neglt	r1, r1
 800abc6:	232d      	movlt	r3, #45	@ 0x2d
 800abc8:	232b      	movge	r3, #43	@ 0x2b
 800abca:	2909      	cmp	r1, #9
 800abcc:	7002      	strb	r2, [r0, #0]
 800abce:	7043      	strb	r3, [r0, #1]
 800abd0:	dd29      	ble.n	800ac26 <__exponent+0x68>
 800abd2:	f10d 0307 	add.w	r3, sp, #7
 800abd6:	461d      	mov	r5, r3
 800abd8:	270a      	movs	r7, #10
 800abda:	461a      	mov	r2, r3
 800abdc:	fbb1 f6f7 	udiv	r6, r1, r7
 800abe0:	fb07 1416 	mls	r4, r7, r6, r1
 800abe4:	3430      	adds	r4, #48	@ 0x30
 800abe6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800abea:	460c      	mov	r4, r1
 800abec:	2c63      	cmp	r4, #99	@ 0x63
 800abee:	f103 33ff 	add.w	r3, r3, #4294967295
 800abf2:	4631      	mov	r1, r6
 800abf4:	dcf1      	bgt.n	800abda <__exponent+0x1c>
 800abf6:	3130      	adds	r1, #48	@ 0x30
 800abf8:	1e94      	subs	r4, r2, #2
 800abfa:	f803 1c01 	strb.w	r1, [r3, #-1]
 800abfe:	1c41      	adds	r1, r0, #1
 800ac00:	4623      	mov	r3, r4
 800ac02:	42ab      	cmp	r3, r5
 800ac04:	d30a      	bcc.n	800ac1c <__exponent+0x5e>
 800ac06:	f10d 0309 	add.w	r3, sp, #9
 800ac0a:	1a9b      	subs	r3, r3, r2
 800ac0c:	42ac      	cmp	r4, r5
 800ac0e:	bf88      	it	hi
 800ac10:	2300      	movhi	r3, #0
 800ac12:	3302      	adds	r3, #2
 800ac14:	4403      	add	r3, r0
 800ac16:	1a18      	subs	r0, r3, r0
 800ac18:	b003      	add	sp, #12
 800ac1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac1c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac20:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ac24:	e7ed      	b.n	800ac02 <__exponent+0x44>
 800ac26:	2330      	movs	r3, #48	@ 0x30
 800ac28:	3130      	adds	r1, #48	@ 0x30
 800ac2a:	7083      	strb	r3, [r0, #2]
 800ac2c:	70c1      	strb	r1, [r0, #3]
 800ac2e:	1d03      	adds	r3, r0, #4
 800ac30:	e7f1      	b.n	800ac16 <__exponent+0x58>
	...

0800ac34 <_printf_float>:
 800ac34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac38:	b08d      	sub	sp, #52	@ 0x34
 800ac3a:	460c      	mov	r4, r1
 800ac3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ac40:	4616      	mov	r6, r2
 800ac42:	461f      	mov	r7, r3
 800ac44:	4605      	mov	r5, r0
 800ac46:	f000 fd25 	bl	800b694 <_localeconv_r>
 800ac4a:	6803      	ldr	r3, [r0, #0]
 800ac4c:	9304      	str	r3, [sp, #16]
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f7f5 fb0e 	bl	8000270 <strlen>
 800ac54:	2300      	movs	r3, #0
 800ac56:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac58:	f8d8 3000 	ldr.w	r3, [r8]
 800ac5c:	9005      	str	r0, [sp, #20]
 800ac5e:	3307      	adds	r3, #7
 800ac60:	f023 0307 	bic.w	r3, r3, #7
 800ac64:	f103 0208 	add.w	r2, r3, #8
 800ac68:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ac6c:	f8d4 b000 	ldr.w	fp, [r4]
 800ac70:	f8c8 2000 	str.w	r2, [r8]
 800ac74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ac7c:	9307      	str	r3, [sp, #28]
 800ac7e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ac86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac8a:	4b9c      	ldr	r3, [pc, #624]	@ (800aefc <_printf_float+0x2c8>)
 800ac8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac90:	f7f5 ff4c 	bl	8000b2c <__aeabi_dcmpun>
 800ac94:	bb70      	cbnz	r0, 800acf4 <_printf_float+0xc0>
 800ac96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac9a:	4b98      	ldr	r3, [pc, #608]	@ (800aefc <_printf_float+0x2c8>)
 800ac9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aca0:	f7f5 ff26 	bl	8000af0 <__aeabi_dcmple>
 800aca4:	bb30      	cbnz	r0, 800acf4 <_printf_float+0xc0>
 800aca6:	2200      	movs	r2, #0
 800aca8:	2300      	movs	r3, #0
 800acaa:	4640      	mov	r0, r8
 800acac:	4649      	mov	r1, r9
 800acae:	f7f5 ff15 	bl	8000adc <__aeabi_dcmplt>
 800acb2:	b110      	cbz	r0, 800acba <_printf_float+0x86>
 800acb4:	232d      	movs	r3, #45	@ 0x2d
 800acb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acba:	4a91      	ldr	r2, [pc, #580]	@ (800af00 <_printf_float+0x2cc>)
 800acbc:	4b91      	ldr	r3, [pc, #580]	@ (800af04 <_printf_float+0x2d0>)
 800acbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800acc2:	bf94      	ite	ls
 800acc4:	4690      	movls	r8, r2
 800acc6:	4698      	movhi	r8, r3
 800acc8:	2303      	movs	r3, #3
 800acca:	6123      	str	r3, [r4, #16]
 800accc:	f02b 0304 	bic.w	r3, fp, #4
 800acd0:	6023      	str	r3, [r4, #0]
 800acd2:	f04f 0900 	mov.w	r9, #0
 800acd6:	9700      	str	r7, [sp, #0]
 800acd8:	4633      	mov	r3, r6
 800acda:	aa0b      	add	r2, sp, #44	@ 0x2c
 800acdc:	4621      	mov	r1, r4
 800acde:	4628      	mov	r0, r5
 800ace0:	f000 f9d2 	bl	800b088 <_printf_common>
 800ace4:	3001      	adds	r0, #1
 800ace6:	f040 808d 	bne.w	800ae04 <_printf_float+0x1d0>
 800acea:	f04f 30ff 	mov.w	r0, #4294967295
 800acee:	b00d      	add	sp, #52	@ 0x34
 800acf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf4:	4642      	mov	r2, r8
 800acf6:	464b      	mov	r3, r9
 800acf8:	4640      	mov	r0, r8
 800acfa:	4649      	mov	r1, r9
 800acfc:	f7f5 ff16 	bl	8000b2c <__aeabi_dcmpun>
 800ad00:	b140      	cbz	r0, 800ad14 <_printf_float+0xe0>
 800ad02:	464b      	mov	r3, r9
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	bfbc      	itt	lt
 800ad08:	232d      	movlt	r3, #45	@ 0x2d
 800ad0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ad0e:	4a7e      	ldr	r2, [pc, #504]	@ (800af08 <_printf_float+0x2d4>)
 800ad10:	4b7e      	ldr	r3, [pc, #504]	@ (800af0c <_printf_float+0x2d8>)
 800ad12:	e7d4      	b.n	800acbe <_printf_float+0x8a>
 800ad14:	6863      	ldr	r3, [r4, #4]
 800ad16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ad1a:	9206      	str	r2, [sp, #24]
 800ad1c:	1c5a      	adds	r2, r3, #1
 800ad1e:	d13b      	bne.n	800ad98 <_printf_float+0x164>
 800ad20:	2306      	movs	r3, #6
 800ad22:	6063      	str	r3, [r4, #4]
 800ad24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ad28:	2300      	movs	r3, #0
 800ad2a:	6022      	str	r2, [r4, #0]
 800ad2c:	9303      	str	r3, [sp, #12]
 800ad2e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ad30:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ad34:	ab09      	add	r3, sp, #36	@ 0x24
 800ad36:	9300      	str	r3, [sp, #0]
 800ad38:	6861      	ldr	r1, [r4, #4]
 800ad3a:	ec49 8b10 	vmov	d0, r8, r9
 800ad3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ad42:	4628      	mov	r0, r5
 800ad44:	f7ff fed6 	bl	800aaf4 <__cvt>
 800ad48:	9b06      	ldr	r3, [sp, #24]
 800ad4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad4c:	2b47      	cmp	r3, #71	@ 0x47
 800ad4e:	4680      	mov	r8, r0
 800ad50:	d129      	bne.n	800ada6 <_printf_float+0x172>
 800ad52:	1cc8      	adds	r0, r1, #3
 800ad54:	db02      	blt.n	800ad5c <_printf_float+0x128>
 800ad56:	6863      	ldr	r3, [r4, #4]
 800ad58:	4299      	cmp	r1, r3
 800ad5a:	dd41      	ble.n	800ade0 <_printf_float+0x1ac>
 800ad5c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ad60:	fa5f fa8a 	uxtb.w	sl, sl
 800ad64:	3901      	subs	r1, #1
 800ad66:	4652      	mov	r2, sl
 800ad68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad6c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad6e:	f7ff ff26 	bl	800abbe <__exponent>
 800ad72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad74:	1813      	adds	r3, r2, r0
 800ad76:	2a01      	cmp	r2, #1
 800ad78:	4681      	mov	r9, r0
 800ad7a:	6123      	str	r3, [r4, #16]
 800ad7c:	dc02      	bgt.n	800ad84 <_printf_float+0x150>
 800ad7e:	6822      	ldr	r2, [r4, #0]
 800ad80:	07d2      	lsls	r2, r2, #31
 800ad82:	d501      	bpl.n	800ad88 <_printf_float+0x154>
 800ad84:	3301      	adds	r3, #1
 800ad86:	6123      	str	r3, [r4, #16]
 800ad88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d0a2      	beq.n	800acd6 <_printf_float+0xa2>
 800ad90:	232d      	movs	r3, #45	@ 0x2d
 800ad92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad96:	e79e      	b.n	800acd6 <_printf_float+0xa2>
 800ad98:	9a06      	ldr	r2, [sp, #24]
 800ad9a:	2a47      	cmp	r2, #71	@ 0x47
 800ad9c:	d1c2      	bne.n	800ad24 <_printf_float+0xf0>
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d1c0      	bne.n	800ad24 <_printf_float+0xf0>
 800ada2:	2301      	movs	r3, #1
 800ada4:	e7bd      	b.n	800ad22 <_printf_float+0xee>
 800ada6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800adaa:	d9db      	bls.n	800ad64 <_printf_float+0x130>
 800adac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800adb0:	d118      	bne.n	800ade4 <_printf_float+0x1b0>
 800adb2:	2900      	cmp	r1, #0
 800adb4:	6863      	ldr	r3, [r4, #4]
 800adb6:	dd0b      	ble.n	800add0 <_printf_float+0x19c>
 800adb8:	6121      	str	r1, [r4, #16]
 800adba:	b913      	cbnz	r3, 800adc2 <_printf_float+0x18e>
 800adbc:	6822      	ldr	r2, [r4, #0]
 800adbe:	07d0      	lsls	r0, r2, #31
 800adc0:	d502      	bpl.n	800adc8 <_printf_float+0x194>
 800adc2:	3301      	adds	r3, #1
 800adc4:	440b      	add	r3, r1
 800adc6:	6123      	str	r3, [r4, #16]
 800adc8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800adca:	f04f 0900 	mov.w	r9, #0
 800adce:	e7db      	b.n	800ad88 <_printf_float+0x154>
 800add0:	b913      	cbnz	r3, 800add8 <_printf_float+0x1a4>
 800add2:	6822      	ldr	r2, [r4, #0]
 800add4:	07d2      	lsls	r2, r2, #31
 800add6:	d501      	bpl.n	800addc <_printf_float+0x1a8>
 800add8:	3302      	adds	r3, #2
 800adda:	e7f4      	b.n	800adc6 <_printf_float+0x192>
 800addc:	2301      	movs	r3, #1
 800adde:	e7f2      	b.n	800adc6 <_printf_float+0x192>
 800ade0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ade4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ade6:	4299      	cmp	r1, r3
 800ade8:	db05      	blt.n	800adf6 <_printf_float+0x1c2>
 800adea:	6823      	ldr	r3, [r4, #0]
 800adec:	6121      	str	r1, [r4, #16]
 800adee:	07d8      	lsls	r0, r3, #31
 800adf0:	d5ea      	bpl.n	800adc8 <_printf_float+0x194>
 800adf2:	1c4b      	adds	r3, r1, #1
 800adf4:	e7e7      	b.n	800adc6 <_printf_float+0x192>
 800adf6:	2900      	cmp	r1, #0
 800adf8:	bfd4      	ite	le
 800adfa:	f1c1 0202 	rsble	r2, r1, #2
 800adfe:	2201      	movgt	r2, #1
 800ae00:	4413      	add	r3, r2
 800ae02:	e7e0      	b.n	800adc6 <_printf_float+0x192>
 800ae04:	6823      	ldr	r3, [r4, #0]
 800ae06:	055a      	lsls	r2, r3, #21
 800ae08:	d407      	bmi.n	800ae1a <_printf_float+0x1e6>
 800ae0a:	6923      	ldr	r3, [r4, #16]
 800ae0c:	4642      	mov	r2, r8
 800ae0e:	4631      	mov	r1, r6
 800ae10:	4628      	mov	r0, r5
 800ae12:	47b8      	blx	r7
 800ae14:	3001      	adds	r0, #1
 800ae16:	d12b      	bne.n	800ae70 <_printf_float+0x23c>
 800ae18:	e767      	b.n	800acea <_printf_float+0xb6>
 800ae1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ae1e:	f240 80dd 	bls.w	800afdc <_printf_float+0x3a8>
 800ae22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae26:	2200      	movs	r2, #0
 800ae28:	2300      	movs	r3, #0
 800ae2a:	f7f5 fe4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d033      	beq.n	800ae9a <_printf_float+0x266>
 800ae32:	4a37      	ldr	r2, [pc, #220]	@ (800af10 <_printf_float+0x2dc>)
 800ae34:	2301      	movs	r3, #1
 800ae36:	4631      	mov	r1, r6
 800ae38:	4628      	mov	r0, r5
 800ae3a:	47b8      	blx	r7
 800ae3c:	3001      	adds	r0, #1
 800ae3e:	f43f af54 	beq.w	800acea <_printf_float+0xb6>
 800ae42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ae46:	4543      	cmp	r3, r8
 800ae48:	db02      	blt.n	800ae50 <_printf_float+0x21c>
 800ae4a:	6823      	ldr	r3, [r4, #0]
 800ae4c:	07d8      	lsls	r0, r3, #31
 800ae4e:	d50f      	bpl.n	800ae70 <_printf_float+0x23c>
 800ae50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae54:	4631      	mov	r1, r6
 800ae56:	4628      	mov	r0, r5
 800ae58:	47b8      	blx	r7
 800ae5a:	3001      	adds	r0, #1
 800ae5c:	f43f af45 	beq.w	800acea <_printf_float+0xb6>
 800ae60:	f04f 0900 	mov.w	r9, #0
 800ae64:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae68:	f104 0a1a 	add.w	sl, r4, #26
 800ae6c:	45c8      	cmp	r8, r9
 800ae6e:	dc09      	bgt.n	800ae84 <_printf_float+0x250>
 800ae70:	6823      	ldr	r3, [r4, #0]
 800ae72:	079b      	lsls	r3, r3, #30
 800ae74:	f100 8103 	bmi.w	800b07e <_printf_float+0x44a>
 800ae78:	68e0      	ldr	r0, [r4, #12]
 800ae7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae7c:	4298      	cmp	r0, r3
 800ae7e:	bfb8      	it	lt
 800ae80:	4618      	movlt	r0, r3
 800ae82:	e734      	b.n	800acee <_printf_float+0xba>
 800ae84:	2301      	movs	r3, #1
 800ae86:	4652      	mov	r2, sl
 800ae88:	4631      	mov	r1, r6
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	47b8      	blx	r7
 800ae8e:	3001      	adds	r0, #1
 800ae90:	f43f af2b 	beq.w	800acea <_printf_float+0xb6>
 800ae94:	f109 0901 	add.w	r9, r9, #1
 800ae98:	e7e8      	b.n	800ae6c <_printf_float+0x238>
 800ae9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	dc39      	bgt.n	800af14 <_printf_float+0x2e0>
 800aea0:	4a1b      	ldr	r2, [pc, #108]	@ (800af10 <_printf_float+0x2dc>)
 800aea2:	2301      	movs	r3, #1
 800aea4:	4631      	mov	r1, r6
 800aea6:	4628      	mov	r0, r5
 800aea8:	47b8      	blx	r7
 800aeaa:	3001      	adds	r0, #1
 800aeac:	f43f af1d 	beq.w	800acea <_printf_float+0xb6>
 800aeb0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aeb4:	ea59 0303 	orrs.w	r3, r9, r3
 800aeb8:	d102      	bne.n	800aec0 <_printf_float+0x28c>
 800aeba:	6823      	ldr	r3, [r4, #0]
 800aebc:	07d9      	lsls	r1, r3, #31
 800aebe:	d5d7      	bpl.n	800ae70 <_printf_float+0x23c>
 800aec0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aec4:	4631      	mov	r1, r6
 800aec6:	4628      	mov	r0, r5
 800aec8:	47b8      	blx	r7
 800aeca:	3001      	adds	r0, #1
 800aecc:	f43f af0d 	beq.w	800acea <_printf_float+0xb6>
 800aed0:	f04f 0a00 	mov.w	sl, #0
 800aed4:	f104 0b1a 	add.w	fp, r4, #26
 800aed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeda:	425b      	negs	r3, r3
 800aedc:	4553      	cmp	r3, sl
 800aede:	dc01      	bgt.n	800aee4 <_printf_float+0x2b0>
 800aee0:	464b      	mov	r3, r9
 800aee2:	e793      	b.n	800ae0c <_printf_float+0x1d8>
 800aee4:	2301      	movs	r3, #1
 800aee6:	465a      	mov	r2, fp
 800aee8:	4631      	mov	r1, r6
 800aeea:	4628      	mov	r0, r5
 800aeec:	47b8      	blx	r7
 800aeee:	3001      	adds	r0, #1
 800aef0:	f43f aefb 	beq.w	800acea <_printf_float+0xb6>
 800aef4:	f10a 0a01 	add.w	sl, sl, #1
 800aef8:	e7ee      	b.n	800aed8 <_printf_float+0x2a4>
 800aefa:	bf00      	nop
 800aefc:	7fefffff 	.word	0x7fefffff
 800af00:	08010a80 	.word	0x08010a80
 800af04:	08010a84 	.word	0x08010a84
 800af08:	08010a88 	.word	0x08010a88
 800af0c:	08010a8c 	.word	0x08010a8c
 800af10:	08010a90 	.word	0x08010a90
 800af14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af1a:	4553      	cmp	r3, sl
 800af1c:	bfa8      	it	ge
 800af1e:	4653      	movge	r3, sl
 800af20:	2b00      	cmp	r3, #0
 800af22:	4699      	mov	r9, r3
 800af24:	dc36      	bgt.n	800af94 <_printf_float+0x360>
 800af26:	f04f 0b00 	mov.w	fp, #0
 800af2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af2e:	f104 021a 	add.w	r2, r4, #26
 800af32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af34:	9306      	str	r3, [sp, #24]
 800af36:	eba3 0309 	sub.w	r3, r3, r9
 800af3a:	455b      	cmp	r3, fp
 800af3c:	dc31      	bgt.n	800afa2 <_printf_float+0x36e>
 800af3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af40:	459a      	cmp	sl, r3
 800af42:	dc3a      	bgt.n	800afba <_printf_float+0x386>
 800af44:	6823      	ldr	r3, [r4, #0]
 800af46:	07da      	lsls	r2, r3, #31
 800af48:	d437      	bmi.n	800afba <_printf_float+0x386>
 800af4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af4c:	ebaa 0903 	sub.w	r9, sl, r3
 800af50:	9b06      	ldr	r3, [sp, #24]
 800af52:	ebaa 0303 	sub.w	r3, sl, r3
 800af56:	4599      	cmp	r9, r3
 800af58:	bfa8      	it	ge
 800af5a:	4699      	movge	r9, r3
 800af5c:	f1b9 0f00 	cmp.w	r9, #0
 800af60:	dc33      	bgt.n	800afca <_printf_float+0x396>
 800af62:	f04f 0800 	mov.w	r8, #0
 800af66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af6a:	f104 0b1a 	add.w	fp, r4, #26
 800af6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af70:	ebaa 0303 	sub.w	r3, sl, r3
 800af74:	eba3 0309 	sub.w	r3, r3, r9
 800af78:	4543      	cmp	r3, r8
 800af7a:	f77f af79 	ble.w	800ae70 <_printf_float+0x23c>
 800af7e:	2301      	movs	r3, #1
 800af80:	465a      	mov	r2, fp
 800af82:	4631      	mov	r1, r6
 800af84:	4628      	mov	r0, r5
 800af86:	47b8      	blx	r7
 800af88:	3001      	adds	r0, #1
 800af8a:	f43f aeae 	beq.w	800acea <_printf_float+0xb6>
 800af8e:	f108 0801 	add.w	r8, r8, #1
 800af92:	e7ec      	b.n	800af6e <_printf_float+0x33a>
 800af94:	4642      	mov	r2, r8
 800af96:	4631      	mov	r1, r6
 800af98:	4628      	mov	r0, r5
 800af9a:	47b8      	blx	r7
 800af9c:	3001      	adds	r0, #1
 800af9e:	d1c2      	bne.n	800af26 <_printf_float+0x2f2>
 800afa0:	e6a3      	b.n	800acea <_printf_float+0xb6>
 800afa2:	2301      	movs	r3, #1
 800afa4:	4631      	mov	r1, r6
 800afa6:	4628      	mov	r0, r5
 800afa8:	9206      	str	r2, [sp, #24]
 800afaa:	47b8      	blx	r7
 800afac:	3001      	adds	r0, #1
 800afae:	f43f ae9c 	beq.w	800acea <_printf_float+0xb6>
 800afb2:	9a06      	ldr	r2, [sp, #24]
 800afb4:	f10b 0b01 	add.w	fp, fp, #1
 800afb8:	e7bb      	b.n	800af32 <_printf_float+0x2fe>
 800afba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afbe:	4631      	mov	r1, r6
 800afc0:	4628      	mov	r0, r5
 800afc2:	47b8      	blx	r7
 800afc4:	3001      	adds	r0, #1
 800afc6:	d1c0      	bne.n	800af4a <_printf_float+0x316>
 800afc8:	e68f      	b.n	800acea <_printf_float+0xb6>
 800afca:	9a06      	ldr	r2, [sp, #24]
 800afcc:	464b      	mov	r3, r9
 800afce:	4442      	add	r2, r8
 800afd0:	4631      	mov	r1, r6
 800afd2:	4628      	mov	r0, r5
 800afd4:	47b8      	blx	r7
 800afd6:	3001      	adds	r0, #1
 800afd8:	d1c3      	bne.n	800af62 <_printf_float+0x32e>
 800afda:	e686      	b.n	800acea <_printf_float+0xb6>
 800afdc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800afe0:	f1ba 0f01 	cmp.w	sl, #1
 800afe4:	dc01      	bgt.n	800afea <_printf_float+0x3b6>
 800afe6:	07db      	lsls	r3, r3, #31
 800afe8:	d536      	bpl.n	800b058 <_printf_float+0x424>
 800afea:	2301      	movs	r3, #1
 800afec:	4642      	mov	r2, r8
 800afee:	4631      	mov	r1, r6
 800aff0:	4628      	mov	r0, r5
 800aff2:	47b8      	blx	r7
 800aff4:	3001      	adds	r0, #1
 800aff6:	f43f ae78 	beq.w	800acea <_printf_float+0xb6>
 800affa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800affe:	4631      	mov	r1, r6
 800b000:	4628      	mov	r0, r5
 800b002:	47b8      	blx	r7
 800b004:	3001      	adds	r0, #1
 800b006:	f43f ae70 	beq.w	800acea <_printf_float+0xb6>
 800b00a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b00e:	2200      	movs	r2, #0
 800b010:	2300      	movs	r3, #0
 800b012:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b016:	f7f5 fd57 	bl	8000ac8 <__aeabi_dcmpeq>
 800b01a:	b9c0      	cbnz	r0, 800b04e <_printf_float+0x41a>
 800b01c:	4653      	mov	r3, sl
 800b01e:	f108 0201 	add.w	r2, r8, #1
 800b022:	4631      	mov	r1, r6
 800b024:	4628      	mov	r0, r5
 800b026:	47b8      	blx	r7
 800b028:	3001      	adds	r0, #1
 800b02a:	d10c      	bne.n	800b046 <_printf_float+0x412>
 800b02c:	e65d      	b.n	800acea <_printf_float+0xb6>
 800b02e:	2301      	movs	r3, #1
 800b030:	465a      	mov	r2, fp
 800b032:	4631      	mov	r1, r6
 800b034:	4628      	mov	r0, r5
 800b036:	47b8      	blx	r7
 800b038:	3001      	adds	r0, #1
 800b03a:	f43f ae56 	beq.w	800acea <_printf_float+0xb6>
 800b03e:	f108 0801 	add.w	r8, r8, #1
 800b042:	45d0      	cmp	r8, sl
 800b044:	dbf3      	blt.n	800b02e <_printf_float+0x3fa>
 800b046:	464b      	mov	r3, r9
 800b048:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b04c:	e6df      	b.n	800ae0e <_printf_float+0x1da>
 800b04e:	f04f 0800 	mov.w	r8, #0
 800b052:	f104 0b1a 	add.w	fp, r4, #26
 800b056:	e7f4      	b.n	800b042 <_printf_float+0x40e>
 800b058:	2301      	movs	r3, #1
 800b05a:	4642      	mov	r2, r8
 800b05c:	e7e1      	b.n	800b022 <_printf_float+0x3ee>
 800b05e:	2301      	movs	r3, #1
 800b060:	464a      	mov	r2, r9
 800b062:	4631      	mov	r1, r6
 800b064:	4628      	mov	r0, r5
 800b066:	47b8      	blx	r7
 800b068:	3001      	adds	r0, #1
 800b06a:	f43f ae3e 	beq.w	800acea <_printf_float+0xb6>
 800b06e:	f108 0801 	add.w	r8, r8, #1
 800b072:	68e3      	ldr	r3, [r4, #12]
 800b074:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b076:	1a5b      	subs	r3, r3, r1
 800b078:	4543      	cmp	r3, r8
 800b07a:	dcf0      	bgt.n	800b05e <_printf_float+0x42a>
 800b07c:	e6fc      	b.n	800ae78 <_printf_float+0x244>
 800b07e:	f04f 0800 	mov.w	r8, #0
 800b082:	f104 0919 	add.w	r9, r4, #25
 800b086:	e7f4      	b.n	800b072 <_printf_float+0x43e>

0800b088 <_printf_common>:
 800b088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b08c:	4616      	mov	r6, r2
 800b08e:	4698      	mov	r8, r3
 800b090:	688a      	ldr	r2, [r1, #8]
 800b092:	690b      	ldr	r3, [r1, #16]
 800b094:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b098:	4293      	cmp	r3, r2
 800b09a:	bfb8      	it	lt
 800b09c:	4613      	movlt	r3, r2
 800b09e:	6033      	str	r3, [r6, #0]
 800b0a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b0a4:	4607      	mov	r7, r0
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	b10a      	cbz	r2, 800b0ae <_printf_common+0x26>
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	6033      	str	r3, [r6, #0]
 800b0ae:	6823      	ldr	r3, [r4, #0]
 800b0b0:	0699      	lsls	r1, r3, #26
 800b0b2:	bf42      	ittt	mi
 800b0b4:	6833      	ldrmi	r3, [r6, #0]
 800b0b6:	3302      	addmi	r3, #2
 800b0b8:	6033      	strmi	r3, [r6, #0]
 800b0ba:	6825      	ldr	r5, [r4, #0]
 800b0bc:	f015 0506 	ands.w	r5, r5, #6
 800b0c0:	d106      	bne.n	800b0d0 <_printf_common+0x48>
 800b0c2:	f104 0a19 	add.w	sl, r4, #25
 800b0c6:	68e3      	ldr	r3, [r4, #12]
 800b0c8:	6832      	ldr	r2, [r6, #0]
 800b0ca:	1a9b      	subs	r3, r3, r2
 800b0cc:	42ab      	cmp	r3, r5
 800b0ce:	dc26      	bgt.n	800b11e <_printf_common+0x96>
 800b0d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b0d4:	6822      	ldr	r2, [r4, #0]
 800b0d6:	3b00      	subs	r3, #0
 800b0d8:	bf18      	it	ne
 800b0da:	2301      	movne	r3, #1
 800b0dc:	0692      	lsls	r2, r2, #26
 800b0de:	d42b      	bmi.n	800b138 <_printf_common+0xb0>
 800b0e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b0e4:	4641      	mov	r1, r8
 800b0e6:	4638      	mov	r0, r7
 800b0e8:	47c8      	blx	r9
 800b0ea:	3001      	adds	r0, #1
 800b0ec:	d01e      	beq.n	800b12c <_printf_common+0xa4>
 800b0ee:	6823      	ldr	r3, [r4, #0]
 800b0f0:	6922      	ldr	r2, [r4, #16]
 800b0f2:	f003 0306 	and.w	r3, r3, #6
 800b0f6:	2b04      	cmp	r3, #4
 800b0f8:	bf02      	ittt	eq
 800b0fa:	68e5      	ldreq	r5, [r4, #12]
 800b0fc:	6833      	ldreq	r3, [r6, #0]
 800b0fe:	1aed      	subeq	r5, r5, r3
 800b100:	68a3      	ldr	r3, [r4, #8]
 800b102:	bf0c      	ite	eq
 800b104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b108:	2500      	movne	r5, #0
 800b10a:	4293      	cmp	r3, r2
 800b10c:	bfc4      	itt	gt
 800b10e:	1a9b      	subgt	r3, r3, r2
 800b110:	18ed      	addgt	r5, r5, r3
 800b112:	2600      	movs	r6, #0
 800b114:	341a      	adds	r4, #26
 800b116:	42b5      	cmp	r5, r6
 800b118:	d11a      	bne.n	800b150 <_printf_common+0xc8>
 800b11a:	2000      	movs	r0, #0
 800b11c:	e008      	b.n	800b130 <_printf_common+0xa8>
 800b11e:	2301      	movs	r3, #1
 800b120:	4652      	mov	r2, sl
 800b122:	4641      	mov	r1, r8
 800b124:	4638      	mov	r0, r7
 800b126:	47c8      	blx	r9
 800b128:	3001      	adds	r0, #1
 800b12a:	d103      	bne.n	800b134 <_printf_common+0xac>
 800b12c:	f04f 30ff 	mov.w	r0, #4294967295
 800b130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b134:	3501      	adds	r5, #1
 800b136:	e7c6      	b.n	800b0c6 <_printf_common+0x3e>
 800b138:	18e1      	adds	r1, r4, r3
 800b13a:	1c5a      	adds	r2, r3, #1
 800b13c:	2030      	movs	r0, #48	@ 0x30
 800b13e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b142:	4422      	add	r2, r4
 800b144:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b148:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b14c:	3302      	adds	r3, #2
 800b14e:	e7c7      	b.n	800b0e0 <_printf_common+0x58>
 800b150:	2301      	movs	r3, #1
 800b152:	4622      	mov	r2, r4
 800b154:	4641      	mov	r1, r8
 800b156:	4638      	mov	r0, r7
 800b158:	47c8      	blx	r9
 800b15a:	3001      	adds	r0, #1
 800b15c:	d0e6      	beq.n	800b12c <_printf_common+0xa4>
 800b15e:	3601      	adds	r6, #1
 800b160:	e7d9      	b.n	800b116 <_printf_common+0x8e>
	...

0800b164 <_printf_i>:
 800b164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b168:	7e0f      	ldrb	r7, [r1, #24]
 800b16a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b16c:	2f78      	cmp	r7, #120	@ 0x78
 800b16e:	4691      	mov	r9, r2
 800b170:	4680      	mov	r8, r0
 800b172:	460c      	mov	r4, r1
 800b174:	469a      	mov	sl, r3
 800b176:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b17a:	d807      	bhi.n	800b18c <_printf_i+0x28>
 800b17c:	2f62      	cmp	r7, #98	@ 0x62
 800b17e:	d80a      	bhi.n	800b196 <_printf_i+0x32>
 800b180:	2f00      	cmp	r7, #0
 800b182:	f000 80d2 	beq.w	800b32a <_printf_i+0x1c6>
 800b186:	2f58      	cmp	r7, #88	@ 0x58
 800b188:	f000 80b9 	beq.w	800b2fe <_printf_i+0x19a>
 800b18c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b190:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b194:	e03a      	b.n	800b20c <_printf_i+0xa8>
 800b196:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b19a:	2b15      	cmp	r3, #21
 800b19c:	d8f6      	bhi.n	800b18c <_printf_i+0x28>
 800b19e:	a101      	add	r1, pc, #4	@ (adr r1, 800b1a4 <_printf_i+0x40>)
 800b1a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1a4:	0800b1fd 	.word	0x0800b1fd
 800b1a8:	0800b211 	.word	0x0800b211
 800b1ac:	0800b18d 	.word	0x0800b18d
 800b1b0:	0800b18d 	.word	0x0800b18d
 800b1b4:	0800b18d 	.word	0x0800b18d
 800b1b8:	0800b18d 	.word	0x0800b18d
 800b1bc:	0800b211 	.word	0x0800b211
 800b1c0:	0800b18d 	.word	0x0800b18d
 800b1c4:	0800b18d 	.word	0x0800b18d
 800b1c8:	0800b18d 	.word	0x0800b18d
 800b1cc:	0800b18d 	.word	0x0800b18d
 800b1d0:	0800b311 	.word	0x0800b311
 800b1d4:	0800b23b 	.word	0x0800b23b
 800b1d8:	0800b2cb 	.word	0x0800b2cb
 800b1dc:	0800b18d 	.word	0x0800b18d
 800b1e0:	0800b18d 	.word	0x0800b18d
 800b1e4:	0800b333 	.word	0x0800b333
 800b1e8:	0800b18d 	.word	0x0800b18d
 800b1ec:	0800b23b 	.word	0x0800b23b
 800b1f0:	0800b18d 	.word	0x0800b18d
 800b1f4:	0800b18d 	.word	0x0800b18d
 800b1f8:	0800b2d3 	.word	0x0800b2d3
 800b1fc:	6833      	ldr	r3, [r6, #0]
 800b1fe:	1d1a      	adds	r2, r3, #4
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	6032      	str	r2, [r6, #0]
 800b204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b208:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b20c:	2301      	movs	r3, #1
 800b20e:	e09d      	b.n	800b34c <_printf_i+0x1e8>
 800b210:	6833      	ldr	r3, [r6, #0]
 800b212:	6820      	ldr	r0, [r4, #0]
 800b214:	1d19      	adds	r1, r3, #4
 800b216:	6031      	str	r1, [r6, #0]
 800b218:	0606      	lsls	r6, r0, #24
 800b21a:	d501      	bpl.n	800b220 <_printf_i+0xbc>
 800b21c:	681d      	ldr	r5, [r3, #0]
 800b21e:	e003      	b.n	800b228 <_printf_i+0xc4>
 800b220:	0645      	lsls	r5, r0, #25
 800b222:	d5fb      	bpl.n	800b21c <_printf_i+0xb8>
 800b224:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b228:	2d00      	cmp	r5, #0
 800b22a:	da03      	bge.n	800b234 <_printf_i+0xd0>
 800b22c:	232d      	movs	r3, #45	@ 0x2d
 800b22e:	426d      	negs	r5, r5
 800b230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b234:	4859      	ldr	r0, [pc, #356]	@ (800b39c <_printf_i+0x238>)
 800b236:	230a      	movs	r3, #10
 800b238:	e011      	b.n	800b25e <_printf_i+0xfa>
 800b23a:	6821      	ldr	r1, [r4, #0]
 800b23c:	6833      	ldr	r3, [r6, #0]
 800b23e:	0608      	lsls	r0, r1, #24
 800b240:	f853 5b04 	ldr.w	r5, [r3], #4
 800b244:	d402      	bmi.n	800b24c <_printf_i+0xe8>
 800b246:	0649      	lsls	r1, r1, #25
 800b248:	bf48      	it	mi
 800b24a:	b2ad      	uxthmi	r5, r5
 800b24c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b24e:	4853      	ldr	r0, [pc, #332]	@ (800b39c <_printf_i+0x238>)
 800b250:	6033      	str	r3, [r6, #0]
 800b252:	bf14      	ite	ne
 800b254:	230a      	movne	r3, #10
 800b256:	2308      	moveq	r3, #8
 800b258:	2100      	movs	r1, #0
 800b25a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b25e:	6866      	ldr	r6, [r4, #4]
 800b260:	60a6      	str	r6, [r4, #8]
 800b262:	2e00      	cmp	r6, #0
 800b264:	bfa2      	ittt	ge
 800b266:	6821      	ldrge	r1, [r4, #0]
 800b268:	f021 0104 	bicge.w	r1, r1, #4
 800b26c:	6021      	strge	r1, [r4, #0]
 800b26e:	b90d      	cbnz	r5, 800b274 <_printf_i+0x110>
 800b270:	2e00      	cmp	r6, #0
 800b272:	d04b      	beq.n	800b30c <_printf_i+0x1a8>
 800b274:	4616      	mov	r6, r2
 800b276:	fbb5 f1f3 	udiv	r1, r5, r3
 800b27a:	fb03 5711 	mls	r7, r3, r1, r5
 800b27e:	5dc7      	ldrb	r7, [r0, r7]
 800b280:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b284:	462f      	mov	r7, r5
 800b286:	42bb      	cmp	r3, r7
 800b288:	460d      	mov	r5, r1
 800b28a:	d9f4      	bls.n	800b276 <_printf_i+0x112>
 800b28c:	2b08      	cmp	r3, #8
 800b28e:	d10b      	bne.n	800b2a8 <_printf_i+0x144>
 800b290:	6823      	ldr	r3, [r4, #0]
 800b292:	07df      	lsls	r7, r3, #31
 800b294:	d508      	bpl.n	800b2a8 <_printf_i+0x144>
 800b296:	6923      	ldr	r3, [r4, #16]
 800b298:	6861      	ldr	r1, [r4, #4]
 800b29a:	4299      	cmp	r1, r3
 800b29c:	bfde      	ittt	le
 800b29e:	2330      	movle	r3, #48	@ 0x30
 800b2a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b2a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b2a8:	1b92      	subs	r2, r2, r6
 800b2aa:	6122      	str	r2, [r4, #16]
 800b2ac:	f8cd a000 	str.w	sl, [sp]
 800b2b0:	464b      	mov	r3, r9
 800b2b2:	aa03      	add	r2, sp, #12
 800b2b4:	4621      	mov	r1, r4
 800b2b6:	4640      	mov	r0, r8
 800b2b8:	f7ff fee6 	bl	800b088 <_printf_common>
 800b2bc:	3001      	adds	r0, #1
 800b2be:	d14a      	bne.n	800b356 <_printf_i+0x1f2>
 800b2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c4:	b004      	add	sp, #16
 800b2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	f043 0320 	orr.w	r3, r3, #32
 800b2d0:	6023      	str	r3, [r4, #0]
 800b2d2:	4833      	ldr	r0, [pc, #204]	@ (800b3a0 <_printf_i+0x23c>)
 800b2d4:	2778      	movs	r7, #120	@ 0x78
 800b2d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b2da:	6823      	ldr	r3, [r4, #0]
 800b2dc:	6831      	ldr	r1, [r6, #0]
 800b2de:	061f      	lsls	r7, r3, #24
 800b2e0:	f851 5b04 	ldr.w	r5, [r1], #4
 800b2e4:	d402      	bmi.n	800b2ec <_printf_i+0x188>
 800b2e6:	065f      	lsls	r7, r3, #25
 800b2e8:	bf48      	it	mi
 800b2ea:	b2ad      	uxthmi	r5, r5
 800b2ec:	6031      	str	r1, [r6, #0]
 800b2ee:	07d9      	lsls	r1, r3, #31
 800b2f0:	bf44      	itt	mi
 800b2f2:	f043 0320 	orrmi.w	r3, r3, #32
 800b2f6:	6023      	strmi	r3, [r4, #0]
 800b2f8:	b11d      	cbz	r5, 800b302 <_printf_i+0x19e>
 800b2fa:	2310      	movs	r3, #16
 800b2fc:	e7ac      	b.n	800b258 <_printf_i+0xf4>
 800b2fe:	4827      	ldr	r0, [pc, #156]	@ (800b39c <_printf_i+0x238>)
 800b300:	e7e9      	b.n	800b2d6 <_printf_i+0x172>
 800b302:	6823      	ldr	r3, [r4, #0]
 800b304:	f023 0320 	bic.w	r3, r3, #32
 800b308:	6023      	str	r3, [r4, #0]
 800b30a:	e7f6      	b.n	800b2fa <_printf_i+0x196>
 800b30c:	4616      	mov	r6, r2
 800b30e:	e7bd      	b.n	800b28c <_printf_i+0x128>
 800b310:	6833      	ldr	r3, [r6, #0]
 800b312:	6825      	ldr	r5, [r4, #0]
 800b314:	6961      	ldr	r1, [r4, #20]
 800b316:	1d18      	adds	r0, r3, #4
 800b318:	6030      	str	r0, [r6, #0]
 800b31a:	062e      	lsls	r6, r5, #24
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	d501      	bpl.n	800b324 <_printf_i+0x1c0>
 800b320:	6019      	str	r1, [r3, #0]
 800b322:	e002      	b.n	800b32a <_printf_i+0x1c6>
 800b324:	0668      	lsls	r0, r5, #25
 800b326:	d5fb      	bpl.n	800b320 <_printf_i+0x1bc>
 800b328:	8019      	strh	r1, [r3, #0]
 800b32a:	2300      	movs	r3, #0
 800b32c:	6123      	str	r3, [r4, #16]
 800b32e:	4616      	mov	r6, r2
 800b330:	e7bc      	b.n	800b2ac <_printf_i+0x148>
 800b332:	6833      	ldr	r3, [r6, #0]
 800b334:	1d1a      	adds	r2, r3, #4
 800b336:	6032      	str	r2, [r6, #0]
 800b338:	681e      	ldr	r6, [r3, #0]
 800b33a:	6862      	ldr	r2, [r4, #4]
 800b33c:	2100      	movs	r1, #0
 800b33e:	4630      	mov	r0, r6
 800b340:	f7f4 ff46 	bl	80001d0 <memchr>
 800b344:	b108      	cbz	r0, 800b34a <_printf_i+0x1e6>
 800b346:	1b80      	subs	r0, r0, r6
 800b348:	6060      	str	r0, [r4, #4]
 800b34a:	6863      	ldr	r3, [r4, #4]
 800b34c:	6123      	str	r3, [r4, #16]
 800b34e:	2300      	movs	r3, #0
 800b350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b354:	e7aa      	b.n	800b2ac <_printf_i+0x148>
 800b356:	6923      	ldr	r3, [r4, #16]
 800b358:	4632      	mov	r2, r6
 800b35a:	4649      	mov	r1, r9
 800b35c:	4640      	mov	r0, r8
 800b35e:	47d0      	blx	sl
 800b360:	3001      	adds	r0, #1
 800b362:	d0ad      	beq.n	800b2c0 <_printf_i+0x15c>
 800b364:	6823      	ldr	r3, [r4, #0]
 800b366:	079b      	lsls	r3, r3, #30
 800b368:	d413      	bmi.n	800b392 <_printf_i+0x22e>
 800b36a:	68e0      	ldr	r0, [r4, #12]
 800b36c:	9b03      	ldr	r3, [sp, #12]
 800b36e:	4298      	cmp	r0, r3
 800b370:	bfb8      	it	lt
 800b372:	4618      	movlt	r0, r3
 800b374:	e7a6      	b.n	800b2c4 <_printf_i+0x160>
 800b376:	2301      	movs	r3, #1
 800b378:	4632      	mov	r2, r6
 800b37a:	4649      	mov	r1, r9
 800b37c:	4640      	mov	r0, r8
 800b37e:	47d0      	blx	sl
 800b380:	3001      	adds	r0, #1
 800b382:	d09d      	beq.n	800b2c0 <_printf_i+0x15c>
 800b384:	3501      	adds	r5, #1
 800b386:	68e3      	ldr	r3, [r4, #12]
 800b388:	9903      	ldr	r1, [sp, #12]
 800b38a:	1a5b      	subs	r3, r3, r1
 800b38c:	42ab      	cmp	r3, r5
 800b38e:	dcf2      	bgt.n	800b376 <_printf_i+0x212>
 800b390:	e7eb      	b.n	800b36a <_printf_i+0x206>
 800b392:	2500      	movs	r5, #0
 800b394:	f104 0619 	add.w	r6, r4, #25
 800b398:	e7f5      	b.n	800b386 <_printf_i+0x222>
 800b39a:	bf00      	nop
 800b39c:	08010a92 	.word	0x08010a92
 800b3a0:	08010aa3 	.word	0x08010aa3

0800b3a4 <std>:
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	b510      	push	{r4, lr}
 800b3a8:	4604      	mov	r4, r0
 800b3aa:	e9c0 3300 	strd	r3, r3, [r0]
 800b3ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3b2:	6083      	str	r3, [r0, #8]
 800b3b4:	8181      	strh	r1, [r0, #12]
 800b3b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b3b8:	81c2      	strh	r2, [r0, #14]
 800b3ba:	6183      	str	r3, [r0, #24]
 800b3bc:	4619      	mov	r1, r3
 800b3be:	2208      	movs	r2, #8
 800b3c0:	305c      	adds	r0, #92	@ 0x5c
 800b3c2:	f000 f948 	bl	800b656 <memset>
 800b3c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b3fc <std+0x58>)
 800b3c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b3ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b400 <std+0x5c>)
 800b3cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b3ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b404 <std+0x60>)
 800b3d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b3d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b408 <std+0x64>)
 800b3d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b3d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b40c <std+0x68>)
 800b3d8:	6224      	str	r4, [r4, #32]
 800b3da:	429c      	cmp	r4, r3
 800b3dc:	d006      	beq.n	800b3ec <std+0x48>
 800b3de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b3e2:	4294      	cmp	r4, r2
 800b3e4:	d002      	beq.n	800b3ec <std+0x48>
 800b3e6:	33d0      	adds	r3, #208	@ 0xd0
 800b3e8:	429c      	cmp	r4, r3
 800b3ea:	d105      	bne.n	800b3f8 <std+0x54>
 800b3ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b3f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3f4:	f000 b9c2 	b.w	800b77c <__retarget_lock_init_recursive>
 800b3f8:	bd10      	pop	{r4, pc}
 800b3fa:	bf00      	nop
 800b3fc:	0800b5d1 	.word	0x0800b5d1
 800b400:	0800b5f3 	.word	0x0800b5f3
 800b404:	0800b62b 	.word	0x0800b62b
 800b408:	0800b64f 	.word	0x0800b64f
 800b40c:	20000654 	.word	0x20000654

0800b410 <stdio_exit_handler>:
 800b410:	4a02      	ldr	r2, [pc, #8]	@ (800b41c <stdio_exit_handler+0xc>)
 800b412:	4903      	ldr	r1, [pc, #12]	@ (800b420 <stdio_exit_handler+0x10>)
 800b414:	4803      	ldr	r0, [pc, #12]	@ (800b424 <stdio_exit_handler+0x14>)
 800b416:	f000 b869 	b.w	800b4ec <_fwalk_sglue>
 800b41a:	bf00      	nop
 800b41c:	2000003c 	.word	0x2000003c
 800b420:	0800d0f5 	.word	0x0800d0f5
 800b424:	2000004c 	.word	0x2000004c

0800b428 <cleanup_stdio>:
 800b428:	6841      	ldr	r1, [r0, #4]
 800b42a:	4b0c      	ldr	r3, [pc, #48]	@ (800b45c <cleanup_stdio+0x34>)
 800b42c:	4299      	cmp	r1, r3
 800b42e:	b510      	push	{r4, lr}
 800b430:	4604      	mov	r4, r0
 800b432:	d001      	beq.n	800b438 <cleanup_stdio+0x10>
 800b434:	f001 fe5e 	bl	800d0f4 <_fflush_r>
 800b438:	68a1      	ldr	r1, [r4, #8]
 800b43a:	4b09      	ldr	r3, [pc, #36]	@ (800b460 <cleanup_stdio+0x38>)
 800b43c:	4299      	cmp	r1, r3
 800b43e:	d002      	beq.n	800b446 <cleanup_stdio+0x1e>
 800b440:	4620      	mov	r0, r4
 800b442:	f001 fe57 	bl	800d0f4 <_fflush_r>
 800b446:	68e1      	ldr	r1, [r4, #12]
 800b448:	4b06      	ldr	r3, [pc, #24]	@ (800b464 <cleanup_stdio+0x3c>)
 800b44a:	4299      	cmp	r1, r3
 800b44c:	d004      	beq.n	800b458 <cleanup_stdio+0x30>
 800b44e:	4620      	mov	r0, r4
 800b450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b454:	f001 be4e 	b.w	800d0f4 <_fflush_r>
 800b458:	bd10      	pop	{r4, pc}
 800b45a:	bf00      	nop
 800b45c:	20000654 	.word	0x20000654
 800b460:	200006bc 	.word	0x200006bc
 800b464:	20000724 	.word	0x20000724

0800b468 <global_stdio_init.part.0>:
 800b468:	b510      	push	{r4, lr}
 800b46a:	4b0b      	ldr	r3, [pc, #44]	@ (800b498 <global_stdio_init.part.0+0x30>)
 800b46c:	4c0b      	ldr	r4, [pc, #44]	@ (800b49c <global_stdio_init.part.0+0x34>)
 800b46e:	4a0c      	ldr	r2, [pc, #48]	@ (800b4a0 <global_stdio_init.part.0+0x38>)
 800b470:	601a      	str	r2, [r3, #0]
 800b472:	4620      	mov	r0, r4
 800b474:	2200      	movs	r2, #0
 800b476:	2104      	movs	r1, #4
 800b478:	f7ff ff94 	bl	800b3a4 <std>
 800b47c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b480:	2201      	movs	r2, #1
 800b482:	2109      	movs	r1, #9
 800b484:	f7ff ff8e 	bl	800b3a4 <std>
 800b488:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b48c:	2202      	movs	r2, #2
 800b48e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b492:	2112      	movs	r1, #18
 800b494:	f7ff bf86 	b.w	800b3a4 <std>
 800b498:	2000078c 	.word	0x2000078c
 800b49c:	20000654 	.word	0x20000654
 800b4a0:	0800b411 	.word	0x0800b411

0800b4a4 <__sfp_lock_acquire>:
 800b4a4:	4801      	ldr	r0, [pc, #4]	@ (800b4ac <__sfp_lock_acquire+0x8>)
 800b4a6:	f000 b96a 	b.w	800b77e <__retarget_lock_acquire_recursive>
 800b4aa:	bf00      	nop
 800b4ac:	20000795 	.word	0x20000795

0800b4b0 <__sfp_lock_release>:
 800b4b0:	4801      	ldr	r0, [pc, #4]	@ (800b4b8 <__sfp_lock_release+0x8>)
 800b4b2:	f000 b965 	b.w	800b780 <__retarget_lock_release_recursive>
 800b4b6:	bf00      	nop
 800b4b8:	20000795 	.word	0x20000795

0800b4bc <__sinit>:
 800b4bc:	b510      	push	{r4, lr}
 800b4be:	4604      	mov	r4, r0
 800b4c0:	f7ff fff0 	bl	800b4a4 <__sfp_lock_acquire>
 800b4c4:	6a23      	ldr	r3, [r4, #32]
 800b4c6:	b11b      	cbz	r3, 800b4d0 <__sinit+0x14>
 800b4c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4cc:	f7ff bff0 	b.w	800b4b0 <__sfp_lock_release>
 800b4d0:	4b04      	ldr	r3, [pc, #16]	@ (800b4e4 <__sinit+0x28>)
 800b4d2:	6223      	str	r3, [r4, #32]
 800b4d4:	4b04      	ldr	r3, [pc, #16]	@ (800b4e8 <__sinit+0x2c>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d1f5      	bne.n	800b4c8 <__sinit+0xc>
 800b4dc:	f7ff ffc4 	bl	800b468 <global_stdio_init.part.0>
 800b4e0:	e7f2      	b.n	800b4c8 <__sinit+0xc>
 800b4e2:	bf00      	nop
 800b4e4:	0800b429 	.word	0x0800b429
 800b4e8:	2000078c 	.word	0x2000078c

0800b4ec <_fwalk_sglue>:
 800b4ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4f0:	4607      	mov	r7, r0
 800b4f2:	4688      	mov	r8, r1
 800b4f4:	4614      	mov	r4, r2
 800b4f6:	2600      	movs	r6, #0
 800b4f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4fc:	f1b9 0901 	subs.w	r9, r9, #1
 800b500:	d505      	bpl.n	800b50e <_fwalk_sglue+0x22>
 800b502:	6824      	ldr	r4, [r4, #0]
 800b504:	2c00      	cmp	r4, #0
 800b506:	d1f7      	bne.n	800b4f8 <_fwalk_sglue+0xc>
 800b508:	4630      	mov	r0, r6
 800b50a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b50e:	89ab      	ldrh	r3, [r5, #12]
 800b510:	2b01      	cmp	r3, #1
 800b512:	d907      	bls.n	800b524 <_fwalk_sglue+0x38>
 800b514:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b518:	3301      	adds	r3, #1
 800b51a:	d003      	beq.n	800b524 <_fwalk_sglue+0x38>
 800b51c:	4629      	mov	r1, r5
 800b51e:	4638      	mov	r0, r7
 800b520:	47c0      	blx	r8
 800b522:	4306      	orrs	r6, r0
 800b524:	3568      	adds	r5, #104	@ 0x68
 800b526:	e7e9      	b.n	800b4fc <_fwalk_sglue+0x10>

0800b528 <sniprintf>:
 800b528:	b40c      	push	{r2, r3}
 800b52a:	b530      	push	{r4, r5, lr}
 800b52c:	4b17      	ldr	r3, [pc, #92]	@ (800b58c <sniprintf+0x64>)
 800b52e:	1e0c      	subs	r4, r1, #0
 800b530:	681d      	ldr	r5, [r3, #0]
 800b532:	b09d      	sub	sp, #116	@ 0x74
 800b534:	da08      	bge.n	800b548 <sniprintf+0x20>
 800b536:	238b      	movs	r3, #139	@ 0x8b
 800b538:	602b      	str	r3, [r5, #0]
 800b53a:	f04f 30ff 	mov.w	r0, #4294967295
 800b53e:	b01d      	add	sp, #116	@ 0x74
 800b540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b544:	b002      	add	sp, #8
 800b546:	4770      	bx	lr
 800b548:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b54c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b550:	bf14      	ite	ne
 800b552:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b556:	4623      	moveq	r3, r4
 800b558:	9304      	str	r3, [sp, #16]
 800b55a:	9307      	str	r3, [sp, #28]
 800b55c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b560:	9002      	str	r0, [sp, #8]
 800b562:	9006      	str	r0, [sp, #24]
 800b564:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b568:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b56a:	ab21      	add	r3, sp, #132	@ 0x84
 800b56c:	a902      	add	r1, sp, #8
 800b56e:	4628      	mov	r0, r5
 800b570:	9301      	str	r3, [sp, #4]
 800b572:	f001 fc3f 	bl	800cdf4 <_svfiprintf_r>
 800b576:	1c43      	adds	r3, r0, #1
 800b578:	bfbc      	itt	lt
 800b57a:	238b      	movlt	r3, #139	@ 0x8b
 800b57c:	602b      	strlt	r3, [r5, #0]
 800b57e:	2c00      	cmp	r4, #0
 800b580:	d0dd      	beq.n	800b53e <sniprintf+0x16>
 800b582:	9b02      	ldr	r3, [sp, #8]
 800b584:	2200      	movs	r2, #0
 800b586:	701a      	strb	r2, [r3, #0]
 800b588:	e7d9      	b.n	800b53e <sniprintf+0x16>
 800b58a:	bf00      	nop
 800b58c:	20000048 	.word	0x20000048

0800b590 <siprintf>:
 800b590:	b40e      	push	{r1, r2, r3}
 800b592:	b500      	push	{lr}
 800b594:	b09c      	sub	sp, #112	@ 0x70
 800b596:	ab1d      	add	r3, sp, #116	@ 0x74
 800b598:	9002      	str	r0, [sp, #8]
 800b59a:	9006      	str	r0, [sp, #24]
 800b59c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b5a0:	4809      	ldr	r0, [pc, #36]	@ (800b5c8 <siprintf+0x38>)
 800b5a2:	9107      	str	r1, [sp, #28]
 800b5a4:	9104      	str	r1, [sp, #16]
 800b5a6:	4909      	ldr	r1, [pc, #36]	@ (800b5cc <siprintf+0x3c>)
 800b5a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5ac:	9105      	str	r1, [sp, #20]
 800b5ae:	6800      	ldr	r0, [r0, #0]
 800b5b0:	9301      	str	r3, [sp, #4]
 800b5b2:	a902      	add	r1, sp, #8
 800b5b4:	f001 fc1e 	bl	800cdf4 <_svfiprintf_r>
 800b5b8:	9b02      	ldr	r3, [sp, #8]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	701a      	strb	r2, [r3, #0]
 800b5be:	b01c      	add	sp, #112	@ 0x70
 800b5c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5c4:	b003      	add	sp, #12
 800b5c6:	4770      	bx	lr
 800b5c8:	20000048 	.word	0x20000048
 800b5cc:	ffff0208 	.word	0xffff0208

0800b5d0 <__sread>:
 800b5d0:	b510      	push	{r4, lr}
 800b5d2:	460c      	mov	r4, r1
 800b5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5d8:	f000 f882 	bl	800b6e0 <_read_r>
 800b5dc:	2800      	cmp	r0, #0
 800b5de:	bfab      	itete	ge
 800b5e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b5e2:	89a3      	ldrhlt	r3, [r4, #12]
 800b5e4:	181b      	addge	r3, r3, r0
 800b5e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b5ea:	bfac      	ite	ge
 800b5ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b5ee:	81a3      	strhlt	r3, [r4, #12]
 800b5f0:	bd10      	pop	{r4, pc}

0800b5f2 <__swrite>:
 800b5f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f6:	461f      	mov	r7, r3
 800b5f8:	898b      	ldrh	r3, [r1, #12]
 800b5fa:	05db      	lsls	r3, r3, #23
 800b5fc:	4605      	mov	r5, r0
 800b5fe:	460c      	mov	r4, r1
 800b600:	4616      	mov	r6, r2
 800b602:	d505      	bpl.n	800b610 <__swrite+0x1e>
 800b604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b608:	2302      	movs	r3, #2
 800b60a:	2200      	movs	r2, #0
 800b60c:	f000 f856 	bl	800b6bc <_lseek_r>
 800b610:	89a3      	ldrh	r3, [r4, #12]
 800b612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b616:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b61a:	81a3      	strh	r3, [r4, #12]
 800b61c:	4632      	mov	r2, r6
 800b61e:	463b      	mov	r3, r7
 800b620:	4628      	mov	r0, r5
 800b622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b626:	f000 b86d 	b.w	800b704 <_write_r>

0800b62a <__sseek>:
 800b62a:	b510      	push	{r4, lr}
 800b62c:	460c      	mov	r4, r1
 800b62e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b632:	f000 f843 	bl	800b6bc <_lseek_r>
 800b636:	1c43      	adds	r3, r0, #1
 800b638:	89a3      	ldrh	r3, [r4, #12]
 800b63a:	bf15      	itete	ne
 800b63c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b63e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b642:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b646:	81a3      	strheq	r3, [r4, #12]
 800b648:	bf18      	it	ne
 800b64a:	81a3      	strhne	r3, [r4, #12]
 800b64c:	bd10      	pop	{r4, pc}

0800b64e <__sclose>:
 800b64e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b652:	f000 b823 	b.w	800b69c <_close_r>

0800b656 <memset>:
 800b656:	4402      	add	r2, r0
 800b658:	4603      	mov	r3, r0
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d100      	bne.n	800b660 <memset+0xa>
 800b65e:	4770      	bx	lr
 800b660:	f803 1b01 	strb.w	r1, [r3], #1
 800b664:	e7f9      	b.n	800b65a <memset+0x4>

0800b666 <strstr>:
 800b666:	780a      	ldrb	r2, [r1, #0]
 800b668:	b570      	push	{r4, r5, r6, lr}
 800b66a:	b96a      	cbnz	r2, 800b688 <strstr+0x22>
 800b66c:	bd70      	pop	{r4, r5, r6, pc}
 800b66e:	429a      	cmp	r2, r3
 800b670:	d109      	bne.n	800b686 <strstr+0x20>
 800b672:	460c      	mov	r4, r1
 800b674:	4605      	mov	r5, r0
 800b676:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d0f6      	beq.n	800b66c <strstr+0x6>
 800b67e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b682:	429e      	cmp	r6, r3
 800b684:	d0f7      	beq.n	800b676 <strstr+0x10>
 800b686:	3001      	adds	r0, #1
 800b688:	7803      	ldrb	r3, [r0, #0]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1ef      	bne.n	800b66e <strstr+0x8>
 800b68e:	4618      	mov	r0, r3
 800b690:	e7ec      	b.n	800b66c <strstr+0x6>
	...

0800b694 <_localeconv_r>:
 800b694:	4800      	ldr	r0, [pc, #0]	@ (800b698 <_localeconv_r+0x4>)
 800b696:	4770      	bx	lr
 800b698:	20000188 	.word	0x20000188

0800b69c <_close_r>:
 800b69c:	b538      	push	{r3, r4, r5, lr}
 800b69e:	4d06      	ldr	r5, [pc, #24]	@ (800b6b8 <_close_r+0x1c>)
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	4604      	mov	r4, r0
 800b6a4:	4608      	mov	r0, r1
 800b6a6:	602b      	str	r3, [r5, #0]
 800b6a8:	f7f6 fe1e 	bl	80022e8 <_close>
 800b6ac:	1c43      	adds	r3, r0, #1
 800b6ae:	d102      	bne.n	800b6b6 <_close_r+0x1a>
 800b6b0:	682b      	ldr	r3, [r5, #0]
 800b6b2:	b103      	cbz	r3, 800b6b6 <_close_r+0x1a>
 800b6b4:	6023      	str	r3, [r4, #0]
 800b6b6:	bd38      	pop	{r3, r4, r5, pc}
 800b6b8:	20000790 	.word	0x20000790

0800b6bc <_lseek_r>:
 800b6bc:	b538      	push	{r3, r4, r5, lr}
 800b6be:	4d07      	ldr	r5, [pc, #28]	@ (800b6dc <_lseek_r+0x20>)
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	4608      	mov	r0, r1
 800b6c4:	4611      	mov	r1, r2
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	602a      	str	r2, [r5, #0]
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	f7f6 fe33 	bl	8002336 <_lseek>
 800b6d0:	1c43      	adds	r3, r0, #1
 800b6d2:	d102      	bne.n	800b6da <_lseek_r+0x1e>
 800b6d4:	682b      	ldr	r3, [r5, #0]
 800b6d6:	b103      	cbz	r3, 800b6da <_lseek_r+0x1e>
 800b6d8:	6023      	str	r3, [r4, #0]
 800b6da:	bd38      	pop	{r3, r4, r5, pc}
 800b6dc:	20000790 	.word	0x20000790

0800b6e0 <_read_r>:
 800b6e0:	b538      	push	{r3, r4, r5, lr}
 800b6e2:	4d07      	ldr	r5, [pc, #28]	@ (800b700 <_read_r+0x20>)
 800b6e4:	4604      	mov	r4, r0
 800b6e6:	4608      	mov	r0, r1
 800b6e8:	4611      	mov	r1, r2
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	602a      	str	r2, [r5, #0]
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	f7f6 fdc1 	bl	8002276 <_read>
 800b6f4:	1c43      	adds	r3, r0, #1
 800b6f6:	d102      	bne.n	800b6fe <_read_r+0x1e>
 800b6f8:	682b      	ldr	r3, [r5, #0]
 800b6fa:	b103      	cbz	r3, 800b6fe <_read_r+0x1e>
 800b6fc:	6023      	str	r3, [r4, #0]
 800b6fe:	bd38      	pop	{r3, r4, r5, pc}
 800b700:	20000790 	.word	0x20000790

0800b704 <_write_r>:
 800b704:	b538      	push	{r3, r4, r5, lr}
 800b706:	4d07      	ldr	r5, [pc, #28]	@ (800b724 <_write_r+0x20>)
 800b708:	4604      	mov	r4, r0
 800b70a:	4608      	mov	r0, r1
 800b70c:	4611      	mov	r1, r2
 800b70e:	2200      	movs	r2, #0
 800b710:	602a      	str	r2, [r5, #0]
 800b712:	461a      	mov	r2, r3
 800b714:	f7f6 fdcc 	bl	80022b0 <_write>
 800b718:	1c43      	adds	r3, r0, #1
 800b71a:	d102      	bne.n	800b722 <_write_r+0x1e>
 800b71c:	682b      	ldr	r3, [r5, #0]
 800b71e:	b103      	cbz	r3, 800b722 <_write_r+0x1e>
 800b720:	6023      	str	r3, [r4, #0]
 800b722:	bd38      	pop	{r3, r4, r5, pc}
 800b724:	20000790 	.word	0x20000790

0800b728 <__errno>:
 800b728:	4b01      	ldr	r3, [pc, #4]	@ (800b730 <__errno+0x8>)
 800b72a:	6818      	ldr	r0, [r3, #0]
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop
 800b730:	20000048 	.word	0x20000048

0800b734 <__libc_init_array>:
 800b734:	b570      	push	{r4, r5, r6, lr}
 800b736:	4d0d      	ldr	r5, [pc, #52]	@ (800b76c <__libc_init_array+0x38>)
 800b738:	4c0d      	ldr	r4, [pc, #52]	@ (800b770 <__libc_init_array+0x3c>)
 800b73a:	1b64      	subs	r4, r4, r5
 800b73c:	10a4      	asrs	r4, r4, #2
 800b73e:	2600      	movs	r6, #0
 800b740:	42a6      	cmp	r6, r4
 800b742:	d109      	bne.n	800b758 <__libc_init_array+0x24>
 800b744:	4d0b      	ldr	r5, [pc, #44]	@ (800b774 <__libc_init_array+0x40>)
 800b746:	4c0c      	ldr	r4, [pc, #48]	@ (800b778 <__libc_init_array+0x44>)
 800b748:	f002 f864 	bl	800d814 <_init>
 800b74c:	1b64      	subs	r4, r4, r5
 800b74e:	10a4      	asrs	r4, r4, #2
 800b750:	2600      	movs	r6, #0
 800b752:	42a6      	cmp	r6, r4
 800b754:	d105      	bne.n	800b762 <__libc_init_array+0x2e>
 800b756:	bd70      	pop	{r4, r5, r6, pc}
 800b758:	f855 3b04 	ldr.w	r3, [r5], #4
 800b75c:	4798      	blx	r3
 800b75e:	3601      	adds	r6, #1
 800b760:	e7ee      	b.n	800b740 <__libc_init_array+0xc>
 800b762:	f855 3b04 	ldr.w	r3, [r5], #4
 800b766:	4798      	blx	r3
 800b768:	3601      	adds	r6, #1
 800b76a:	e7f2      	b.n	800b752 <__libc_init_array+0x1e>
 800b76c:	08010df8 	.word	0x08010df8
 800b770:	08010df8 	.word	0x08010df8
 800b774:	08010df8 	.word	0x08010df8
 800b778:	08010dfc 	.word	0x08010dfc

0800b77c <__retarget_lock_init_recursive>:
 800b77c:	4770      	bx	lr

0800b77e <__retarget_lock_acquire_recursive>:
 800b77e:	4770      	bx	lr

0800b780 <__retarget_lock_release_recursive>:
 800b780:	4770      	bx	lr

0800b782 <memcpy>:
 800b782:	440a      	add	r2, r1
 800b784:	4291      	cmp	r1, r2
 800b786:	f100 33ff 	add.w	r3, r0, #4294967295
 800b78a:	d100      	bne.n	800b78e <memcpy+0xc>
 800b78c:	4770      	bx	lr
 800b78e:	b510      	push	{r4, lr}
 800b790:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b794:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b798:	4291      	cmp	r1, r2
 800b79a:	d1f9      	bne.n	800b790 <memcpy+0xe>
 800b79c:	bd10      	pop	{r4, pc}

0800b79e <quorem>:
 800b79e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7a2:	6903      	ldr	r3, [r0, #16]
 800b7a4:	690c      	ldr	r4, [r1, #16]
 800b7a6:	42a3      	cmp	r3, r4
 800b7a8:	4607      	mov	r7, r0
 800b7aa:	db7e      	blt.n	800b8aa <quorem+0x10c>
 800b7ac:	3c01      	subs	r4, #1
 800b7ae:	f101 0814 	add.w	r8, r1, #20
 800b7b2:	00a3      	lsls	r3, r4, #2
 800b7b4:	f100 0514 	add.w	r5, r0, #20
 800b7b8:	9300      	str	r3, [sp, #0]
 800b7ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7be:	9301      	str	r3, [sp, #4]
 800b7c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b7c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7c8:	3301      	adds	r3, #1
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b7d0:	fbb2 f6f3 	udiv	r6, r2, r3
 800b7d4:	d32e      	bcc.n	800b834 <quorem+0x96>
 800b7d6:	f04f 0a00 	mov.w	sl, #0
 800b7da:	46c4      	mov	ip, r8
 800b7dc:	46ae      	mov	lr, r5
 800b7de:	46d3      	mov	fp, sl
 800b7e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b7e4:	b298      	uxth	r0, r3
 800b7e6:	fb06 a000 	mla	r0, r6, r0, sl
 800b7ea:	0c02      	lsrs	r2, r0, #16
 800b7ec:	0c1b      	lsrs	r3, r3, #16
 800b7ee:	fb06 2303 	mla	r3, r6, r3, r2
 800b7f2:	f8de 2000 	ldr.w	r2, [lr]
 800b7f6:	b280      	uxth	r0, r0
 800b7f8:	b292      	uxth	r2, r2
 800b7fa:	1a12      	subs	r2, r2, r0
 800b7fc:	445a      	add	r2, fp
 800b7fe:	f8de 0000 	ldr.w	r0, [lr]
 800b802:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b806:	b29b      	uxth	r3, r3
 800b808:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b80c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b810:	b292      	uxth	r2, r2
 800b812:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b816:	45e1      	cmp	r9, ip
 800b818:	f84e 2b04 	str.w	r2, [lr], #4
 800b81c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b820:	d2de      	bcs.n	800b7e0 <quorem+0x42>
 800b822:	9b00      	ldr	r3, [sp, #0]
 800b824:	58eb      	ldr	r3, [r5, r3]
 800b826:	b92b      	cbnz	r3, 800b834 <quorem+0x96>
 800b828:	9b01      	ldr	r3, [sp, #4]
 800b82a:	3b04      	subs	r3, #4
 800b82c:	429d      	cmp	r5, r3
 800b82e:	461a      	mov	r2, r3
 800b830:	d32f      	bcc.n	800b892 <quorem+0xf4>
 800b832:	613c      	str	r4, [r7, #16]
 800b834:	4638      	mov	r0, r7
 800b836:	f001 f979 	bl	800cb2c <__mcmp>
 800b83a:	2800      	cmp	r0, #0
 800b83c:	db25      	blt.n	800b88a <quorem+0xec>
 800b83e:	4629      	mov	r1, r5
 800b840:	2000      	movs	r0, #0
 800b842:	f858 2b04 	ldr.w	r2, [r8], #4
 800b846:	f8d1 c000 	ldr.w	ip, [r1]
 800b84a:	fa1f fe82 	uxth.w	lr, r2
 800b84e:	fa1f f38c 	uxth.w	r3, ip
 800b852:	eba3 030e 	sub.w	r3, r3, lr
 800b856:	4403      	add	r3, r0
 800b858:	0c12      	lsrs	r2, r2, #16
 800b85a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b85e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b862:	b29b      	uxth	r3, r3
 800b864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b868:	45c1      	cmp	r9, r8
 800b86a:	f841 3b04 	str.w	r3, [r1], #4
 800b86e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b872:	d2e6      	bcs.n	800b842 <quorem+0xa4>
 800b874:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b878:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b87c:	b922      	cbnz	r2, 800b888 <quorem+0xea>
 800b87e:	3b04      	subs	r3, #4
 800b880:	429d      	cmp	r5, r3
 800b882:	461a      	mov	r2, r3
 800b884:	d30b      	bcc.n	800b89e <quorem+0x100>
 800b886:	613c      	str	r4, [r7, #16]
 800b888:	3601      	adds	r6, #1
 800b88a:	4630      	mov	r0, r6
 800b88c:	b003      	add	sp, #12
 800b88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b892:	6812      	ldr	r2, [r2, #0]
 800b894:	3b04      	subs	r3, #4
 800b896:	2a00      	cmp	r2, #0
 800b898:	d1cb      	bne.n	800b832 <quorem+0x94>
 800b89a:	3c01      	subs	r4, #1
 800b89c:	e7c6      	b.n	800b82c <quorem+0x8e>
 800b89e:	6812      	ldr	r2, [r2, #0]
 800b8a0:	3b04      	subs	r3, #4
 800b8a2:	2a00      	cmp	r2, #0
 800b8a4:	d1ef      	bne.n	800b886 <quorem+0xe8>
 800b8a6:	3c01      	subs	r4, #1
 800b8a8:	e7ea      	b.n	800b880 <quorem+0xe2>
 800b8aa:	2000      	movs	r0, #0
 800b8ac:	e7ee      	b.n	800b88c <quorem+0xee>
	...

0800b8b0 <_dtoa_r>:
 800b8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8b4:	69c7      	ldr	r7, [r0, #28]
 800b8b6:	b099      	sub	sp, #100	@ 0x64
 800b8b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b8bc:	ec55 4b10 	vmov	r4, r5, d0
 800b8c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b8c2:	9109      	str	r1, [sp, #36]	@ 0x24
 800b8c4:	4683      	mov	fp, r0
 800b8c6:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b8ca:	b97f      	cbnz	r7, 800b8ec <_dtoa_r+0x3c>
 800b8cc:	2010      	movs	r0, #16
 800b8ce:	f000 fdfd 	bl	800c4cc <malloc>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	f8cb 001c 	str.w	r0, [fp, #28]
 800b8d8:	b920      	cbnz	r0, 800b8e4 <_dtoa_r+0x34>
 800b8da:	4ba7      	ldr	r3, [pc, #668]	@ (800bb78 <_dtoa_r+0x2c8>)
 800b8dc:	21ef      	movs	r1, #239	@ 0xef
 800b8de:	48a7      	ldr	r0, [pc, #668]	@ (800bb7c <_dtoa_r+0x2cc>)
 800b8e0:	f001 fc5a 	bl	800d198 <__assert_func>
 800b8e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b8e8:	6007      	str	r7, [r0, #0]
 800b8ea:	60c7      	str	r7, [r0, #12]
 800b8ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b8f0:	6819      	ldr	r1, [r3, #0]
 800b8f2:	b159      	cbz	r1, 800b90c <_dtoa_r+0x5c>
 800b8f4:	685a      	ldr	r2, [r3, #4]
 800b8f6:	604a      	str	r2, [r1, #4]
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	4093      	lsls	r3, r2
 800b8fc:	608b      	str	r3, [r1, #8]
 800b8fe:	4658      	mov	r0, fp
 800b900:	f000 feda 	bl	800c6b8 <_Bfree>
 800b904:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b908:	2200      	movs	r2, #0
 800b90a:	601a      	str	r2, [r3, #0]
 800b90c:	1e2b      	subs	r3, r5, #0
 800b90e:	bfb9      	ittee	lt
 800b910:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b914:	9303      	strlt	r3, [sp, #12]
 800b916:	2300      	movge	r3, #0
 800b918:	6033      	strge	r3, [r6, #0]
 800b91a:	9f03      	ldr	r7, [sp, #12]
 800b91c:	4b98      	ldr	r3, [pc, #608]	@ (800bb80 <_dtoa_r+0x2d0>)
 800b91e:	bfbc      	itt	lt
 800b920:	2201      	movlt	r2, #1
 800b922:	6032      	strlt	r2, [r6, #0]
 800b924:	43bb      	bics	r3, r7
 800b926:	d112      	bne.n	800b94e <_dtoa_r+0x9e>
 800b928:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b92a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b92e:	6013      	str	r3, [r2, #0]
 800b930:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b934:	4323      	orrs	r3, r4
 800b936:	f000 854d 	beq.w	800c3d4 <_dtoa_r+0xb24>
 800b93a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b93c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800bb94 <_dtoa_r+0x2e4>
 800b940:	2b00      	cmp	r3, #0
 800b942:	f000 854f 	beq.w	800c3e4 <_dtoa_r+0xb34>
 800b946:	f10a 0303 	add.w	r3, sl, #3
 800b94a:	f000 bd49 	b.w	800c3e0 <_dtoa_r+0xb30>
 800b94e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b952:	2200      	movs	r2, #0
 800b954:	ec51 0b17 	vmov	r0, r1, d7
 800b958:	2300      	movs	r3, #0
 800b95a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b95e:	f7f5 f8b3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b962:	4680      	mov	r8, r0
 800b964:	b158      	cbz	r0, 800b97e <_dtoa_r+0xce>
 800b966:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b968:	2301      	movs	r3, #1
 800b96a:	6013      	str	r3, [r2, #0]
 800b96c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b96e:	b113      	cbz	r3, 800b976 <_dtoa_r+0xc6>
 800b970:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b972:	4b84      	ldr	r3, [pc, #528]	@ (800bb84 <_dtoa_r+0x2d4>)
 800b974:	6013      	str	r3, [r2, #0]
 800b976:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800bb98 <_dtoa_r+0x2e8>
 800b97a:	f000 bd33 	b.w	800c3e4 <_dtoa_r+0xb34>
 800b97e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b982:	aa16      	add	r2, sp, #88	@ 0x58
 800b984:	a917      	add	r1, sp, #92	@ 0x5c
 800b986:	4658      	mov	r0, fp
 800b988:	f001 f980 	bl	800cc8c <__d2b>
 800b98c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b990:	4681      	mov	r9, r0
 800b992:	2e00      	cmp	r6, #0
 800b994:	d077      	beq.n	800ba86 <_dtoa_r+0x1d6>
 800b996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b998:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b99c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b9a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b9a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b9ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	4b74      	ldr	r3, [pc, #464]	@ (800bb88 <_dtoa_r+0x2d8>)
 800b9b6:	f7f4 fc67 	bl	8000288 <__aeabi_dsub>
 800b9ba:	a369      	add	r3, pc, #420	@ (adr r3, 800bb60 <_dtoa_r+0x2b0>)
 800b9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c0:	f7f4 fe1a 	bl	80005f8 <__aeabi_dmul>
 800b9c4:	a368      	add	r3, pc, #416	@ (adr r3, 800bb68 <_dtoa_r+0x2b8>)
 800b9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ca:	f7f4 fc5f 	bl	800028c <__adddf3>
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	460d      	mov	r5, r1
 800b9d4:	f7f4 fda6 	bl	8000524 <__aeabi_i2d>
 800b9d8:	a365      	add	r3, pc, #404	@ (adr r3, 800bb70 <_dtoa_r+0x2c0>)
 800b9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9de:	f7f4 fe0b 	bl	80005f8 <__aeabi_dmul>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	f7f4 fc4f 	bl	800028c <__adddf3>
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	460d      	mov	r5, r1
 800b9f2:	f7f5 f8b1 	bl	8000b58 <__aeabi_d2iz>
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	4607      	mov	r7, r0
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	4629      	mov	r1, r5
 800ba00:	f7f5 f86c 	bl	8000adc <__aeabi_dcmplt>
 800ba04:	b140      	cbz	r0, 800ba18 <_dtoa_r+0x168>
 800ba06:	4638      	mov	r0, r7
 800ba08:	f7f4 fd8c 	bl	8000524 <__aeabi_i2d>
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	462b      	mov	r3, r5
 800ba10:	f7f5 f85a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba14:	b900      	cbnz	r0, 800ba18 <_dtoa_r+0x168>
 800ba16:	3f01      	subs	r7, #1
 800ba18:	2f16      	cmp	r7, #22
 800ba1a:	d851      	bhi.n	800bac0 <_dtoa_r+0x210>
 800ba1c:	4b5b      	ldr	r3, [pc, #364]	@ (800bb8c <_dtoa_r+0x2dc>)
 800ba1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba2a:	f7f5 f857 	bl	8000adc <__aeabi_dcmplt>
 800ba2e:	2800      	cmp	r0, #0
 800ba30:	d048      	beq.n	800bac4 <_dtoa_r+0x214>
 800ba32:	3f01      	subs	r7, #1
 800ba34:	2300      	movs	r3, #0
 800ba36:	9312      	str	r3, [sp, #72]	@ 0x48
 800ba38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ba3a:	1b9b      	subs	r3, r3, r6
 800ba3c:	1e5a      	subs	r2, r3, #1
 800ba3e:	bf44      	itt	mi
 800ba40:	f1c3 0801 	rsbmi	r8, r3, #1
 800ba44:	2300      	movmi	r3, #0
 800ba46:	9208      	str	r2, [sp, #32]
 800ba48:	bf54      	ite	pl
 800ba4a:	f04f 0800 	movpl.w	r8, #0
 800ba4e:	9308      	strmi	r3, [sp, #32]
 800ba50:	2f00      	cmp	r7, #0
 800ba52:	db39      	blt.n	800bac8 <_dtoa_r+0x218>
 800ba54:	9b08      	ldr	r3, [sp, #32]
 800ba56:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ba58:	443b      	add	r3, r7
 800ba5a:	9308      	str	r3, [sp, #32]
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba62:	2b09      	cmp	r3, #9
 800ba64:	d864      	bhi.n	800bb30 <_dtoa_r+0x280>
 800ba66:	2b05      	cmp	r3, #5
 800ba68:	bfc4      	itt	gt
 800ba6a:	3b04      	subgt	r3, #4
 800ba6c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ba6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba70:	f1a3 0302 	sub.w	r3, r3, #2
 800ba74:	bfcc      	ite	gt
 800ba76:	2400      	movgt	r4, #0
 800ba78:	2401      	movle	r4, #1
 800ba7a:	2b03      	cmp	r3, #3
 800ba7c:	d863      	bhi.n	800bb46 <_dtoa_r+0x296>
 800ba7e:	e8df f003 	tbb	[pc, r3]
 800ba82:	372a      	.short	0x372a
 800ba84:	5535      	.short	0x5535
 800ba86:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ba8a:	441e      	add	r6, r3
 800ba8c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba90:	2b20      	cmp	r3, #32
 800ba92:	bfc1      	itttt	gt
 800ba94:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba98:	409f      	lslgt	r7, r3
 800ba9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800baa2:	bfd6      	itet	le
 800baa4:	f1c3 0320 	rsble	r3, r3, #32
 800baa8:	ea47 0003 	orrgt.w	r0, r7, r3
 800baac:	fa04 f003 	lslle.w	r0, r4, r3
 800bab0:	f7f4 fd28 	bl	8000504 <__aeabi_ui2d>
 800bab4:	2201      	movs	r2, #1
 800bab6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800baba:	3e01      	subs	r6, #1
 800babc:	9214      	str	r2, [sp, #80]	@ 0x50
 800babe:	e777      	b.n	800b9b0 <_dtoa_r+0x100>
 800bac0:	2301      	movs	r3, #1
 800bac2:	e7b8      	b.n	800ba36 <_dtoa_r+0x186>
 800bac4:	9012      	str	r0, [sp, #72]	@ 0x48
 800bac6:	e7b7      	b.n	800ba38 <_dtoa_r+0x188>
 800bac8:	427b      	negs	r3, r7
 800baca:	930a      	str	r3, [sp, #40]	@ 0x28
 800bacc:	2300      	movs	r3, #0
 800bace:	eba8 0807 	sub.w	r8, r8, r7
 800bad2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bad4:	e7c4      	b.n	800ba60 <_dtoa_r+0x1b0>
 800bad6:	2300      	movs	r3, #0
 800bad8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bada:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800badc:	2b00      	cmp	r3, #0
 800bade:	dc35      	bgt.n	800bb4c <_dtoa_r+0x29c>
 800bae0:	2301      	movs	r3, #1
 800bae2:	9300      	str	r3, [sp, #0]
 800bae4:	9307      	str	r3, [sp, #28]
 800bae6:	461a      	mov	r2, r3
 800bae8:	920e      	str	r2, [sp, #56]	@ 0x38
 800baea:	e00b      	b.n	800bb04 <_dtoa_r+0x254>
 800baec:	2301      	movs	r3, #1
 800baee:	e7f3      	b.n	800bad8 <_dtoa_r+0x228>
 800baf0:	2300      	movs	r3, #0
 800baf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800baf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baf6:	18fb      	adds	r3, r7, r3
 800baf8:	9300      	str	r3, [sp, #0]
 800bafa:	3301      	adds	r3, #1
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	9307      	str	r3, [sp, #28]
 800bb00:	bfb8      	it	lt
 800bb02:	2301      	movlt	r3, #1
 800bb04:	f8db 001c 	ldr.w	r0, [fp, #28]
 800bb08:	2100      	movs	r1, #0
 800bb0a:	2204      	movs	r2, #4
 800bb0c:	f102 0514 	add.w	r5, r2, #20
 800bb10:	429d      	cmp	r5, r3
 800bb12:	d91f      	bls.n	800bb54 <_dtoa_r+0x2a4>
 800bb14:	6041      	str	r1, [r0, #4]
 800bb16:	4658      	mov	r0, fp
 800bb18:	f000 fd8e 	bl	800c638 <_Balloc>
 800bb1c:	4682      	mov	sl, r0
 800bb1e:	2800      	cmp	r0, #0
 800bb20:	d13c      	bne.n	800bb9c <_dtoa_r+0x2ec>
 800bb22:	4b1b      	ldr	r3, [pc, #108]	@ (800bb90 <_dtoa_r+0x2e0>)
 800bb24:	4602      	mov	r2, r0
 800bb26:	f240 11af 	movw	r1, #431	@ 0x1af
 800bb2a:	e6d8      	b.n	800b8de <_dtoa_r+0x2e>
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	e7e0      	b.n	800baf2 <_dtoa_r+0x242>
 800bb30:	2401      	movs	r4, #1
 800bb32:	2300      	movs	r3, #0
 800bb34:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb36:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bb38:	f04f 33ff 	mov.w	r3, #4294967295
 800bb3c:	9300      	str	r3, [sp, #0]
 800bb3e:	9307      	str	r3, [sp, #28]
 800bb40:	2200      	movs	r2, #0
 800bb42:	2312      	movs	r3, #18
 800bb44:	e7d0      	b.n	800bae8 <_dtoa_r+0x238>
 800bb46:	2301      	movs	r3, #1
 800bb48:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb4a:	e7f5      	b.n	800bb38 <_dtoa_r+0x288>
 800bb4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb4e:	9300      	str	r3, [sp, #0]
 800bb50:	9307      	str	r3, [sp, #28]
 800bb52:	e7d7      	b.n	800bb04 <_dtoa_r+0x254>
 800bb54:	3101      	adds	r1, #1
 800bb56:	0052      	lsls	r2, r2, #1
 800bb58:	e7d8      	b.n	800bb0c <_dtoa_r+0x25c>
 800bb5a:	bf00      	nop
 800bb5c:	f3af 8000 	nop.w
 800bb60:	636f4361 	.word	0x636f4361
 800bb64:	3fd287a7 	.word	0x3fd287a7
 800bb68:	8b60c8b3 	.word	0x8b60c8b3
 800bb6c:	3fc68a28 	.word	0x3fc68a28
 800bb70:	509f79fb 	.word	0x509f79fb
 800bb74:	3fd34413 	.word	0x3fd34413
 800bb78:	08010ac1 	.word	0x08010ac1
 800bb7c:	08010ad8 	.word	0x08010ad8
 800bb80:	7ff00000 	.word	0x7ff00000
 800bb84:	08010a91 	.word	0x08010a91
 800bb88:	3ff80000 	.word	0x3ff80000
 800bb8c:	08010bd0 	.word	0x08010bd0
 800bb90:	08010b30 	.word	0x08010b30
 800bb94:	08010abd 	.word	0x08010abd
 800bb98:	08010a90 	.word	0x08010a90
 800bb9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bba0:	6018      	str	r0, [r3, #0]
 800bba2:	9b07      	ldr	r3, [sp, #28]
 800bba4:	2b0e      	cmp	r3, #14
 800bba6:	f200 80a4 	bhi.w	800bcf2 <_dtoa_r+0x442>
 800bbaa:	2c00      	cmp	r4, #0
 800bbac:	f000 80a1 	beq.w	800bcf2 <_dtoa_r+0x442>
 800bbb0:	2f00      	cmp	r7, #0
 800bbb2:	dd33      	ble.n	800bc1c <_dtoa_r+0x36c>
 800bbb4:	4bad      	ldr	r3, [pc, #692]	@ (800be6c <_dtoa_r+0x5bc>)
 800bbb6:	f007 020f 	and.w	r2, r7, #15
 800bbba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbbe:	ed93 7b00 	vldr	d7, [r3]
 800bbc2:	05f8      	lsls	r0, r7, #23
 800bbc4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bbc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bbcc:	d516      	bpl.n	800bbfc <_dtoa_r+0x34c>
 800bbce:	4ba8      	ldr	r3, [pc, #672]	@ (800be70 <_dtoa_r+0x5c0>)
 800bbd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bbd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bbd8:	f7f4 fe38 	bl	800084c <__aeabi_ddiv>
 800bbdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbe0:	f004 040f 	and.w	r4, r4, #15
 800bbe4:	2603      	movs	r6, #3
 800bbe6:	4da2      	ldr	r5, [pc, #648]	@ (800be70 <_dtoa_r+0x5c0>)
 800bbe8:	b954      	cbnz	r4, 800bc00 <_dtoa_r+0x350>
 800bbea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbf2:	f7f4 fe2b 	bl	800084c <__aeabi_ddiv>
 800bbf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbfa:	e028      	b.n	800bc4e <_dtoa_r+0x39e>
 800bbfc:	2602      	movs	r6, #2
 800bbfe:	e7f2      	b.n	800bbe6 <_dtoa_r+0x336>
 800bc00:	07e1      	lsls	r1, r4, #31
 800bc02:	d508      	bpl.n	800bc16 <_dtoa_r+0x366>
 800bc04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc08:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc0c:	f7f4 fcf4 	bl	80005f8 <__aeabi_dmul>
 800bc10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc14:	3601      	adds	r6, #1
 800bc16:	1064      	asrs	r4, r4, #1
 800bc18:	3508      	adds	r5, #8
 800bc1a:	e7e5      	b.n	800bbe8 <_dtoa_r+0x338>
 800bc1c:	f000 80d2 	beq.w	800bdc4 <_dtoa_r+0x514>
 800bc20:	427c      	negs	r4, r7
 800bc22:	4b92      	ldr	r3, [pc, #584]	@ (800be6c <_dtoa_r+0x5bc>)
 800bc24:	4d92      	ldr	r5, [pc, #584]	@ (800be70 <_dtoa_r+0x5c0>)
 800bc26:	f004 020f 	and.w	r2, r4, #15
 800bc2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc36:	f7f4 fcdf 	bl	80005f8 <__aeabi_dmul>
 800bc3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc3e:	1124      	asrs	r4, r4, #4
 800bc40:	2300      	movs	r3, #0
 800bc42:	2602      	movs	r6, #2
 800bc44:	2c00      	cmp	r4, #0
 800bc46:	f040 80b2 	bne.w	800bdae <_dtoa_r+0x4fe>
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d1d3      	bne.n	800bbf6 <_dtoa_r+0x346>
 800bc4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bc50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	f000 80b7 	beq.w	800bdc8 <_dtoa_r+0x518>
 800bc5a:	4b86      	ldr	r3, [pc, #536]	@ (800be74 <_dtoa_r+0x5c4>)
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	4620      	mov	r0, r4
 800bc60:	4629      	mov	r1, r5
 800bc62:	f7f4 ff3b 	bl	8000adc <__aeabi_dcmplt>
 800bc66:	2800      	cmp	r0, #0
 800bc68:	f000 80ae 	beq.w	800bdc8 <_dtoa_r+0x518>
 800bc6c:	9b07      	ldr	r3, [sp, #28]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f000 80aa 	beq.w	800bdc8 <_dtoa_r+0x518>
 800bc74:	9b00      	ldr	r3, [sp, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	dd37      	ble.n	800bcea <_dtoa_r+0x43a>
 800bc7a:	1e7b      	subs	r3, r7, #1
 800bc7c:	9304      	str	r3, [sp, #16]
 800bc7e:	4620      	mov	r0, r4
 800bc80:	4b7d      	ldr	r3, [pc, #500]	@ (800be78 <_dtoa_r+0x5c8>)
 800bc82:	2200      	movs	r2, #0
 800bc84:	4629      	mov	r1, r5
 800bc86:	f7f4 fcb7 	bl	80005f8 <__aeabi_dmul>
 800bc8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc8e:	9c00      	ldr	r4, [sp, #0]
 800bc90:	3601      	adds	r6, #1
 800bc92:	4630      	mov	r0, r6
 800bc94:	f7f4 fc46 	bl	8000524 <__aeabi_i2d>
 800bc98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc9c:	f7f4 fcac 	bl	80005f8 <__aeabi_dmul>
 800bca0:	4b76      	ldr	r3, [pc, #472]	@ (800be7c <_dtoa_r+0x5cc>)
 800bca2:	2200      	movs	r2, #0
 800bca4:	f7f4 faf2 	bl	800028c <__adddf3>
 800bca8:	4605      	mov	r5, r0
 800bcaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bcae:	2c00      	cmp	r4, #0
 800bcb0:	f040 808d 	bne.w	800bdce <_dtoa_r+0x51e>
 800bcb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcb8:	4b71      	ldr	r3, [pc, #452]	@ (800be80 <_dtoa_r+0x5d0>)
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f7f4 fae4 	bl	8000288 <__aeabi_dsub>
 800bcc0:	4602      	mov	r2, r0
 800bcc2:	460b      	mov	r3, r1
 800bcc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcc8:	462a      	mov	r2, r5
 800bcca:	4633      	mov	r3, r6
 800bccc:	f7f4 ff24 	bl	8000b18 <__aeabi_dcmpgt>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	f040 828b 	bne.w	800c1ec <_dtoa_r+0x93c>
 800bcd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcda:	462a      	mov	r2, r5
 800bcdc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bce0:	f7f4 fefc 	bl	8000adc <__aeabi_dcmplt>
 800bce4:	2800      	cmp	r0, #0
 800bce6:	f040 8128 	bne.w	800bf3a <_dtoa_r+0x68a>
 800bcea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bcee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bcf2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	f2c0 815a 	blt.w	800bfae <_dtoa_r+0x6fe>
 800bcfa:	2f0e      	cmp	r7, #14
 800bcfc:	f300 8157 	bgt.w	800bfae <_dtoa_r+0x6fe>
 800bd00:	4b5a      	ldr	r3, [pc, #360]	@ (800be6c <_dtoa_r+0x5bc>)
 800bd02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bd06:	ed93 7b00 	vldr	d7, [r3]
 800bd0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	ed8d 7b00 	vstr	d7, [sp]
 800bd12:	da03      	bge.n	800bd1c <_dtoa_r+0x46c>
 800bd14:	9b07      	ldr	r3, [sp, #28]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	f340 8101 	ble.w	800bf1e <_dtoa_r+0x66e>
 800bd1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bd20:	4656      	mov	r6, sl
 800bd22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd26:	4620      	mov	r0, r4
 800bd28:	4629      	mov	r1, r5
 800bd2a:	f7f4 fd8f 	bl	800084c <__aeabi_ddiv>
 800bd2e:	f7f4 ff13 	bl	8000b58 <__aeabi_d2iz>
 800bd32:	4680      	mov	r8, r0
 800bd34:	f7f4 fbf6 	bl	8000524 <__aeabi_i2d>
 800bd38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd3c:	f7f4 fc5c 	bl	80005f8 <__aeabi_dmul>
 800bd40:	4602      	mov	r2, r0
 800bd42:	460b      	mov	r3, r1
 800bd44:	4620      	mov	r0, r4
 800bd46:	4629      	mov	r1, r5
 800bd48:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bd4c:	f7f4 fa9c 	bl	8000288 <__aeabi_dsub>
 800bd50:	f806 4b01 	strb.w	r4, [r6], #1
 800bd54:	9d07      	ldr	r5, [sp, #28]
 800bd56:	eba6 040a 	sub.w	r4, r6, sl
 800bd5a:	42a5      	cmp	r5, r4
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	460b      	mov	r3, r1
 800bd60:	f040 8117 	bne.w	800bf92 <_dtoa_r+0x6e2>
 800bd64:	f7f4 fa92 	bl	800028c <__adddf3>
 800bd68:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	460d      	mov	r5, r1
 800bd70:	f7f4 fed2 	bl	8000b18 <__aeabi_dcmpgt>
 800bd74:	2800      	cmp	r0, #0
 800bd76:	f040 80f9 	bne.w	800bf6c <_dtoa_r+0x6bc>
 800bd7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd7e:	4620      	mov	r0, r4
 800bd80:	4629      	mov	r1, r5
 800bd82:	f7f4 fea1 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd86:	b118      	cbz	r0, 800bd90 <_dtoa_r+0x4e0>
 800bd88:	f018 0f01 	tst.w	r8, #1
 800bd8c:	f040 80ee 	bne.w	800bf6c <_dtoa_r+0x6bc>
 800bd90:	4649      	mov	r1, r9
 800bd92:	4658      	mov	r0, fp
 800bd94:	f000 fc90 	bl	800c6b8 <_Bfree>
 800bd98:	2300      	movs	r3, #0
 800bd9a:	7033      	strb	r3, [r6, #0]
 800bd9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bd9e:	3701      	adds	r7, #1
 800bda0:	601f      	str	r7, [r3, #0]
 800bda2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f000 831d 	beq.w	800c3e4 <_dtoa_r+0xb34>
 800bdaa:	601e      	str	r6, [r3, #0]
 800bdac:	e31a      	b.n	800c3e4 <_dtoa_r+0xb34>
 800bdae:	07e2      	lsls	r2, r4, #31
 800bdb0:	d505      	bpl.n	800bdbe <_dtoa_r+0x50e>
 800bdb2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bdb6:	f7f4 fc1f 	bl	80005f8 <__aeabi_dmul>
 800bdba:	3601      	adds	r6, #1
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	1064      	asrs	r4, r4, #1
 800bdc0:	3508      	adds	r5, #8
 800bdc2:	e73f      	b.n	800bc44 <_dtoa_r+0x394>
 800bdc4:	2602      	movs	r6, #2
 800bdc6:	e742      	b.n	800bc4e <_dtoa_r+0x39e>
 800bdc8:	9c07      	ldr	r4, [sp, #28]
 800bdca:	9704      	str	r7, [sp, #16]
 800bdcc:	e761      	b.n	800bc92 <_dtoa_r+0x3e2>
 800bdce:	4b27      	ldr	r3, [pc, #156]	@ (800be6c <_dtoa_r+0x5bc>)
 800bdd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bdd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bdd6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bdda:	4454      	add	r4, sl
 800bddc:	2900      	cmp	r1, #0
 800bdde:	d053      	beq.n	800be88 <_dtoa_r+0x5d8>
 800bde0:	4928      	ldr	r1, [pc, #160]	@ (800be84 <_dtoa_r+0x5d4>)
 800bde2:	2000      	movs	r0, #0
 800bde4:	f7f4 fd32 	bl	800084c <__aeabi_ddiv>
 800bde8:	4633      	mov	r3, r6
 800bdea:	462a      	mov	r2, r5
 800bdec:	f7f4 fa4c 	bl	8000288 <__aeabi_dsub>
 800bdf0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bdf4:	4656      	mov	r6, sl
 800bdf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdfa:	f7f4 fead 	bl	8000b58 <__aeabi_d2iz>
 800bdfe:	4605      	mov	r5, r0
 800be00:	f7f4 fb90 	bl	8000524 <__aeabi_i2d>
 800be04:	4602      	mov	r2, r0
 800be06:	460b      	mov	r3, r1
 800be08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be0c:	f7f4 fa3c 	bl	8000288 <__aeabi_dsub>
 800be10:	3530      	adds	r5, #48	@ 0x30
 800be12:	4602      	mov	r2, r0
 800be14:	460b      	mov	r3, r1
 800be16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800be1a:	f806 5b01 	strb.w	r5, [r6], #1
 800be1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800be22:	f7f4 fe5b 	bl	8000adc <__aeabi_dcmplt>
 800be26:	2800      	cmp	r0, #0
 800be28:	d171      	bne.n	800bf0e <_dtoa_r+0x65e>
 800be2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be2e:	4911      	ldr	r1, [pc, #68]	@ (800be74 <_dtoa_r+0x5c4>)
 800be30:	2000      	movs	r0, #0
 800be32:	f7f4 fa29 	bl	8000288 <__aeabi_dsub>
 800be36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800be3a:	f7f4 fe4f 	bl	8000adc <__aeabi_dcmplt>
 800be3e:	2800      	cmp	r0, #0
 800be40:	f040 8095 	bne.w	800bf6e <_dtoa_r+0x6be>
 800be44:	42a6      	cmp	r6, r4
 800be46:	f43f af50 	beq.w	800bcea <_dtoa_r+0x43a>
 800be4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800be4e:	4b0a      	ldr	r3, [pc, #40]	@ (800be78 <_dtoa_r+0x5c8>)
 800be50:	2200      	movs	r2, #0
 800be52:	f7f4 fbd1 	bl	80005f8 <__aeabi_dmul>
 800be56:	4b08      	ldr	r3, [pc, #32]	@ (800be78 <_dtoa_r+0x5c8>)
 800be58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800be5c:	2200      	movs	r2, #0
 800be5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be62:	f7f4 fbc9 	bl	80005f8 <__aeabi_dmul>
 800be66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be6a:	e7c4      	b.n	800bdf6 <_dtoa_r+0x546>
 800be6c:	08010bd0 	.word	0x08010bd0
 800be70:	08010ba8 	.word	0x08010ba8
 800be74:	3ff00000 	.word	0x3ff00000
 800be78:	40240000 	.word	0x40240000
 800be7c:	401c0000 	.word	0x401c0000
 800be80:	40140000 	.word	0x40140000
 800be84:	3fe00000 	.word	0x3fe00000
 800be88:	4631      	mov	r1, r6
 800be8a:	4628      	mov	r0, r5
 800be8c:	f7f4 fbb4 	bl	80005f8 <__aeabi_dmul>
 800be90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800be94:	9415      	str	r4, [sp, #84]	@ 0x54
 800be96:	4656      	mov	r6, sl
 800be98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be9c:	f7f4 fe5c 	bl	8000b58 <__aeabi_d2iz>
 800bea0:	4605      	mov	r5, r0
 800bea2:	f7f4 fb3f 	bl	8000524 <__aeabi_i2d>
 800bea6:	4602      	mov	r2, r0
 800bea8:	460b      	mov	r3, r1
 800beaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beae:	f7f4 f9eb 	bl	8000288 <__aeabi_dsub>
 800beb2:	3530      	adds	r5, #48	@ 0x30
 800beb4:	f806 5b01 	strb.w	r5, [r6], #1
 800beb8:	4602      	mov	r2, r0
 800beba:	460b      	mov	r3, r1
 800bebc:	42a6      	cmp	r6, r4
 800bebe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bec2:	f04f 0200 	mov.w	r2, #0
 800bec6:	d124      	bne.n	800bf12 <_dtoa_r+0x662>
 800bec8:	4bac      	ldr	r3, [pc, #688]	@ (800c17c <_dtoa_r+0x8cc>)
 800beca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bece:	f7f4 f9dd 	bl	800028c <__adddf3>
 800bed2:	4602      	mov	r2, r0
 800bed4:	460b      	mov	r3, r1
 800bed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beda:	f7f4 fe1d 	bl	8000b18 <__aeabi_dcmpgt>
 800bede:	2800      	cmp	r0, #0
 800bee0:	d145      	bne.n	800bf6e <_dtoa_r+0x6be>
 800bee2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bee6:	49a5      	ldr	r1, [pc, #660]	@ (800c17c <_dtoa_r+0x8cc>)
 800bee8:	2000      	movs	r0, #0
 800beea:	f7f4 f9cd 	bl	8000288 <__aeabi_dsub>
 800beee:	4602      	mov	r2, r0
 800bef0:	460b      	mov	r3, r1
 800bef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bef6:	f7f4 fdf1 	bl	8000adc <__aeabi_dcmplt>
 800befa:	2800      	cmp	r0, #0
 800befc:	f43f aef5 	beq.w	800bcea <_dtoa_r+0x43a>
 800bf00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800bf02:	1e73      	subs	r3, r6, #1
 800bf04:	9315      	str	r3, [sp, #84]	@ 0x54
 800bf06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bf0a:	2b30      	cmp	r3, #48	@ 0x30
 800bf0c:	d0f8      	beq.n	800bf00 <_dtoa_r+0x650>
 800bf0e:	9f04      	ldr	r7, [sp, #16]
 800bf10:	e73e      	b.n	800bd90 <_dtoa_r+0x4e0>
 800bf12:	4b9b      	ldr	r3, [pc, #620]	@ (800c180 <_dtoa_r+0x8d0>)
 800bf14:	f7f4 fb70 	bl	80005f8 <__aeabi_dmul>
 800bf18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf1c:	e7bc      	b.n	800be98 <_dtoa_r+0x5e8>
 800bf1e:	d10c      	bne.n	800bf3a <_dtoa_r+0x68a>
 800bf20:	4b98      	ldr	r3, [pc, #608]	@ (800c184 <_dtoa_r+0x8d4>)
 800bf22:	2200      	movs	r2, #0
 800bf24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf28:	f7f4 fb66 	bl	80005f8 <__aeabi_dmul>
 800bf2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf30:	f7f4 fde8 	bl	8000b04 <__aeabi_dcmpge>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	f000 8157 	beq.w	800c1e8 <_dtoa_r+0x938>
 800bf3a:	2400      	movs	r4, #0
 800bf3c:	4625      	mov	r5, r4
 800bf3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf40:	43db      	mvns	r3, r3
 800bf42:	9304      	str	r3, [sp, #16]
 800bf44:	4656      	mov	r6, sl
 800bf46:	2700      	movs	r7, #0
 800bf48:	4621      	mov	r1, r4
 800bf4a:	4658      	mov	r0, fp
 800bf4c:	f000 fbb4 	bl	800c6b8 <_Bfree>
 800bf50:	2d00      	cmp	r5, #0
 800bf52:	d0dc      	beq.n	800bf0e <_dtoa_r+0x65e>
 800bf54:	b12f      	cbz	r7, 800bf62 <_dtoa_r+0x6b2>
 800bf56:	42af      	cmp	r7, r5
 800bf58:	d003      	beq.n	800bf62 <_dtoa_r+0x6b2>
 800bf5a:	4639      	mov	r1, r7
 800bf5c:	4658      	mov	r0, fp
 800bf5e:	f000 fbab 	bl	800c6b8 <_Bfree>
 800bf62:	4629      	mov	r1, r5
 800bf64:	4658      	mov	r0, fp
 800bf66:	f000 fba7 	bl	800c6b8 <_Bfree>
 800bf6a:	e7d0      	b.n	800bf0e <_dtoa_r+0x65e>
 800bf6c:	9704      	str	r7, [sp, #16]
 800bf6e:	4633      	mov	r3, r6
 800bf70:	461e      	mov	r6, r3
 800bf72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf76:	2a39      	cmp	r2, #57	@ 0x39
 800bf78:	d107      	bne.n	800bf8a <_dtoa_r+0x6da>
 800bf7a:	459a      	cmp	sl, r3
 800bf7c:	d1f8      	bne.n	800bf70 <_dtoa_r+0x6c0>
 800bf7e:	9a04      	ldr	r2, [sp, #16]
 800bf80:	3201      	adds	r2, #1
 800bf82:	9204      	str	r2, [sp, #16]
 800bf84:	2230      	movs	r2, #48	@ 0x30
 800bf86:	f88a 2000 	strb.w	r2, [sl]
 800bf8a:	781a      	ldrb	r2, [r3, #0]
 800bf8c:	3201      	adds	r2, #1
 800bf8e:	701a      	strb	r2, [r3, #0]
 800bf90:	e7bd      	b.n	800bf0e <_dtoa_r+0x65e>
 800bf92:	4b7b      	ldr	r3, [pc, #492]	@ (800c180 <_dtoa_r+0x8d0>)
 800bf94:	2200      	movs	r2, #0
 800bf96:	f7f4 fb2f 	bl	80005f8 <__aeabi_dmul>
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	4604      	mov	r4, r0
 800bfa0:	460d      	mov	r5, r1
 800bfa2:	f7f4 fd91 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f43f aebb 	beq.w	800bd22 <_dtoa_r+0x472>
 800bfac:	e6f0      	b.n	800bd90 <_dtoa_r+0x4e0>
 800bfae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bfb0:	2a00      	cmp	r2, #0
 800bfb2:	f000 80db 	beq.w	800c16c <_dtoa_r+0x8bc>
 800bfb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfb8:	2a01      	cmp	r2, #1
 800bfba:	f300 80bf 	bgt.w	800c13c <_dtoa_r+0x88c>
 800bfbe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bfc0:	2a00      	cmp	r2, #0
 800bfc2:	f000 80b7 	beq.w	800c134 <_dtoa_r+0x884>
 800bfc6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bfca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bfcc:	4646      	mov	r6, r8
 800bfce:	9a08      	ldr	r2, [sp, #32]
 800bfd0:	2101      	movs	r1, #1
 800bfd2:	441a      	add	r2, r3
 800bfd4:	4658      	mov	r0, fp
 800bfd6:	4498      	add	r8, r3
 800bfd8:	9208      	str	r2, [sp, #32]
 800bfda:	f000 fc21 	bl	800c820 <__i2b>
 800bfde:	4605      	mov	r5, r0
 800bfe0:	b15e      	cbz	r6, 800bffa <_dtoa_r+0x74a>
 800bfe2:	9b08      	ldr	r3, [sp, #32]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	dd08      	ble.n	800bffa <_dtoa_r+0x74a>
 800bfe8:	42b3      	cmp	r3, r6
 800bfea:	9a08      	ldr	r2, [sp, #32]
 800bfec:	bfa8      	it	ge
 800bfee:	4633      	movge	r3, r6
 800bff0:	eba8 0803 	sub.w	r8, r8, r3
 800bff4:	1af6      	subs	r6, r6, r3
 800bff6:	1ad3      	subs	r3, r2, r3
 800bff8:	9308      	str	r3, [sp, #32]
 800bffa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bffc:	b1f3      	cbz	r3, 800c03c <_dtoa_r+0x78c>
 800bffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c000:	2b00      	cmp	r3, #0
 800c002:	f000 80b7 	beq.w	800c174 <_dtoa_r+0x8c4>
 800c006:	b18c      	cbz	r4, 800c02c <_dtoa_r+0x77c>
 800c008:	4629      	mov	r1, r5
 800c00a:	4622      	mov	r2, r4
 800c00c:	4658      	mov	r0, fp
 800c00e:	f000 fcc7 	bl	800c9a0 <__pow5mult>
 800c012:	464a      	mov	r2, r9
 800c014:	4601      	mov	r1, r0
 800c016:	4605      	mov	r5, r0
 800c018:	4658      	mov	r0, fp
 800c01a:	f000 fc17 	bl	800c84c <__multiply>
 800c01e:	4649      	mov	r1, r9
 800c020:	9004      	str	r0, [sp, #16]
 800c022:	4658      	mov	r0, fp
 800c024:	f000 fb48 	bl	800c6b8 <_Bfree>
 800c028:	9b04      	ldr	r3, [sp, #16]
 800c02a:	4699      	mov	r9, r3
 800c02c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c02e:	1b1a      	subs	r2, r3, r4
 800c030:	d004      	beq.n	800c03c <_dtoa_r+0x78c>
 800c032:	4649      	mov	r1, r9
 800c034:	4658      	mov	r0, fp
 800c036:	f000 fcb3 	bl	800c9a0 <__pow5mult>
 800c03a:	4681      	mov	r9, r0
 800c03c:	2101      	movs	r1, #1
 800c03e:	4658      	mov	r0, fp
 800c040:	f000 fbee 	bl	800c820 <__i2b>
 800c044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c046:	4604      	mov	r4, r0
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f000 81cf 	beq.w	800c3ec <_dtoa_r+0xb3c>
 800c04e:	461a      	mov	r2, r3
 800c050:	4601      	mov	r1, r0
 800c052:	4658      	mov	r0, fp
 800c054:	f000 fca4 	bl	800c9a0 <__pow5mult>
 800c058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c05a:	2b01      	cmp	r3, #1
 800c05c:	4604      	mov	r4, r0
 800c05e:	f300 8095 	bgt.w	800c18c <_dtoa_r+0x8dc>
 800c062:	9b02      	ldr	r3, [sp, #8]
 800c064:	2b00      	cmp	r3, #0
 800c066:	f040 8087 	bne.w	800c178 <_dtoa_r+0x8c8>
 800c06a:	9b03      	ldr	r3, [sp, #12]
 800c06c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c070:	2b00      	cmp	r3, #0
 800c072:	f040 8089 	bne.w	800c188 <_dtoa_r+0x8d8>
 800c076:	9b03      	ldr	r3, [sp, #12]
 800c078:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c07c:	0d1b      	lsrs	r3, r3, #20
 800c07e:	051b      	lsls	r3, r3, #20
 800c080:	b12b      	cbz	r3, 800c08e <_dtoa_r+0x7de>
 800c082:	9b08      	ldr	r3, [sp, #32]
 800c084:	3301      	adds	r3, #1
 800c086:	9308      	str	r3, [sp, #32]
 800c088:	f108 0801 	add.w	r8, r8, #1
 800c08c:	2301      	movs	r3, #1
 800c08e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c092:	2b00      	cmp	r3, #0
 800c094:	f000 81b0 	beq.w	800c3f8 <_dtoa_r+0xb48>
 800c098:	6923      	ldr	r3, [r4, #16]
 800c09a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c09e:	6918      	ldr	r0, [r3, #16]
 800c0a0:	f000 fb72 	bl	800c788 <__hi0bits>
 800c0a4:	f1c0 0020 	rsb	r0, r0, #32
 800c0a8:	9b08      	ldr	r3, [sp, #32]
 800c0aa:	4418      	add	r0, r3
 800c0ac:	f010 001f 	ands.w	r0, r0, #31
 800c0b0:	d077      	beq.n	800c1a2 <_dtoa_r+0x8f2>
 800c0b2:	f1c0 0320 	rsb	r3, r0, #32
 800c0b6:	2b04      	cmp	r3, #4
 800c0b8:	dd6b      	ble.n	800c192 <_dtoa_r+0x8e2>
 800c0ba:	9b08      	ldr	r3, [sp, #32]
 800c0bc:	f1c0 001c 	rsb	r0, r0, #28
 800c0c0:	4403      	add	r3, r0
 800c0c2:	4480      	add	r8, r0
 800c0c4:	4406      	add	r6, r0
 800c0c6:	9308      	str	r3, [sp, #32]
 800c0c8:	f1b8 0f00 	cmp.w	r8, #0
 800c0cc:	dd05      	ble.n	800c0da <_dtoa_r+0x82a>
 800c0ce:	4649      	mov	r1, r9
 800c0d0:	4642      	mov	r2, r8
 800c0d2:	4658      	mov	r0, fp
 800c0d4:	f000 fcbe 	bl	800ca54 <__lshift>
 800c0d8:	4681      	mov	r9, r0
 800c0da:	9b08      	ldr	r3, [sp, #32]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	dd05      	ble.n	800c0ec <_dtoa_r+0x83c>
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	4658      	mov	r0, fp
 800c0e6:	f000 fcb5 	bl	800ca54 <__lshift>
 800c0ea:	4604      	mov	r4, r0
 800c0ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d059      	beq.n	800c1a6 <_dtoa_r+0x8f6>
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	4648      	mov	r0, r9
 800c0f6:	f000 fd19 	bl	800cb2c <__mcmp>
 800c0fa:	2800      	cmp	r0, #0
 800c0fc:	da53      	bge.n	800c1a6 <_dtoa_r+0x8f6>
 800c0fe:	1e7b      	subs	r3, r7, #1
 800c100:	9304      	str	r3, [sp, #16]
 800c102:	4649      	mov	r1, r9
 800c104:	2300      	movs	r3, #0
 800c106:	220a      	movs	r2, #10
 800c108:	4658      	mov	r0, fp
 800c10a:	f000 faf7 	bl	800c6fc <__multadd>
 800c10e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c110:	4681      	mov	r9, r0
 800c112:	2b00      	cmp	r3, #0
 800c114:	f000 8172 	beq.w	800c3fc <_dtoa_r+0xb4c>
 800c118:	2300      	movs	r3, #0
 800c11a:	4629      	mov	r1, r5
 800c11c:	220a      	movs	r2, #10
 800c11e:	4658      	mov	r0, fp
 800c120:	f000 faec 	bl	800c6fc <__multadd>
 800c124:	9b00      	ldr	r3, [sp, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	4605      	mov	r5, r0
 800c12a:	dc67      	bgt.n	800c1fc <_dtoa_r+0x94c>
 800c12c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c12e:	2b02      	cmp	r3, #2
 800c130:	dc41      	bgt.n	800c1b6 <_dtoa_r+0x906>
 800c132:	e063      	b.n	800c1fc <_dtoa_r+0x94c>
 800c134:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c136:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c13a:	e746      	b.n	800bfca <_dtoa_r+0x71a>
 800c13c:	9b07      	ldr	r3, [sp, #28]
 800c13e:	1e5c      	subs	r4, r3, #1
 800c140:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c142:	42a3      	cmp	r3, r4
 800c144:	bfbf      	itttt	lt
 800c146:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c148:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c14a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c14c:	1ae3      	sublt	r3, r4, r3
 800c14e:	bfb4      	ite	lt
 800c150:	18d2      	addlt	r2, r2, r3
 800c152:	1b1c      	subge	r4, r3, r4
 800c154:	9b07      	ldr	r3, [sp, #28]
 800c156:	bfbc      	itt	lt
 800c158:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c15a:	2400      	movlt	r4, #0
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	bfb5      	itete	lt
 800c160:	eba8 0603 	sublt.w	r6, r8, r3
 800c164:	9b07      	ldrge	r3, [sp, #28]
 800c166:	2300      	movlt	r3, #0
 800c168:	4646      	movge	r6, r8
 800c16a:	e730      	b.n	800bfce <_dtoa_r+0x71e>
 800c16c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c16e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c170:	4646      	mov	r6, r8
 800c172:	e735      	b.n	800bfe0 <_dtoa_r+0x730>
 800c174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c176:	e75c      	b.n	800c032 <_dtoa_r+0x782>
 800c178:	2300      	movs	r3, #0
 800c17a:	e788      	b.n	800c08e <_dtoa_r+0x7de>
 800c17c:	3fe00000 	.word	0x3fe00000
 800c180:	40240000 	.word	0x40240000
 800c184:	40140000 	.word	0x40140000
 800c188:	9b02      	ldr	r3, [sp, #8]
 800c18a:	e780      	b.n	800c08e <_dtoa_r+0x7de>
 800c18c:	2300      	movs	r3, #0
 800c18e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c190:	e782      	b.n	800c098 <_dtoa_r+0x7e8>
 800c192:	d099      	beq.n	800c0c8 <_dtoa_r+0x818>
 800c194:	9a08      	ldr	r2, [sp, #32]
 800c196:	331c      	adds	r3, #28
 800c198:	441a      	add	r2, r3
 800c19a:	4498      	add	r8, r3
 800c19c:	441e      	add	r6, r3
 800c19e:	9208      	str	r2, [sp, #32]
 800c1a0:	e792      	b.n	800c0c8 <_dtoa_r+0x818>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	e7f6      	b.n	800c194 <_dtoa_r+0x8e4>
 800c1a6:	9b07      	ldr	r3, [sp, #28]
 800c1a8:	9704      	str	r7, [sp, #16]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	dc20      	bgt.n	800c1f0 <_dtoa_r+0x940>
 800c1ae:	9300      	str	r3, [sp, #0]
 800c1b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1b2:	2b02      	cmp	r3, #2
 800c1b4:	dd1e      	ble.n	800c1f4 <_dtoa_r+0x944>
 800c1b6:	9b00      	ldr	r3, [sp, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	f47f aec0 	bne.w	800bf3e <_dtoa_r+0x68e>
 800c1be:	4621      	mov	r1, r4
 800c1c0:	2205      	movs	r2, #5
 800c1c2:	4658      	mov	r0, fp
 800c1c4:	f000 fa9a 	bl	800c6fc <__multadd>
 800c1c8:	4601      	mov	r1, r0
 800c1ca:	4604      	mov	r4, r0
 800c1cc:	4648      	mov	r0, r9
 800c1ce:	f000 fcad 	bl	800cb2c <__mcmp>
 800c1d2:	2800      	cmp	r0, #0
 800c1d4:	f77f aeb3 	ble.w	800bf3e <_dtoa_r+0x68e>
 800c1d8:	4656      	mov	r6, sl
 800c1da:	2331      	movs	r3, #49	@ 0x31
 800c1dc:	f806 3b01 	strb.w	r3, [r6], #1
 800c1e0:	9b04      	ldr	r3, [sp, #16]
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	9304      	str	r3, [sp, #16]
 800c1e6:	e6ae      	b.n	800bf46 <_dtoa_r+0x696>
 800c1e8:	9c07      	ldr	r4, [sp, #28]
 800c1ea:	9704      	str	r7, [sp, #16]
 800c1ec:	4625      	mov	r5, r4
 800c1ee:	e7f3      	b.n	800c1d8 <_dtoa_r+0x928>
 800c1f0:	9b07      	ldr	r3, [sp, #28]
 800c1f2:	9300      	str	r3, [sp, #0]
 800c1f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	f000 8104 	beq.w	800c404 <_dtoa_r+0xb54>
 800c1fc:	2e00      	cmp	r6, #0
 800c1fe:	dd05      	ble.n	800c20c <_dtoa_r+0x95c>
 800c200:	4629      	mov	r1, r5
 800c202:	4632      	mov	r2, r6
 800c204:	4658      	mov	r0, fp
 800c206:	f000 fc25 	bl	800ca54 <__lshift>
 800c20a:	4605      	mov	r5, r0
 800c20c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d05a      	beq.n	800c2c8 <_dtoa_r+0xa18>
 800c212:	6869      	ldr	r1, [r5, #4]
 800c214:	4658      	mov	r0, fp
 800c216:	f000 fa0f 	bl	800c638 <_Balloc>
 800c21a:	4606      	mov	r6, r0
 800c21c:	b928      	cbnz	r0, 800c22a <_dtoa_r+0x97a>
 800c21e:	4b84      	ldr	r3, [pc, #528]	@ (800c430 <_dtoa_r+0xb80>)
 800c220:	4602      	mov	r2, r0
 800c222:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c226:	f7ff bb5a 	b.w	800b8de <_dtoa_r+0x2e>
 800c22a:	692a      	ldr	r2, [r5, #16]
 800c22c:	3202      	adds	r2, #2
 800c22e:	0092      	lsls	r2, r2, #2
 800c230:	f105 010c 	add.w	r1, r5, #12
 800c234:	300c      	adds	r0, #12
 800c236:	f7ff faa4 	bl	800b782 <memcpy>
 800c23a:	2201      	movs	r2, #1
 800c23c:	4631      	mov	r1, r6
 800c23e:	4658      	mov	r0, fp
 800c240:	f000 fc08 	bl	800ca54 <__lshift>
 800c244:	f10a 0301 	add.w	r3, sl, #1
 800c248:	9307      	str	r3, [sp, #28]
 800c24a:	9b00      	ldr	r3, [sp, #0]
 800c24c:	4453      	add	r3, sl
 800c24e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c250:	9b02      	ldr	r3, [sp, #8]
 800c252:	f003 0301 	and.w	r3, r3, #1
 800c256:	462f      	mov	r7, r5
 800c258:	930a      	str	r3, [sp, #40]	@ 0x28
 800c25a:	4605      	mov	r5, r0
 800c25c:	9b07      	ldr	r3, [sp, #28]
 800c25e:	4621      	mov	r1, r4
 800c260:	3b01      	subs	r3, #1
 800c262:	4648      	mov	r0, r9
 800c264:	9300      	str	r3, [sp, #0]
 800c266:	f7ff fa9a 	bl	800b79e <quorem>
 800c26a:	4639      	mov	r1, r7
 800c26c:	9002      	str	r0, [sp, #8]
 800c26e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c272:	4648      	mov	r0, r9
 800c274:	f000 fc5a 	bl	800cb2c <__mcmp>
 800c278:	462a      	mov	r2, r5
 800c27a:	9008      	str	r0, [sp, #32]
 800c27c:	4621      	mov	r1, r4
 800c27e:	4658      	mov	r0, fp
 800c280:	f000 fc70 	bl	800cb64 <__mdiff>
 800c284:	68c2      	ldr	r2, [r0, #12]
 800c286:	4606      	mov	r6, r0
 800c288:	bb02      	cbnz	r2, 800c2cc <_dtoa_r+0xa1c>
 800c28a:	4601      	mov	r1, r0
 800c28c:	4648      	mov	r0, r9
 800c28e:	f000 fc4d 	bl	800cb2c <__mcmp>
 800c292:	4602      	mov	r2, r0
 800c294:	4631      	mov	r1, r6
 800c296:	4658      	mov	r0, fp
 800c298:	920e      	str	r2, [sp, #56]	@ 0x38
 800c29a:	f000 fa0d 	bl	800c6b8 <_Bfree>
 800c29e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2a2:	9e07      	ldr	r6, [sp, #28]
 800c2a4:	ea43 0102 	orr.w	r1, r3, r2
 800c2a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2aa:	4319      	orrs	r1, r3
 800c2ac:	d110      	bne.n	800c2d0 <_dtoa_r+0xa20>
 800c2ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c2b2:	d029      	beq.n	800c308 <_dtoa_r+0xa58>
 800c2b4:	9b08      	ldr	r3, [sp, #32]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	dd02      	ble.n	800c2c0 <_dtoa_r+0xa10>
 800c2ba:	9b02      	ldr	r3, [sp, #8]
 800c2bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c2c0:	9b00      	ldr	r3, [sp, #0]
 800c2c2:	f883 8000 	strb.w	r8, [r3]
 800c2c6:	e63f      	b.n	800bf48 <_dtoa_r+0x698>
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	e7bb      	b.n	800c244 <_dtoa_r+0x994>
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	e7e1      	b.n	800c294 <_dtoa_r+0x9e4>
 800c2d0:	9b08      	ldr	r3, [sp, #32]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	db04      	blt.n	800c2e0 <_dtoa_r+0xa30>
 800c2d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c2d8:	430b      	orrs	r3, r1
 800c2da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c2dc:	430b      	orrs	r3, r1
 800c2de:	d120      	bne.n	800c322 <_dtoa_r+0xa72>
 800c2e0:	2a00      	cmp	r2, #0
 800c2e2:	dded      	ble.n	800c2c0 <_dtoa_r+0xa10>
 800c2e4:	4649      	mov	r1, r9
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	4658      	mov	r0, fp
 800c2ea:	f000 fbb3 	bl	800ca54 <__lshift>
 800c2ee:	4621      	mov	r1, r4
 800c2f0:	4681      	mov	r9, r0
 800c2f2:	f000 fc1b 	bl	800cb2c <__mcmp>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	dc03      	bgt.n	800c302 <_dtoa_r+0xa52>
 800c2fa:	d1e1      	bne.n	800c2c0 <_dtoa_r+0xa10>
 800c2fc:	f018 0f01 	tst.w	r8, #1
 800c300:	d0de      	beq.n	800c2c0 <_dtoa_r+0xa10>
 800c302:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c306:	d1d8      	bne.n	800c2ba <_dtoa_r+0xa0a>
 800c308:	9a00      	ldr	r2, [sp, #0]
 800c30a:	2339      	movs	r3, #57	@ 0x39
 800c30c:	7013      	strb	r3, [r2, #0]
 800c30e:	4633      	mov	r3, r6
 800c310:	461e      	mov	r6, r3
 800c312:	3b01      	subs	r3, #1
 800c314:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c318:	2a39      	cmp	r2, #57	@ 0x39
 800c31a:	d052      	beq.n	800c3c2 <_dtoa_r+0xb12>
 800c31c:	3201      	adds	r2, #1
 800c31e:	701a      	strb	r2, [r3, #0]
 800c320:	e612      	b.n	800bf48 <_dtoa_r+0x698>
 800c322:	2a00      	cmp	r2, #0
 800c324:	dd07      	ble.n	800c336 <_dtoa_r+0xa86>
 800c326:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c32a:	d0ed      	beq.n	800c308 <_dtoa_r+0xa58>
 800c32c:	9a00      	ldr	r2, [sp, #0]
 800c32e:	f108 0301 	add.w	r3, r8, #1
 800c332:	7013      	strb	r3, [r2, #0]
 800c334:	e608      	b.n	800bf48 <_dtoa_r+0x698>
 800c336:	9b07      	ldr	r3, [sp, #28]
 800c338:	9a07      	ldr	r2, [sp, #28]
 800c33a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c33e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c340:	4293      	cmp	r3, r2
 800c342:	d028      	beq.n	800c396 <_dtoa_r+0xae6>
 800c344:	4649      	mov	r1, r9
 800c346:	2300      	movs	r3, #0
 800c348:	220a      	movs	r2, #10
 800c34a:	4658      	mov	r0, fp
 800c34c:	f000 f9d6 	bl	800c6fc <__multadd>
 800c350:	42af      	cmp	r7, r5
 800c352:	4681      	mov	r9, r0
 800c354:	f04f 0300 	mov.w	r3, #0
 800c358:	f04f 020a 	mov.w	r2, #10
 800c35c:	4639      	mov	r1, r7
 800c35e:	4658      	mov	r0, fp
 800c360:	d107      	bne.n	800c372 <_dtoa_r+0xac2>
 800c362:	f000 f9cb 	bl	800c6fc <__multadd>
 800c366:	4607      	mov	r7, r0
 800c368:	4605      	mov	r5, r0
 800c36a:	9b07      	ldr	r3, [sp, #28]
 800c36c:	3301      	adds	r3, #1
 800c36e:	9307      	str	r3, [sp, #28]
 800c370:	e774      	b.n	800c25c <_dtoa_r+0x9ac>
 800c372:	f000 f9c3 	bl	800c6fc <__multadd>
 800c376:	4629      	mov	r1, r5
 800c378:	4607      	mov	r7, r0
 800c37a:	2300      	movs	r3, #0
 800c37c:	220a      	movs	r2, #10
 800c37e:	4658      	mov	r0, fp
 800c380:	f000 f9bc 	bl	800c6fc <__multadd>
 800c384:	4605      	mov	r5, r0
 800c386:	e7f0      	b.n	800c36a <_dtoa_r+0xaba>
 800c388:	9b00      	ldr	r3, [sp, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	bfcc      	ite	gt
 800c38e:	461e      	movgt	r6, r3
 800c390:	2601      	movle	r6, #1
 800c392:	4456      	add	r6, sl
 800c394:	2700      	movs	r7, #0
 800c396:	4649      	mov	r1, r9
 800c398:	2201      	movs	r2, #1
 800c39a:	4658      	mov	r0, fp
 800c39c:	f000 fb5a 	bl	800ca54 <__lshift>
 800c3a0:	4621      	mov	r1, r4
 800c3a2:	4681      	mov	r9, r0
 800c3a4:	f000 fbc2 	bl	800cb2c <__mcmp>
 800c3a8:	2800      	cmp	r0, #0
 800c3aa:	dcb0      	bgt.n	800c30e <_dtoa_r+0xa5e>
 800c3ac:	d102      	bne.n	800c3b4 <_dtoa_r+0xb04>
 800c3ae:	f018 0f01 	tst.w	r8, #1
 800c3b2:	d1ac      	bne.n	800c30e <_dtoa_r+0xa5e>
 800c3b4:	4633      	mov	r3, r6
 800c3b6:	461e      	mov	r6, r3
 800c3b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3bc:	2a30      	cmp	r2, #48	@ 0x30
 800c3be:	d0fa      	beq.n	800c3b6 <_dtoa_r+0xb06>
 800c3c0:	e5c2      	b.n	800bf48 <_dtoa_r+0x698>
 800c3c2:	459a      	cmp	sl, r3
 800c3c4:	d1a4      	bne.n	800c310 <_dtoa_r+0xa60>
 800c3c6:	9b04      	ldr	r3, [sp, #16]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	9304      	str	r3, [sp, #16]
 800c3cc:	2331      	movs	r3, #49	@ 0x31
 800c3ce:	f88a 3000 	strb.w	r3, [sl]
 800c3d2:	e5b9      	b.n	800bf48 <_dtoa_r+0x698>
 800c3d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c3d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c434 <_dtoa_r+0xb84>
 800c3da:	b11b      	cbz	r3, 800c3e4 <_dtoa_r+0xb34>
 800c3dc:	f10a 0308 	add.w	r3, sl, #8
 800c3e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c3e2:	6013      	str	r3, [r2, #0]
 800c3e4:	4650      	mov	r0, sl
 800c3e6:	b019      	add	sp, #100	@ 0x64
 800c3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3ee:	2b01      	cmp	r3, #1
 800c3f0:	f77f ae37 	ble.w	800c062 <_dtoa_r+0x7b2>
 800c3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c3f8:	2001      	movs	r0, #1
 800c3fa:	e655      	b.n	800c0a8 <_dtoa_r+0x7f8>
 800c3fc:	9b00      	ldr	r3, [sp, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	f77f aed6 	ble.w	800c1b0 <_dtoa_r+0x900>
 800c404:	4656      	mov	r6, sl
 800c406:	4621      	mov	r1, r4
 800c408:	4648      	mov	r0, r9
 800c40a:	f7ff f9c8 	bl	800b79e <quorem>
 800c40e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c412:	f806 8b01 	strb.w	r8, [r6], #1
 800c416:	9b00      	ldr	r3, [sp, #0]
 800c418:	eba6 020a 	sub.w	r2, r6, sl
 800c41c:	4293      	cmp	r3, r2
 800c41e:	ddb3      	ble.n	800c388 <_dtoa_r+0xad8>
 800c420:	4649      	mov	r1, r9
 800c422:	2300      	movs	r3, #0
 800c424:	220a      	movs	r2, #10
 800c426:	4658      	mov	r0, fp
 800c428:	f000 f968 	bl	800c6fc <__multadd>
 800c42c:	4681      	mov	r9, r0
 800c42e:	e7ea      	b.n	800c406 <_dtoa_r+0xb56>
 800c430:	08010b30 	.word	0x08010b30
 800c434:	08010ab4 	.word	0x08010ab4

0800c438 <_free_r>:
 800c438:	b538      	push	{r3, r4, r5, lr}
 800c43a:	4605      	mov	r5, r0
 800c43c:	2900      	cmp	r1, #0
 800c43e:	d041      	beq.n	800c4c4 <_free_r+0x8c>
 800c440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c444:	1f0c      	subs	r4, r1, #4
 800c446:	2b00      	cmp	r3, #0
 800c448:	bfb8      	it	lt
 800c44a:	18e4      	addlt	r4, r4, r3
 800c44c:	f000 f8e8 	bl	800c620 <__malloc_lock>
 800c450:	4a1d      	ldr	r2, [pc, #116]	@ (800c4c8 <_free_r+0x90>)
 800c452:	6813      	ldr	r3, [r2, #0]
 800c454:	b933      	cbnz	r3, 800c464 <_free_r+0x2c>
 800c456:	6063      	str	r3, [r4, #4]
 800c458:	6014      	str	r4, [r2, #0]
 800c45a:	4628      	mov	r0, r5
 800c45c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c460:	f000 b8e4 	b.w	800c62c <__malloc_unlock>
 800c464:	42a3      	cmp	r3, r4
 800c466:	d908      	bls.n	800c47a <_free_r+0x42>
 800c468:	6820      	ldr	r0, [r4, #0]
 800c46a:	1821      	adds	r1, r4, r0
 800c46c:	428b      	cmp	r3, r1
 800c46e:	bf01      	itttt	eq
 800c470:	6819      	ldreq	r1, [r3, #0]
 800c472:	685b      	ldreq	r3, [r3, #4]
 800c474:	1809      	addeq	r1, r1, r0
 800c476:	6021      	streq	r1, [r4, #0]
 800c478:	e7ed      	b.n	800c456 <_free_r+0x1e>
 800c47a:	461a      	mov	r2, r3
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	b10b      	cbz	r3, 800c484 <_free_r+0x4c>
 800c480:	42a3      	cmp	r3, r4
 800c482:	d9fa      	bls.n	800c47a <_free_r+0x42>
 800c484:	6811      	ldr	r1, [r2, #0]
 800c486:	1850      	adds	r0, r2, r1
 800c488:	42a0      	cmp	r0, r4
 800c48a:	d10b      	bne.n	800c4a4 <_free_r+0x6c>
 800c48c:	6820      	ldr	r0, [r4, #0]
 800c48e:	4401      	add	r1, r0
 800c490:	1850      	adds	r0, r2, r1
 800c492:	4283      	cmp	r3, r0
 800c494:	6011      	str	r1, [r2, #0]
 800c496:	d1e0      	bne.n	800c45a <_free_r+0x22>
 800c498:	6818      	ldr	r0, [r3, #0]
 800c49a:	685b      	ldr	r3, [r3, #4]
 800c49c:	6053      	str	r3, [r2, #4]
 800c49e:	4408      	add	r0, r1
 800c4a0:	6010      	str	r0, [r2, #0]
 800c4a2:	e7da      	b.n	800c45a <_free_r+0x22>
 800c4a4:	d902      	bls.n	800c4ac <_free_r+0x74>
 800c4a6:	230c      	movs	r3, #12
 800c4a8:	602b      	str	r3, [r5, #0]
 800c4aa:	e7d6      	b.n	800c45a <_free_r+0x22>
 800c4ac:	6820      	ldr	r0, [r4, #0]
 800c4ae:	1821      	adds	r1, r4, r0
 800c4b0:	428b      	cmp	r3, r1
 800c4b2:	bf04      	itt	eq
 800c4b4:	6819      	ldreq	r1, [r3, #0]
 800c4b6:	685b      	ldreq	r3, [r3, #4]
 800c4b8:	6063      	str	r3, [r4, #4]
 800c4ba:	bf04      	itt	eq
 800c4bc:	1809      	addeq	r1, r1, r0
 800c4be:	6021      	streq	r1, [r4, #0]
 800c4c0:	6054      	str	r4, [r2, #4]
 800c4c2:	e7ca      	b.n	800c45a <_free_r+0x22>
 800c4c4:	bd38      	pop	{r3, r4, r5, pc}
 800c4c6:	bf00      	nop
 800c4c8:	2000079c 	.word	0x2000079c

0800c4cc <malloc>:
 800c4cc:	4b02      	ldr	r3, [pc, #8]	@ (800c4d8 <malloc+0xc>)
 800c4ce:	4601      	mov	r1, r0
 800c4d0:	6818      	ldr	r0, [r3, #0]
 800c4d2:	f000 b825 	b.w	800c520 <_malloc_r>
 800c4d6:	bf00      	nop
 800c4d8:	20000048 	.word	0x20000048

0800c4dc <sbrk_aligned>:
 800c4dc:	b570      	push	{r4, r5, r6, lr}
 800c4de:	4e0f      	ldr	r6, [pc, #60]	@ (800c51c <sbrk_aligned+0x40>)
 800c4e0:	460c      	mov	r4, r1
 800c4e2:	6831      	ldr	r1, [r6, #0]
 800c4e4:	4605      	mov	r5, r0
 800c4e6:	b911      	cbnz	r1, 800c4ee <sbrk_aligned+0x12>
 800c4e8:	f000 fe46 	bl	800d178 <_sbrk_r>
 800c4ec:	6030      	str	r0, [r6, #0]
 800c4ee:	4621      	mov	r1, r4
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	f000 fe41 	bl	800d178 <_sbrk_r>
 800c4f6:	1c43      	adds	r3, r0, #1
 800c4f8:	d103      	bne.n	800c502 <sbrk_aligned+0x26>
 800c4fa:	f04f 34ff 	mov.w	r4, #4294967295
 800c4fe:	4620      	mov	r0, r4
 800c500:	bd70      	pop	{r4, r5, r6, pc}
 800c502:	1cc4      	adds	r4, r0, #3
 800c504:	f024 0403 	bic.w	r4, r4, #3
 800c508:	42a0      	cmp	r0, r4
 800c50a:	d0f8      	beq.n	800c4fe <sbrk_aligned+0x22>
 800c50c:	1a21      	subs	r1, r4, r0
 800c50e:	4628      	mov	r0, r5
 800c510:	f000 fe32 	bl	800d178 <_sbrk_r>
 800c514:	3001      	adds	r0, #1
 800c516:	d1f2      	bne.n	800c4fe <sbrk_aligned+0x22>
 800c518:	e7ef      	b.n	800c4fa <sbrk_aligned+0x1e>
 800c51a:	bf00      	nop
 800c51c:	20000798 	.word	0x20000798

0800c520 <_malloc_r>:
 800c520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c524:	1ccd      	adds	r5, r1, #3
 800c526:	f025 0503 	bic.w	r5, r5, #3
 800c52a:	3508      	adds	r5, #8
 800c52c:	2d0c      	cmp	r5, #12
 800c52e:	bf38      	it	cc
 800c530:	250c      	movcc	r5, #12
 800c532:	2d00      	cmp	r5, #0
 800c534:	4606      	mov	r6, r0
 800c536:	db01      	blt.n	800c53c <_malloc_r+0x1c>
 800c538:	42a9      	cmp	r1, r5
 800c53a:	d904      	bls.n	800c546 <_malloc_r+0x26>
 800c53c:	230c      	movs	r3, #12
 800c53e:	6033      	str	r3, [r6, #0]
 800c540:	2000      	movs	r0, #0
 800c542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c546:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c61c <_malloc_r+0xfc>
 800c54a:	f000 f869 	bl	800c620 <__malloc_lock>
 800c54e:	f8d8 3000 	ldr.w	r3, [r8]
 800c552:	461c      	mov	r4, r3
 800c554:	bb44      	cbnz	r4, 800c5a8 <_malloc_r+0x88>
 800c556:	4629      	mov	r1, r5
 800c558:	4630      	mov	r0, r6
 800c55a:	f7ff ffbf 	bl	800c4dc <sbrk_aligned>
 800c55e:	1c43      	adds	r3, r0, #1
 800c560:	4604      	mov	r4, r0
 800c562:	d158      	bne.n	800c616 <_malloc_r+0xf6>
 800c564:	f8d8 4000 	ldr.w	r4, [r8]
 800c568:	4627      	mov	r7, r4
 800c56a:	2f00      	cmp	r7, #0
 800c56c:	d143      	bne.n	800c5f6 <_malloc_r+0xd6>
 800c56e:	2c00      	cmp	r4, #0
 800c570:	d04b      	beq.n	800c60a <_malloc_r+0xea>
 800c572:	6823      	ldr	r3, [r4, #0]
 800c574:	4639      	mov	r1, r7
 800c576:	4630      	mov	r0, r6
 800c578:	eb04 0903 	add.w	r9, r4, r3
 800c57c:	f000 fdfc 	bl	800d178 <_sbrk_r>
 800c580:	4581      	cmp	r9, r0
 800c582:	d142      	bne.n	800c60a <_malloc_r+0xea>
 800c584:	6821      	ldr	r1, [r4, #0]
 800c586:	1a6d      	subs	r5, r5, r1
 800c588:	4629      	mov	r1, r5
 800c58a:	4630      	mov	r0, r6
 800c58c:	f7ff ffa6 	bl	800c4dc <sbrk_aligned>
 800c590:	3001      	adds	r0, #1
 800c592:	d03a      	beq.n	800c60a <_malloc_r+0xea>
 800c594:	6823      	ldr	r3, [r4, #0]
 800c596:	442b      	add	r3, r5
 800c598:	6023      	str	r3, [r4, #0]
 800c59a:	f8d8 3000 	ldr.w	r3, [r8]
 800c59e:	685a      	ldr	r2, [r3, #4]
 800c5a0:	bb62      	cbnz	r2, 800c5fc <_malloc_r+0xdc>
 800c5a2:	f8c8 7000 	str.w	r7, [r8]
 800c5a6:	e00f      	b.n	800c5c8 <_malloc_r+0xa8>
 800c5a8:	6822      	ldr	r2, [r4, #0]
 800c5aa:	1b52      	subs	r2, r2, r5
 800c5ac:	d420      	bmi.n	800c5f0 <_malloc_r+0xd0>
 800c5ae:	2a0b      	cmp	r2, #11
 800c5b0:	d917      	bls.n	800c5e2 <_malloc_r+0xc2>
 800c5b2:	1961      	adds	r1, r4, r5
 800c5b4:	42a3      	cmp	r3, r4
 800c5b6:	6025      	str	r5, [r4, #0]
 800c5b8:	bf18      	it	ne
 800c5ba:	6059      	strne	r1, [r3, #4]
 800c5bc:	6863      	ldr	r3, [r4, #4]
 800c5be:	bf08      	it	eq
 800c5c0:	f8c8 1000 	streq.w	r1, [r8]
 800c5c4:	5162      	str	r2, [r4, r5]
 800c5c6:	604b      	str	r3, [r1, #4]
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	f000 f82f 	bl	800c62c <__malloc_unlock>
 800c5ce:	f104 000b 	add.w	r0, r4, #11
 800c5d2:	1d23      	adds	r3, r4, #4
 800c5d4:	f020 0007 	bic.w	r0, r0, #7
 800c5d8:	1ac2      	subs	r2, r0, r3
 800c5da:	bf1c      	itt	ne
 800c5dc:	1a1b      	subne	r3, r3, r0
 800c5de:	50a3      	strne	r3, [r4, r2]
 800c5e0:	e7af      	b.n	800c542 <_malloc_r+0x22>
 800c5e2:	6862      	ldr	r2, [r4, #4]
 800c5e4:	42a3      	cmp	r3, r4
 800c5e6:	bf0c      	ite	eq
 800c5e8:	f8c8 2000 	streq.w	r2, [r8]
 800c5ec:	605a      	strne	r2, [r3, #4]
 800c5ee:	e7eb      	b.n	800c5c8 <_malloc_r+0xa8>
 800c5f0:	4623      	mov	r3, r4
 800c5f2:	6864      	ldr	r4, [r4, #4]
 800c5f4:	e7ae      	b.n	800c554 <_malloc_r+0x34>
 800c5f6:	463c      	mov	r4, r7
 800c5f8:	687f      	ldr	r7, [r7, #4]
 800c5fa:	e7b6      	b.n	800c56a <_malloc_r+0x4a>
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	685b      	ldr	r3, [r3, #4]
 800c600:	42a3      	cmp	r3, r4
 800c602:	d1fb      	bne.n	800c5fc <_malloc_r+0xdc>
 800c604:	2300      	movs	r3, #0
 800c606:	6053      	str	r3, [r2, #4]
 800c608:	e7de      	b.n	800c5c8 <_malloc_r+0xa8>
 800c60a:	230c      	movs	r3, #12
 800c60c:	6033      	str	r3, [r6, #0]
 800c60e:	4630      	mov	r0, r6
 800c610:	f000 f80c 	bl	800c62c <__malloc_unlock>
 800c614:	e794      	b.n	800c540 <_malloc_r+0x20>
 800c616:	6005      	str	r5, [r0, #0]
 800c618:	e7d6      	b.n	800c5c8 <_malloc_r+0xa8>
 800c61a:	bf00      	nop
 800c61c:	2000079c 	.word	0x2000079c

0800c620 <__malloc_lock>:
 800c620:	4801      	ldr	r0, [pc, #4]	@ (800c628 <__malloc_lock+0x8>)
 800c622:	f7ff b8ac 	b.w	800b77e <__retarget_lock_acquire_recursive>
 800c626:	bf00      	nop
 800c628:	20000794 	.word	0x20000794

0800c62c <__malloc_unlock>:
 800c62c:	4801      	ldr	r0, [pc, #4]	@ (800c634 <__malloc_unlock+0x8>)
 800c62e:	f7ff b8a7 	b.w	800b780 <__retarget_lock_release_recursive>
 800c632:	bf00      	nop
 800c634:	20000794 	.word	0x20000794

0800c638 <_Balloc>:
 800c638:	b570      	push	{r4, r5, r6, lr}
 800c63a:	69c6      	ldr	r6, [r0, #28]
 800c63c:	4604      	mov	r4, r0
 800c63e:	460d      	mov	r5, r1
 800c640:	b976      	cbnz	r6, 800c660 <_Balloc+0x28>
 800c642:	2010      	movs	r0, #16
 800c644:	f7ff ff42 	bl	800c4cc <malloc>
 800c648:	4602      	mov	r2, r0
 800c64a:	61e0      	str	r0, [r4, #28]
 800c64c:	b920      	cbnz	r0, 800c658 <_Balloc+0x20>
 800c64e:	4b18      	ldr	r3, [pc, #96]	@ (800c6b0 <_Balloc+0x78>)
 800c650:	4818      	ldr	r0, [pc, #96]	@ (800c6b4 <_Balloc+0x7c>)
 800c652:	216b      	movs	r1, #107	@ 0x6b
 800c654:	f000 fda0 	bl	800d198 <__assert_func>
 800c658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c65c:	6006      	str	r6, [r0, #0]
 800c65e:	60c6      	str	r6, [r0, #12]
 800c660:	69e6      	ldr	r6, [r4, #28]
 800c662:	68f3      	ldr	r3, [r6, #12]
 800c664:	b183      	cbz	r3, 800c688 <_Balloc+0x50>
 800c666:	69e3      	ldr	r3, [r4, #28]
 800c668:	68db      	ldr	r3, [r3, #12]
 800c66a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c66e:	b9b8      	cbnz	r0, 800c6a0 <_Balloc+0x68>
 800c670:	2101      	movs	r1, #1
 800c672:	fa01 f605 	lsl.w	r6, r1, r5
 800c676:	1d72      	adds	r2, r6, #5
 800c678:	0092      	lsls	r2, r2, #2
 800c67a:	4620      	mov	r0, r4
 800c67c:	f000 fdaa 	bl	800d1d4 <_calloc_r>
 800c680:	b160      	cbz	r0, 800c69c <_Balloc+0x64>
 800c682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c686:	e00e      	b.n	800c6a6 <_Balloc+0x6e>
 800c688:	2221      	movs	r2, #33	@ 0x21
 800c68a:	2104      	movs	r1, #4
 800c68c:	4620      	mov	r0, r4
 800c68e:	f000 fda1 	bl	800d1d4 <_calloc_r>
 800c692:	69e3      	ldr	r3, [r4, #28]
 800c694:	60f0      	str	r0, [r6, #12]
 800c696:	68db      	ldr	r3, [r3, #12]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d1e4      	bne.n	800c666 <_Balloc+0x2e>
 800c69c:	2000      	movs	r0, #0
 800c69e:	bd70      	pop	{r4, r5, r6, pc}
 800c6a0:	6802      	ldr	r2, [r0, #0]
 800c6a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c6ac:	e7f7      	b.n	800c69e <_Balloc+0x66>
 800c6ae:	bf00      	nop
 800c6b0:	08010ac1 	.word	0x08010ac1
 800c6b4:	08010b41 	.word	0x08010b41

0800c6b8 <_Bfree>:
 800c6b8:	b570      	push	{r4, r5, r6, lr}
 800c6ba:	69c6      	ldr	r6, [r0, #28]
 800c6bc:	4605      	mov	r5, r0
 800c6be:	460c      	mov	r4, r1
 800c6c0:	b976      	cbnz	r6, 800c6e0 <_Bfree+0x28>
 800c6c2:	2010      	movs	r0, #16
 800c6c4:	f7ff ff02 	bl	800c4cc <malloc>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	61e8      	str	r0, [r5, #28]
 800c6cc:	b920      	cbnz	r0, 800c6d8 <_Bfree+0x20>
 800c6ce:	4b09      	ldr	r3, [pc, #36]	@ (800c6f4 <_Bfree+0x3c>)
 800c6d0:	4809      	ldr	r0, [pc, #36]	@ (800c6f8 <_Bfree+0x40>)
 800c6d2:	218f      	movs	r1, #143	@ 0x8f
 800c6d4:	f000 fd60 	bl	800d198 <__assert_func>
 800c6d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6dc:	6006      	str	r6, [r0, #0]
 800c6de:	60c6      	str	r6, [r0, #12]
 800c6e0:	b13c      	cbz	r4, 800c6f2 <_Bfree+0x3a>
 800c6e2:	69eb      	ldr	r3, [r5, #28]
 800c6e4:	6862      	ldr	r2, [r4, #4]
 800c6e6:	68db      	ldr	r3, [r3, #12]
 800c6e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6ec:	6021      	str	r1, [r4, #0]
 800c6ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6f2:	bd70      	pop	{r4, r5, r6, pc}
 800c6f4:	08010ac1 	.word	0x08010ac1
 800c6f8:	08010b41 	.word	0x08010b41

0800c6fc <__multadd>:
 800c6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c700:	690d      	ldr	r5, [r1, #16]
 800c702:	4607      	mov	r7, r0
 800c704:	460c      	mov	r4, r1
 800c706:	461e      	mov	r6, r3
 800c708:	f101 0c14 	add.w	ip, r1, #20
 800c70c:	2000      	movs	r0, #0
 800c70e:	f8dc 3000 	ldr.w	r3, [ip]
 800c712:	b299      	uxth	r1, r3
 800c714:	fb02 6101 	mla	r1, r2, r1, r6
 800c718:	0c1e      	lsrs	r6, r3, #16
 800c71a:	0c0b      	lsrs	r3, r1, #16
 800c71c:	fb02 3306 	mla	r3, r2, r6, r3
 800c720:	b289      	uxth	r1, r1
 800c722:	3001      	adds	r0, #1
 800c724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c728:	4285      	cmp	r5, r0
 800c72a:	f84c 1b04 	str.w	r1, [ip], #4
 800c72e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c732:	dcec      	bgt.n	800c70e <__multadd+0x12>
 800c734:	b30e      	cbz	r6, 800c77a <__multadd+0x7e>
 800c736:	68a3      	ldr	r3, [r4, #8]
 800c738:	42ab      	cmp	r3, r5
 800c73a:	dc19      	bgt.n	800c770 <__multadd+0x74>
 800c73c:	6861      	ldr	r1, [r4, #4]
 800c73e:	4638      	mov	r0, r7
 800c740:	3101      	adds	r1, #1
 800c742:	f7ff ff79 	bl	800c638 <_Balloc>
 800c746:	4680      	mov	r8, r0
 800c748:	b928      	cbnz	r0, 800c756 <__multadd+0x5a>
 800c74a:	4602      	mov	r2, r0
 800c74c:	4b0c      	ldr	r3, [pc, #48]	@ (800c780 <__multadd+0x84>)
 800c74e:	480d      	ldr	r0, [pc, #52]	@ (800c784 <__multadd+0x88>)
 800c750:	21ba      	movs	r1, #186	@ 0xba
 800c752:	f000 fd21 	bl	800d198 <__assert_func>
 800c756:	6922      	ldr	r2, [r4, #16]
 800c758:	3202      	adds	r2, #2
 800c75a:	f104 010c 	add.w	r1, r4, #12
 800c75e:	0092      	lsls	r2, r2, #2
 800c760:	300c      	adds	r0, #12
 800c762:	f7ff f80e 	bl	800b782 <memcpy>
 800c766:	4621      	mov	r1, r4
 800c768:	4638      	mov	r0, r7
 800c76a:	f7ff ffa5 	bl	800c6b8 <_Bfree>
 800c76e:	4644      	mov	r4, r8
 800c770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c774:	3501      	adds	r5, #1
 800c776:	615e      	str	r6, [r3, #20]
 800c778:	6125      	str	r5, [r4, #16]
 800c77a:	4620      	mov	r0, r4
 800c77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c780:	08010b30 	.word	0x08010b30
 800c784:	08010b41 	.word	0x08010b41

0800c788 <__hi0bits>:
 800c788:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c78c:	4603      	mov	r3, r0
 800c78e:	bf36      	itet	cc
 800c790:	0403      	lslcc	r3, r0, #16
 800c792:	2000      	movcs	r0, #0
 800c794:	2010      	movcc	r0, #16
 800c796:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c79a:	bf3c      	itt	cc
 800c79c:	021b      	lslcc	r3, r3, #8
 800c79e:	3008      	addcc	r0, #8
 800c7a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7a4:	bf3c      	itt	cc
 800c7a6:	011b      	lslcc	r3, r3, #4
 800c7a8:	3004      	addcc	r0, #4
 800c7aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7ae:	bf3c      	itt	cc
 800c7b0:	009b      	lslcc	r3, r3, #2
 800c7b2:	3002      	addcc	r0, #2
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	db05      	blt.n	800c7c4 <__hi0bits+0x3c>
 800c7b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c7bc:	f100 0001 	add.w	r0, r0, #1
 800c7c0:	bf08      	it	eq
 800c7c2:	2020      	moveq	r0, #32
 800c7c4:	4770      	bx	lr

0800c7c6 <__lo0bits>:
 800c7c6:	6803      	ldr	r3, [r0, #0]
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	f013 0007 	ands.w	r0, r3, #7
 800c7ce:	d00b      	beq.n	800c7e8 <__lo0bits+0x22>
 800c7d0:	07d9      	lsls	r1, r3, #31
 800c7d2:	d421      	bmi.n	800c818 <__lo0bits+0x52>
 800c7d4:	0798      	lsls	r0, r3, #30
 800c7d6:	bf49      	itett	mi
 800c7d8:	085b      	lsrmi	r3, r3, #1
 800c7da:	089b      	lsrpl	r3, r3, #2
 800c7dc:	2001      	movmi	r0, #1
 800c7de:	6013      	strmi	r3, [r2, #0]
 800c7e0:	bf5c      	itt	pl
 800c7e2:	6013      	strpl	r3, [r2, #0]
 800c7e4:	2002      	movpl	r0, #2
 800c7e6:	4770      	bx	lr
 800c7e8:	b299      	uxth	r1, r3
 800c7ea:	b909      	cbnz	r1, 800c7f0 <__lo0bits+0x2a>
 800c7ec:	0c1b      	lsrs	r3, r3, #16
 800c7ee:	2010      	movs	r0, #16
 800c7f0:	b2d9      	uxtb	r1, r3
 800c7f2:	b909      	cbnz	r1, 800c7f8 <__lo0bits+0x32>
 800c7f4:	3008      	adds	r0, #8
 800c7f6:	0a1b      	lsrs	r3, r3, #8
 800c7f8:	0719      	lsls	r1, r3, #28
 800c7fa:	bf04      	itt	eq
 800c7fc:	091b      	lsreq	r3, r3, #4
 800c7fe:	3004      	addeq	r0, #4
 800c800:	0799      	lsls	r1, r3, #30
 800c802:	bf04      	itt	eq
 800c804:	089b      	lsreq	r3, r3, #2
 800c806:	3002      	addeq	r0, #2
 800c808:	07d9      	lsls	r1, r3, #31
 800c80a:	d403      	bmi.n	800c814 <__lo0bits+0x4e>
 800c80c:	085b      	lsrs	r3, r3, #1
 800c80e:	f100 0001 	add.w	r0, r0, #1
 800c812:	d003      	beq.n	800c81c <__lo0bits+0x56>
 800c814:	6013      	str	r3, [r2, #0]
 800c816:	4770      	bx	lr
 800c818:	2000      	movs	r0, #0
 800c81a:	4770      	bx	lr
 800c81c:	2020      	movs	r0, #32
 800c81e:	4770      	bx	lr

0800c820 <__i2b>:
 800c820:	b510      	push	{r4, lr}
 800c822:	460c      	mov	r4, r1
 800c824:	2101      	movs	r1, #1
 800c826:	f7ff ff07 	bl	800c638 <_Balloc>
 800c82a:	4602      	mov	r2, r0
 800c82c:	b928      	cbnz	r0, 800c83a <__i2b+0x1a>
 800c82e:	4b05      	ldr	r3, [pc, #20]	@ (800c844 <__i2b+0x24>)
 800c830:	4805      	ldr	r0, [pc, #20]	@ (800c848 <__i2b+0x28>)
 800c832:	f240 1145 	movw	r1, #325	@ 0x145
 800c836:	f000 fcaf 	bl	800d198 <__assert_func>
 800c83a:	2301      	movs	r3, #1
 800c83c:	6144      	str	r4, [r0, #20]
 800c83e:	6103      	str	r3, [r0, #16]
 800c840:	bd10      	pop	{r4, pc}
 800c842:	bf00      	nop
 800c844:	08010b30 	.word	0x08010b30
 800c848:	08010b41 	.word	0x08010b41

0800c84c <__multiply>:
 800c84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c850:	4614      	mov	r4, r2
 800c852:	690a      	ldr	r2, [r1, #16]
 800c854:	6923      	ldr	r3, [r4, #16]
 800c856:	429a      	cmp	r2, r3
 800c858:	bfa8      	it	ge
 800c85a:	4623      	movge	r3, r4
 800c85c:	460f      	mov	r7, r1
 800c85e:	bfa4      	itt	ge
 800c860:	460c      	movge	r4, r1
 800c862:	461f      	movge	r7, r3
 800c864:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c868:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c86c:	68a3      	ldr	r3, [r4, #8]
 800c86e:	6861      	ldr	r1, [r4, #4]
 800c870:	eb0a 0609 	add.w	r6, sl, r9
 800c874:	42b3      	cmp	r3, r6
 800c876:	b085      	sub	sp, #20
 800c878:	bfb8      	it	lt
 800c87a:	3101      	addlt	r1, #1
 800c87c:	f7ff fedc 	bl	800c638 <_Balloc>
 800c880:	b930      	cbnz	r0, 800c890 <__multiply+0x44>
 800c882:	4602      	mov	r2, r0
 800c884:	4b44      	ldr	r3, [pc, #272]	@ (800c998 <__multiply+0x14c>)
 800c886:	4845      	ldr	r0, [pc, #276]	@ (800c99c <__multiply+0x150>)
 800c888:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c88c:	f000 fc84 	bl	800d198 <__assert_func>
 800c890:	f100 0514 	add.w	r5, r0, #20
 800c894:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c898:	462b      	mov	r3, r5
 800c89a:	2200      	movs	r2, #0
 800c89c:	4543      	cmp	r3, r8
 800c89e:	d321      	bcc.n	800c8e4 <__multiply+0x98>
 800c8a0:	f107 0114 	add.w	r1, r7, #20
 800c8a4:	f104 0214 	add.w	r2, r4, #20
 800c8a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c8ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c8b0:	9302      	str	r3, [sp, #8]
 800c8b2:	1b13      	subs	r3, r2, r4
 800c8b4:	3b15      	subs	r3, #21
 800c8b6:	f023 0303 	bic.w	r3, r3, #3
 800c8ba:	3304      	adds	r3, #4
 800c8bc:	f104 0715 	add.w	r7, r4, #21
 800c8c0:	42ba      	cmp	r2, r7
 800c8c2:	bf38      	it	cc
 800c8c4:	2304      	movcc	r3, #4
 800c8c6:	9301      	str	r3, [sp, #4]
 800c8c8:	9b02      	ldr	r3, [sp, #8]
 800c8ca:	9103      	str	r1, [sp, #12]
 800c8cc:	428b      	cmp	r3, r1
 800c8ce:	d80c      	bhi.n	800c8ea <__multiply+0x9e>
 800c8d0:	2e00      	cmp	r6, #0
 800c8d2:	dd03      	ble.n	800c8dc <__multiply+0x90>
 800c8d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d05b      	beq.n	800c994 <__multiply+0x148>
 800c8dc:	6106      	str	r6, [r0, #16]
 800c8de:	b005      	add	sp, #20
 800c8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e4:	f843 2b04 	str.w	r2, [r3], #4
 800c8e8:	e7d8      	b.n	800c89c <__multiply+0x50>
 800c8ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800c8ee:	f1ba 0f00 	cmp.w	sl, #0
 800c8f2:	d024      	beq.n	800c93e <__multiply+0xf2>
 800c8f4:	f104 0e14 	add.w	lr, r4, #20
 800c8f8:	46a9      	mov	r9, r5
 800c8fa:	f04f 0c00 	mov.w	ip, #0
 800c8fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c902:	f8d9 3000 	ldr.w	r3, [r9]
 800c906:	fa1f fb87 	uxth.w	fp, r7
 800c90a:	b29b      	uxth	r3, r3
 800c90c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c910:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c914:	f8d9 7000 	ldr.w	r7, [r9]
 800c918:	4463      	add	r3, ip
 800c91a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c91e:	fb0a c70b 	mla	r7, sl, fp, ip
 800c922:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c926:	b29b      	uxth	r3, r3
 800c928:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c92c:	4572      	cmp	r2, lr
 800c92e:	f849 3b04 	str.w	r3, [r9], #4
 800c932:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c936:	d8e2      	bhi.n	800c8fe <__multiply+0xb2>
 800c938:	9b01      	ldr	r3, [sp, #4]
 800c93a:	f845 c003 	str.w	ip, [r5, r3]
 800c93e:	9b03      	ldr	r3, [sp, #12]
 800c940:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c944:	3104      	adds	r1, #4
 800c946:	f1b9 0f00 	cmp.w	r9, #0
 800c94a:	d021      	beq.n	800c990 <__multiply+0x144>
 800c94c:	682b      	ldr	r3, [r5, #0]
 800c94e:	f104 0c14 	add.w	ip, r4, #20
 800c952:	46ae      	mov	lr, r5
 800c954:	f04f 0a00 	mov.w	sl, #0
 800c958:	f8bc b000 	ldrh.w	fp, [ip]
 800c95c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c960:	fb09 770b 	mla	r7, r9, fp, r7
 800c964:	4457      	add	r7, sl
 800c966:	b29b      	uxth	r3, r3
 800c968:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c96c:	f84e 3b04 	str.w	r3, [lr], #4
 800c970:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c974:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c978:	f8be 3000 	ldrh.w	r3, [lr]
 800c97c:	fb09 330a 	mla	r3, r9, sl, r3
 800c980:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c984:	4562      	cmp	r2, ip
 800c986:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c98a:	d8e5      	bhi.n	800c958 <__multiply+0x10c>
 800c98c:	9f01      	ldr	r7, [sp, #4]
 800c98e:	51eb      	str	r3, [r5, r7]
 800c990:	3504      	adds	r5, #4
 800c992:	e799      	b.n	800c8c8 <__multiply+0x7c>
 800c994:	3e01      	subs	r6, #1
 800c996:	e79b      	b.n	800c8d0 <__multiply+0x84>
 800c998:	08010b30 	.word	0x08010b30
 800c99c:	08010b41 	.word	0x08010b41

0800c9a0 <__pow5mult>:
 800c9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9a4:	4615      	mov	r5, r2
 800c9a6:	f012 0203 	ands.w	r2, r2, #3
 800c9aa:	4607      	mov	r7, r0
 800c9ac:	460e      	mov	r6, r1
 800c9ae:	d007      	beq.n	800c9c0 <__pow5mult+0x20>
 800c9b0:	4c25      	ldr	r4, [pc, #148]	@ (800ca48 <__pow5mult+0xa8>)
 800c9b2:	3a01      	subs	r2, #1
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9ba:	f7ff fe9f 	bl	800c6fc <__multadd>
 800c9be:	4606      	mov	r6, r0
 800c9c0:	10ad      	asrs	r5, r5, #2
 800c9c2:	d03d      	beq.n	800ca40 <__pow5mult+0xa0>
 800c9c4:	69fc      	ldr	r4, [r7, #28]
 800c9c6:	b97c      	cbnz	r4, 800c9e8 <__pow5mult+0x48>
 800c9c8:	2010      	movs	r0, #16
 800c9ca:	f7ff fd7f 	bl	800c4cc <malloc>
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	61f8      	str	r0, [r7, #28]
 800c9d2:	b928      	cbnz	r0, 800c9e0 <__pow5mult+0x40>
 800c9d4:	4b1d      	ldr	r3, [pc, #116]	@ (800ca4c <__pow5mult+0xac>)
 800c9d6:	481e      	ldr	r0, [pc, #120]	@ (800ca50 <__pow5mult+0xb0>)
 800c9d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c9dc:	f000 fbdc 	bl	800d198 <__assert_func>
 800c9e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9e4:	6004      	str	r4, [r0, #0]
 800c9e6:	60c4      	str	r4, [r0, #12]
 800c9e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c9ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9f0:	b94c      	cbnz	r4, 800ca06 <__pow5mult+0x66>
 800c9f2:	f240 2171 	movw	r1, #625	@ 0x271
 800c9f6:	4638      	mov	r0, r7
 800c9f8:	f7ff ff12 	bl	800c820 <__i2b>
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca02:	4604      	mov	r4, r0
 800ca04:	6003      	str	r3, [r0, #0]
 800ca06:	f04f 0900 	mov.w	r9, #0
 800ca0a:	07eb      	lsls	r3, r5, #31
 800ca0c:	d50a      	bpl.n	800ca24 <__pow5mult+0x84>
 800ca0e:	4631      	mov	r1, r6
 800ca10:	4622      	mov	r2, r4
 800ca12:	4638      	mov	r0, r7
 800ca14:	f7ff ff1a 	bl	800c84c <__multiply>
 800ca18:	4631      	mov	r1, r6
 800ca1a:	4680      	mov	r8, r0
 800ca1c:	4638      	mov	r0, r7
 800ca1e:	f7ff fe4b 	bl	800c6b8 <_Bfree>
 800ca22:	4646      	mov	r6, r8
 800ca24:	106d      	asrs	r5, r5, #1
 800ca26:	d00b      	beq.n	800ca40 <__pow5mult+0xa0>
 800ca28:	6820      	ldr	r0, [r4, #0]
 800ca2a:	b938      	cbnz	r0, 800ca3c <__pow5mult+0x9c>
 800ca2c:	4622      	mov	r2, r4
 800ca2e:	4621      	mov	r1, r4
 800ca30:	4638      	mov	r0, r7
 800ca32:	f7ff ff0b 	bl	800c84c <__multiply>
 800ca36:	6020      	str	r0, [r4, #0]
 800ca38:	f8c0 9000 	str.w	r9, [r0]
 800ca3c:	4604      	mov	r4, r0
 800ca3e:	e7e4      	b.n	800ca0a <__pow5mult+0x6a>
 800ca40:	4630      	mov	r0, r6
 800ca42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca46:	bf00      	nop
 800ca48:	08010b9c 	.word	0x08010b9c
 800ca4c:	08010ac1 	.word	0x08010ac1
 800ca50:	08010b41 	.word	0x08010b41

0800ca54 <__lshift>:
 800ca54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca58:	460c      	mov	r4, r1
 800ca5a:	6849      	ldr	r1, [r1, #4]
 800ca5c:	6923      	ldr	r3, [r4, #16]
 800ca5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca62:	68a3      	ldr	r3, [r4, #8]
 800ca64:	4607      	mov	r7, r0
 800ca66:	4691      	mov	r9, r2
 800ca68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca6c:	f108 0601 	add.w	r6, r8, #1
 800ca70:	42b3      	cmp	r3, r6
 800ca72:	db0b      	blt.n	800ca8c <__lshift+0x38>
 800ca74:	4638      	mov	r0, r7
 800ca76:	f7ff fddf 	bl	800c638 <_Balloc>
 800ca7a:	4605      	mov	r5, r0
 800ca7c:	b948      	cbnz	r0, 800ca92 <__lshift+0x3e>
 800ca7e:	4602      	mov	r2, r0
 800ca80:	4b28      	ldr	r3, [pc, #160]	@ (800cb24 <__lshift+0xd0>)
 800ca82:	4829      	ldr	r0, [pc, #164]	@ (800cb28 <__lshift+0xd4>)
 800ca84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ca88:	f000 fb86 	bl	800d198 <__assert_func>
 800ca8c:	3101      	adds	r1, #1
 800ca8e:	005b      	lsls	r3, r3, #1
 800ca90:	e7ee      	b.n	800ca70 <__lshift+0x1c>
 800ca92:	2300      	movs	r3, #0
 800ca94:	f100 0114 	add.w	r1, r0, #20
 800ca98:	f100 0210 	add.w	r2, r0, #16
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	4553      	cmp	r3, sl
 800caa0:	db33      	blt.n	800cb0a <__lshift+0xb6>
 800caa2:	6920      	ldr	r0, [r4, #16]
 800caa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800caa8:	f104 0314 	add.w	r3, r4, #20
 800caac:	f019 091f 	ands.w	r9, r9, #31
 800cab0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cab4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cab8:	d02b      	beq.n	800cb12 <__lshift+0xbe>
 800caba:	f1c9 0e20 	rsb	lr, r9, #32
 800cabe:	468a      	mov	sl, r1
 800cac0:	2200      	movs	r2, #0
 800cac2:	6818      	ldr	r0, [r3, #0]
 800cac4:	fa00 f009 	lsl.w	r0, r0, r9
 800cac8:	4310      	orrs	r0, r2
 800caca:	f84a 0b04 	str.w	r0, [sl], #4
 800cace:	f853 2b04 	ldr.w	r2, [r3], #4
 800cad2:	459c      	cmp	ip, r3
 800cad4:	fa22 f20e 	lsr.w	r2, r2, lr
 800cad8:	d8f3      	bhi.n	800cac2 <__lshift+0x6e>
 800cada:	ebac 0304 	sub.w	r3, ip, r4
 800cade:	3b15      	subs	r3, #21
 800cae0:	f023 0303 	bic.w	r3, r3, #3
 800cae4:	3304      	adds	r3, #4
 800cae6:	f104 0015 	add.w	r0, r4, #21
 800caea:	4584      	cmp	ip, r0
 800caec:	bf38      	it	cc
 800caee:	2304      	movcc	r3, #4
 800caf0:	50ca      	str	r2, [r1, r3]
 800caf2:	b10a      	cbz	r2, 800caf8 <__lshift+0xa4>
 800caf4:	f108 0602 	add.w	r6, r8, #2
 800caf8:	3e01      	subs	r6, #1
 800cafa:	4638      	mov	r0, r7
 800cafc:	612e      	str	r6, [r5, #16]
 800cafe:	4621      	mov	r1, r4
 800cb00:	f7ff fdda 	bl	800c6b8 <_Bfree>
 800cb04:	4628      	mov	r0, r5
 800cb06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb0a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb0e:	3301      	adds	r3, #1
 800cb10:	e7c5      	b.n	800ca9e <__lshift+0x4a>
 800cb12:	3904      	subs	r1, #4
 800cb14:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb18:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb1c:	459c      	cmp	ip, r3
 800cb1e:	d8f9      	bhi.n	800cb14 <__lshift+0xc0>
 800cb20:	e7ea      	b.n	800caf8 <__lshift+0xa4>
 800cb22:	bf00      	nop
 800cb24:	08010b30 	.word	0x08010b30
 800cb28:	08010b41 	.word	0x08010b41

0800cb2c <__mcmp>:
 800cb2c:	690a      	ldr	r2, [r1, #16]
 800cb2e:	4603      	mov	r3, r0
 800cb30:	6900      	ldr	r0, [r0, #16]
 800cb32:	1a80      	subs	r0, r0, r2
 800cb34:	b530      	push	{r4, r5, lr}
 800cb36:	d10e      	bne.n	800cb56 <__mcmp+0x2a>
 800cb38:	3314      	adds	r3, #20
 800cb3a:	3114      	adds	r1, #20
 800cb3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb4c:	4295      	cmp	r5, r2
 800cb4e:	d003      	beq.n	800cb58 <__mcmp+0x2c>
 800cb50:	d205      	bcs.n	800cb5e <__mcmp+0x32>
 800cb52:	f04f 30ff 	mov.w	r0, #4294967295
 800cb56:	bd30      	pop	{r4, r5, pc}
 800cb58:	42a3      	cmp	r3, r4
 800cb5a:	d3f3      	bcc.n	800cb44 <__mcmp+0x18>
 800cb5c:	e7fb      	b.n	800cb56 <__mcmp+0x2a>
 800cb5e:	2001      	movs	r0, #1
 800cb60:	e7f9      	b.n	800cb56 <__mcmp+0x2a>
	...

0800cb64 <__mdiff>:
 800cb64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb68:	4689      	mov	r9, r1
 800cb6a:	4606      	mov	r6, r0
 800cb6c:	4611      	mov	r1, r2
 800cb6e:	4648      	mov	r0, r9
 800cb70:	4614      	mov	r4, r2
 800cb72:	f7ff ffdb 	bl	800cb2c <__mcmp>
 800cb76:	1e05      	subs	r5, r0, #0
 800cb78:	d112      	bne.n	800cba0 <__mdiff+0x3c>
 800cb7a:	4629      	mov	r1, r5
 800cb7c:	4630      	mov	r0, r6
 800cb7e:	f7ff fd5b 	bl	800c638 <_Balloc>
 800cb82:	4602      	mov	r2, r0
 800cb84:	b928      	cbnz	r0, 800cb92 <__mdiff+0x2e>
 800cb86:	4b3f      	ldr	r3, [pc, #252]	@ (800cc84 <__mdiff+0x120>)
 800cb88:	f240 2137 	movw	r1, #567	@ 0x237
 800cb8c:	483e      	ldr	r0, [pc, #248]	@ (800cc88 <__mdiff+0x124>)
 800cb8e:	f000 fb03 	bl	800d198 <__assert_func>
 800cb92:	2301      	movs	r3, #1
 800cb94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb98:	4610      	mov	r0, r2
 800cb9a:	b003      	add	sp, #12
 800cb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cba0:	bfbc      	itt	lt
 800cba2:	464b      	movlt	r3, r9
 800cba4:	46a1      	movlt	r9, r4
 800cba6:	4630      	mov	r0, r6
 800cba8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cbac:	bfba      	itte	lt
 800cbae:	461c      	movlt	r4, r3
 800cbb0:	2501      	movlt	r5, #1
 800cbb2:	2500      	movge	r5, #0
 800cbb4:	f7ff fd40 	bl	800c638 <_Balloc>
 800cbb8:	4602      	mov	r2, r0
 800cbba:	b918      	cbnz	r0, 800cbc4 <__mdiff+0x60>
 800cbbc:	4b31      	ldr	r3, [pc, #196]	@ (800cc84 <__mdiff+0x120>)
 800cbbe:	f240 2145 	movw	r1, #581	@ 0x245
 800cbc2:	e7e3      	b.n	800cb8c <__mdiff+0x28>
 800cbc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cbc8:	6926      	ldr	r6, [r4, #16]
 800cbca:	60c5      	str	r5, [r0, #12]
 800cbcc:	f109 0310 	add.w	r3, r9, #16
 800cbd0:	f109 0514 	add.w	r5, r9, #20
 800cbd4:	f104 0e14 	add.w	lr, r4, #20
 800cbd8:	f100 0b14 	add.w	fp, r0, #20
 800cbdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cbe0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cbe4:	9301      	str	r3, [sp, #4]
 800cbe6:	46d9      	mov	r9, fp
 800cbe8:	f04f 0c00 	mov.w	ip, #0
 800cbec:	9b01      	ldr	r3, [sp, #4]
 800cbee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cbf2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cbf6:	9301      	str	r3, [sp, #4]
 800cbf8:	fa1f f38a 	uxth.w	r3, sl
 800cbfc:	4619      	mov	r1, r3
 800cbfe:	b283      	uxth	r3, r0
 800cc00:	1acb      	subs	r3, r1, r3
 800cc02:	0c00      	lsrs	r0, r0, #16
 800cc04:	4463      	add	r3, ip
 800cc06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cc0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cc0e:	b29b      	uxth	r3, r3
 800cc10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc14:	4576      	cmp	r6, lr
 800cc16:	f849 3b04 	str.w	r3, [r9], #4
 800cc1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc1e:	d8e5      	bhi.n	800cbec <__mdiff+0x88>
 800cc20:	1b33      	subs	r3, r6, r4
 800cc22:	3b15      	subs	r3, #21
 800cc24:	f023 0303 	bic.w	r3, r3, #3
 800cc28:	3415      	adds	r4, #21
 800cc2a:	3304      	adds	r3, #4
 800cc2c:	42a6      	cmp	r6, r4
 800cc2e:	bf38      	it	cc
 800cc30:	2304      	movcc	r3, #4
 800cc32:	441d      	add	r5, r3
 800cc34:	445b      	add	r3, fp
 800cc36:	461e      	mov	r6, r3
 800cc38:	462c      	mov	r4, r5
 800cc3a:	4544      	cmp	r4, r8
 800cc3c:	d30e      	bcc.n	800cc5c <__mdiff+0xf8>
 800cc3e:	f108 0103 	add.w	r1, r8, #3
 800cc42:	1b49      	subs	r1, r1, r5
 800cc44:	f021 0103 	bic.w	r1, r1, #3
 800cc48:	3d03      	subs	r5, #3
 800cc4a:	45a8      	cmp	r8, r5
 800cc4c:	bf38      	it	cc
 800cc4e:	2100      	movcc	r1, #0
 800cc50:	440b      	add	r3, r1
 800cc52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc56:	b191      	cbz	r1, 800cc7e <__mdiff+0x11a>
 800cc58:	6117      	str	r7, [r2, #16]
 800cc5a:	e79d      	b.n	800cb98 <__mdiff+0x34>
 800cc5c:	f854 1b04 	ldr.w	r1, [r4], #4
 800cc60:	46e6      	mov	lr, ip
 800cc62:	0c08      	lsrs	r0, r1, #16
 800cc64:	fa1c fc81 	uxtah	ip, ip, r1
 800cc68:	4471      	add	r1, lr
 800cc6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cc6e:	b289      	uxth	r1, r1
 800cc70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cc74:	f846 1b04 	str.w	r1, [r6], #4
 800cc78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc7c:	e7dd      	b.n	800cc3a <__mdiff+0xd6>
 800cc7e:	3f01      	subs	r7, #1
 800cc80:	e7e7      	b.n	800cc52 <__mdiff+0xee>
 800cc82:	bf00      	nop
 800cc84:	08010b30 	.word	0x08010b30
 800cc88:	08010b41 	.word	0x08010b41

0800cc8c <__d2b>:
 800cc8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc90:	460f      	mov	r7, r1
 800cc92:	2101      	movs	r1, #1
 800cc94:	ec59 8b10 	vmov	r8, r9, d0
 800cc98:	4616      	mov	r6, r2
 800cc9a:	f7ff fccd 	bl	800c638 <_Balloc>
 800cc9e:	4604      	mov	r4, r0
 800cca0:	b930      	cbnz	r0, 800ccb0 <__d2b+0x24>
 800cca2:	4602      	mov	r2, r0
 800cca4:	4b23      	ldr	r3, [pc, #140]	@ (800cd34 <__d2b+0xa8>)
 800cca6:	4824      	ldr	r0, [pc, #144]	@ (800cd38 <__d2b+0xac>)
 800cca8:	f240 310f 	movw	r1, #783	@ 0x30f
 800ccac:	f000 fa74 	bl	800d198 <__assert_func>
 800ccb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ccb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ccb8:	b10d      	cbz	r5, 800ccbe <__d2b+0x32>
 800ccba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ccbe:	9301      	str	r3, [sp, #4]
 800ccc0:	f1b8 0300 	subs.w	r3, r8, #0
 800ccc4:	d023      	beq.n	800cd0e <__d2b+0x82>
 800ccc6:	4668      	mov	r0, sp
 800ccc8:	9300      	str	r3, [sp, #0]
 800ccca:	f7ff fd7c 	bl	800c7c6 <__lo0bits>
 800ccce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ccd2:	b1d0      	cbz	r0, 800cd0a <__d2b+0x7e>
 800ccd4:	f1c0 0320 	rsb	r3, r0, #32
 800ccd8:	fa02 f303 	lsl.w	r3, r2, r3
 800ccdc:	430b      	orrs	r3, r1
 800ccde:	40c2      	lsrs	r2, r0
 800cce0:	6163      	str	r3, [r4, #20]
 800cce2:	9201      	str	r2, [sp, #4]
 800cce4:	9b01      	ldr	r3, [sp, #4]
 800cce6:	61a3      	str	r3, [r4, #24]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	bf0c      	ite	eq
 800ccec:	2201      	moveq	r2, #1
 800ccee:	2202      	movne	r2, #2
 800ccf0:	6122      	str	r2, [r4, #16]
 800ccf2:	b1a5      	cbz	r5, 800cd1e <__d2b+0x92>
 800ccf4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ccf8:	4405      	add	r5, r0
 800ccfa:	603d      	str	r5, [r7, #0]
 800ccfc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cd00:	6030      	str	r0, [r6, #0]
 800cd02:	4620      	mov	r0, r4
 800cd04:	b003      	add	sp, #12
 800cd06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd0a:	6161      	str	r1, [r4, #20]
 800cd0c:	e7ea      	b.n	800cce4 <__d2b+0x58>
 800cd0e:	a801      	add	r0, sp, #4
 800cd10:	f7ff fd59 	bl	800c7c6 <__lo0bits>
 800cd14:	9b01      	ldr	r3, [sp, #4]
 800cd16:	6163      	str	r3, [r4, #20]
 800cd18:	3020      	adds	r0, #32
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	e7e8      	b.n	800ccf0 <__d2b+0x64>
 800cd1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cd22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cd26:	6038      	str	r0, [r7, #0]
 800cd28:	6918      	ldr	r0, [r3, #16]
 800cd2a:	f7ff fd2d 	bl	800c788 <__hi0bits>
 800cd2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cd32:	e7e5      	b.n	800cd00 <__d2b+0x74>
 800cd34:	08010b30 	.word	0x08010b30
 800cd38:	08010b41 	.word	0x08010b41

0800cd3c <__ssputs_r>:
 800cd3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd40:	688e      	ldr	r6, [r1, #8]
 800cd42:	461f      	mov	r7, r3
 800cd44:	42be      	cmp	r6, r7
 800cd46:	680b      	ldr	r3, [r1, #0]
 800cd48:	4682      	mov	sl, r0
 800cd4a:	460c      	mov	r4, r1
 800cd4c:	4690      	mov	r8, r2
 800cd4e:	d82d      	bhi.n	800cdac <__ssputs_r+0x70>
 800cd50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cd58:	d026      	beq.n	800cda8 <__ssputs_r+0x6c>
 800cd5a:	6965      	ldr	r5, [r4, #20]
 800cd5c:	6909      	ldr	r1, [r1, #16]
 800cd5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd62:	eba3 0901 	sub.w	r9, r3, r1
 800cd66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd6a:	1c7b      	adds	r3, r7, #1
 800cd6c:	444b      	add	r3, r9
 800cd6e:	106d      	asrs	r5, r5, #1
 800cd70:	429d      	cmp	r5, r3
 800cd72:	bf38      	it	cc
 800cd74:	461d      	movcc	r5, r3
 800cd76:	0553      	lsls	r3, r2, #21
 800cd78:	d527      	bpl.n	800cdca <__ssputs_r+0x8e>
 800cd7a:	4629      	mov	r1, r5
 800cd7c:	f7ff fbd0 	bl	800c520 <_malloc_r>
 800cd80:	4606      	mov	r6, r0
 800cd82:	b360      	cbz	r0, 800cdde <__ssputs_r+0xa2>
 800cd84:	6921      	ldr	r1, [r4, #16]
 800cd86:	464a      	mov	r2, r9
 800cd88:	f7fe fcfb 	bl	800b782 <memcpy>
 800cd8c:	89a3      	ldrh	r3, [r4, #12]
 800cd8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cd92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd96:	81a3      	strh	r3, [r4, #12]
 800cd98:	6126      	str	r6, [r4, #16]
 800cd9a:	6165      	str	r5, [r4, #20]
 800cd9c:	444e      	add	r6, r9
 800cd9e:	eba5 0509 	sub.w	r5, r5, r9
 800cda2:	6026      	str	r6, [r4, #0]
 800cda4:	60a5      	str	r5, [r4, #8]
 800cda6:	463e      	mov	r6, r7
 800cda8:	42be      	cmp	r6, r7
 800cdaa:	d900      	bls.n	800cdae <__ssputs_r+0x72>
 800cdac:	463e      	mov	r6, r7
 800cdae:	6820      	ldr	r0, [r4, #0]
 800cdb0:	4632      	mov	r2, r6
 800cdb2:	4641      	mov	r1, r8
 800cdb4:	f000 f9c6 	bl	800d144 <memmove>
 800cdb8:	68a3      	ldr	r3, [r4, #8]
 800cdba:	1b9b      	subs	r3, r3, r6
 800cdbc:	60a3      	str	r3, [r4, #8]
 800cdbe:	6823      	ldr	r3, [r4, #0]
 800cdc0:	4433      	add	r3, r6
 800cdc2:	6023      	str	r3, [r4, #0]
 800cdc4:	2000      	movs	r0, #0
 800cdc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdca:	462a      	mov	r2, r5
 800cdcc:	f000 fa28 	bl	800d220 <_realloc_r>
 800cdd0:	4606      	mov	r6, r0
 800cdd2:	2800      	cmp	r0, #0
 800cdd4:	d1e0      	bne.n	800cd98 <__ssputs_r+0x5c>
 800cdd6:	6921      	ldr	r1, [r4, #16]
 800cdd8:	4650      	mov	r0, sl
 800cdda:	f7ff fb2d 	bl	800c438 <_free_r>
 800cdde:	230c      	movs	r3, #12
 800cde0:	f8ca 3000 	str.w	r3, [sl]
 800cde4:	89a3      	ldrh	r3, [r4, #12]
 800cde6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdea:	81a3      	strh	r3, [r4, #12]
 800cdec:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf0:	e7e9      	b.n	800cdc6 <__ssputs_r+0x8a>
	...

0800cdf4 <_svfiprintf_r>:
 800cdf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdf8:	4698      	mov	r8, r3
 800cdfa:	898b      	ldrh	r3, [r1, #12]
 800cdfc:	061b      	lsls	r3, r3, #24
 800cdfe:	b09d      	sub	sp, #116	@ 0x74
 800ce00:	4607      	mov	r7, r0
 800ce02:	460d      	mov	r5, r1
 800ce04:	4614      	mov	r4, r2
 800ce06:	d510      	bpl.n	800ce2a <_svfiprintf_r+0x36>
 800ce08:	690b      	ldr	r3, [r1, #16]
 800ce0a:	b973      	cbnz	r3, 800ce2a <_svfiprintf_r+0x36>
 800ce0c:	2140      	movs	r1, #64	@ 0x40
 800ce0e:	f7ff fb87 	bl	800c520 <_malloc_r>
 800ce12:	6028      	str	r0, [r5, #0]
 800ce14:	6128      	str	r0, [r5, #16]
 800ce16:	b930      	cbnz	r0, 800ce26 <_svfiprintf_r+0x32>
 800ce18:	230c      	movs	r3, #12
 800ce1a:	603b      	str	r3, [r7, #0]
 800ce1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce20:	b01d      	add	sp, #116	@ 0x74
 800ce22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce26:	2340      	movs	r3, #64	@ 0x40
 800ce28:	616b      	str	r3, [r5, #20]
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce2e:	2320      	movs	r3, #32
 800ce30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce34:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce38:	2330      	movs	r3, #48	@ 0x30
 800ce3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cfd8 <_svfiprintf_r+0x1e4>
 800ce3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce42:	f04f 0901 	mov.w	r9, #1
 800ce46:	4623      	mov	r3, r4
 800ce48:	469a      	mov	sl, r3
 800ce4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce4e:	b10a      	cbz	r2, 800ce54 <_svfiprintf_r+0x60>
 800ce50:	2a25      	cmp	r2, #37	@ 0x25
 800ce52:	d1f9      	bne.n	800ce48 <_svfiprintf_r+0x54>
 800ce54:	ebba 0b04 	subs.w	fp, sl, r4
 800ce58:	d00b      	beq.n	800ce72 <_svfiprintf_r+0x7e>
 800ce5a:	465b      	mov	r3, fp
 800ce5c:	4622      	mov	r2, r4
 800ce5e:	4629      	mov	r1, r5
 800ce60:	4638      	mov	r0, r7
 800ce62:	f7ff ff6b 	bl	800cd3c <__ssputs_r>
 800ce66:	3001      	adds	r0, #1
 800ce68:	f000 80a7 	beq.w	800cfba <_svfiprintf_r+0x1c6>
 800ce6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce6e:	445a      	add	r2, fp
 800ce70:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce72:	f89a 3000 	ldrb.w	r3, [sl]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	f000 809f 	beq.w	800cfba <_svfiprintf_r+0x1c6>
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ce82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce86:	f10a 0a01 	add.w	sl, sl, #1
 800ce8a:	9304      	str	r3, [sp, #16]
 800ce8c:	9307      	str	r3, [sp, #28]
 800ce8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce92:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce94:	4654      	mov	r4, sl
 800ce96:	2205      	movs	r2, #5
 800ce98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce9c:	484e      	ldr	r0, [pc, #312]	@ (800cfd8 <_svfiprintf_r+0x1e4>)
 800ce9e:	f7f3 f997 	bl	80001d0 <memchr>
 800cea2:	9a04      	ldr	r2, [sp, #16]
 800cea4:	b9d8      	cbnz	r0, 800cede <_svfiprintf_r+0xea>
 800cea6:	06d0      	lsls	r0, r2, #27
 800cea8:	bf44      	itt	mi
 800ceaa:	2320      	movmi	r3, #32
 800ceac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ceb0:	0711      	lsls	r1, r2, #28
 800ceb2:	bf44      	itt	mi
 800ceb4:	232b      	movmi	r3, #43	@ 0x2b
 800ceb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ceba:	f89a 3000 	ldrb.w	r3, [sl]
 800cebe:	2b2a      	cmp	r3, #42	@ 0x2a
 800cec0:	d015      	beq.n	800ceee <_svfiprintf_r+0xfa>
 800cec2:	9a07      	ldr	r2, [sp, #28]
 800cec4:	4654      	mov	r4, sl
 800cec6:	2000      	movs	r0, #0
 800cec8:	f04f 0c0a 	mov.w	ip, #10
 800cecc:	4621      	mov	r1, r4
 800cece:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ced2:	3b30      	subs	r3, #48	@ 0x30
 800ced4:	2b09      	cmp	r3, #9
 800ced6:	d94b      	bls.n	800cf70 <_svfiprintf_r+0x17c>
 800ced8:	b1b0      	cbz	r0, 800cf08 <_svfiprintf_r+0x114>
 800ceda:	9207      	str	r2, [sp, #28]
 800cedc:	e014      	b.n	800cf08 <_svfiprintf_r+0x114>
 800cede:	eba0 0308 	sub.w	r3, r0, r8
 800cee2:	fa09 f303 	lsl.w	r3, r9, r3
 800cee6:	4313      	orrs	r3, r2
 800cee8:	9304      	str	r3, [sp, #16]
 800ceea:	46a2      	mov	sl, r4
 800ceec:	e7d2      	b.n	800ce94 <_svfiprintf_r+0xa0>
 800ceee:	9b03      	ldr	r3, [sp, #12]
 800cef0:	1d19      	adds	r1, r3, #4
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	9103      	str	r1, [sp, #12]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	bfbb      	ittet	lt
 800cefa:	425b      	neglt	r3, r3
 800cefc:	f042 0202 	orrlt.w	r2, r2, #2
 800cf00:	9307      	strge	r3, [sp, #28]
 800cf02:	9307      	strlt	r3, [sp, #28]
 800cf04:	bfb8      	it	lt
 800cf06:	9204      	strlt	r2, [sp, #16]
 800cf08:	7823      	ldrb	r3, [r4, #0]
 800cf0a:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf0c:	d10a      	bne.n	800cf24 <_svfiprintf_r+0x130>
 800cf0e:	7863      	ldrb	r3, [r4, #1]
 800cf10:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf12:	d132      	bne.n	800cf7a <_svfiprintf_r+0x186>
 800cf14:	9b03      	ldr	r3, [sp, #12]
 800cf16:	1d1a      	adds	r2, r3, #4
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	9203      	str	r2, [sp, #12]
 800cf1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf20:	3402      	adds	r4, #2
 800cf22:	9305      	str	r3, [sp, #20]
 800cf24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cfe8 <_svfiprintf_r+0x1f4>
 800cf28:	7821      	ldrb	r1, [r4, #0]
 800cf2a:	2203      	movs	r2, #3
 800cf2c:	4650      	mov	r0, sl
 800cf2e:	f7f3 f94f 	bl	80001d0 <memchr>
 800cf32:	b138      	cbz	r0, 800cf44 <_svfiprintf_r+0x150>
 800cf34:	9b04      	ldr	r3, [sp, #16]
 800cf36:	eba0 000a 	sub.w	r0, r0, sl
 800cf3a:	2240      	movs	r2, #64	@ 0x40
 800cf3c:	4082      	lsls	r2, r0
 800cf3e:	4313      	orrs	r3, r2
 800cf40:	3401      	adds	r4, #1
 800cf42:	9304      	str	r3, [sp, #16]
 800cf44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf48:	4824      	ldr	r0, [pc, #144]	@ (800cfdc <_svfiprintf_r+0x1e8>)
 800cf4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf4e:	2206      	movs	r2, #6
 800cf50:	f7f3 f93e 	bl	80001d0 <memchr>
 800cf54:	2800      	cmp	r0, #0
 800cf56:	d036      	beq.n	800cfc6 <_svfiprintf_r+0x1d2>
 800cf58:	4b21      	ldr	r3, [pc, #132]	@ (800cfe0 <_svfiprintf_r+0x1ec>)
 800cf5a:	bb1b      	cbnz	r3, 800cfa4 <_svfiprintf_r+0x1b0>
 800cf5c:	9b03      	ldr	r3, [sp, #12]
 800cf5e:	3307      	adds	r3, #7
 800cf60:	f023 0307 	bic.w	r3, r3, #7
 800cf64:	3308      	adds	r3, #8
 800cf66:	9303      	str	r3, [sp, #12]
 800cf68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf6a:	4433      	add	r3, r6
 800cf6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf6e:	e76a      	b.n	800ce46 <_svfiprintf_r+0x52>
 800cf70:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf74:	460c      	mov	r4, r1
 800cf76:	2001      	movs	r0, #1
 800cf78:	e7a8      	b.n	800cecc <_svfiprintf_r+0xd8>
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	3401      	adds	r4, #1
 800cf7e:	9305      	str	r3, [sp, #20]
 800cf80:	4619      	mov	r1, r3
 800cf82:	f04f 0c0a 	mov.w	ip, #10
 800cf86:	4620      	mov	r0, r4
 800cf88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf8c:	3a30      	subs	r2, #48	@ 0x30
 800cf8e:	2a09      	cmp	r2, #9
 800cf90:	d903      	bls.n	800cf9a <_svfiprintf_r+0x1a6>
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d0c6      	beq.n	800cf24 <_svfiprintf_r+0x130>
 800cf96:	9105      	str	r1, [sp, #20]
 800cf98:	e7c4      	b.n	800cf24 <_svfiprintf_r+0x130>
 800cf9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf9e:	4604      	mov	r4, r0
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	e7f0      	b.n	800cf86 <_svfiprintf_r+0x192>
 800cfa4:	ab03      	add	r3, sp, #12
 800cfa6:	9300      	str	r3, [sp, #0]
 800cfa8:	462a      	mov	r2, r5
 800cfaa:	4b0e      	ldr	r3, [pc, #56]	@ (800cfe4 <_svfiprintf_r+0x1f0>)
 800cfac:	a904      	add	r1, sp, #16
 800cfae:	4638      	mov	r0, r7
 800cfb0:	f7fd fe40 	bl	800ac34 <_printf_float>
 800cfb4:	1c42      	adds	r2, r0, #1
 800cfb6:	4606      	mov	r6, r0
 800cfb8:	d1d6      	bne.n	800cf68 <_svfiprintf_r+0x174>
 800cfba:	89ab      	ldrh	r3, [r5, #12]
 800cfbc:	065b      	lsls	r3, r3, #25
 800cfbe:	f53f af2d 	bmi.w	800ce1c <_svfiprintf_r+0x28>
 800cfc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cfc4:	e72c      	b.n	800ce20 <_svfiprintf_r+0x2c>
 800cfc6:	ab03      	add	r3, sp, #12
 800cfc8:	9300      	str	r3, [sp, #0]
 800cfca:	462a      	mov	r2, r5
 800cfcc:	4b05      	ldr	r3, [pc, #20]	@ (800cfe4 <_svfiprintf_r+0x1f0>)
 800cfce:	a904      	add	r1, sp, #16
 800cfd0:	4638      	mov	r0, r7
 800cfd2:	f7fe f8c7 	bl	800b164 <_printf_i>
 800cfd6:	e7ed      	b.n	800cfb4 <_svfiprintf_r+0x1c0>
 800cfd8:	08010c98 	.word	0x08010c98
 800cfdc:	08010ca2 	.word	0x08010ca2
 800cfe0:	0800ac35 	.word	0x0800ac35
 800cfe4:	0800cd3d 	.word	0x0800cd3d
 800cfe8:	08010c9e 	.word	0x08010c9e

0800cfec <__sflush_r>:
 800cfec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cff4:	0716      	lsls	r6, r2, #28
 800cff6:	4605      	mov	r5, r0
 800cff8:	460c      	mov	r4, r1
 800cffa:	d454      	bmi.n	800d0a6 <__sflush_r+0xba>
 800cffc:	684b      	ldr	r3, [r1, #4]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	dc02      	bgt.n	800d008 <__sflush_r+0x1c>
 800d002:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d004:	2b00      	cmp	r3, #0
 800d006:	dd48      	ble.n	800d09a <__sflush_r+0xae>
 800d008:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d00a:	2e00      	cmp	r6, #0
 800d00c:	d045      	beq.n	800d09a <__sflush_r+0xae>
 800d00e:	2300      	movs	r3, #0
 800d010:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d014:	682f      	ldr	r7, [r5, #0]
 800d016:	6a21      	ldr	r1, [r4, #32]
 800d018:	602b      	str	r3, [r5, #0]
 800d01a:	d030      	beq.n	800d07e <__sflush_r+0x92>
 800d01c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d01e:	89a3      	ldrh	r3, [r4, #12]
 800d020:	0759      	lsls	r1, r3, #29
 800d022:	d505      	bpl.n	800d030 <__sflush_r+0x44>
 800d024:	6863      	ldr	r3, [r4, #4]
 800d026:	1ad2      	subs	r2, r2, r3
 800d028:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d02a:	b10b      	cbz	r3, 800d030 <__sflush_r+0x44>
 800d02c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d02e:	1ad2      	subs	r2, r2, r3
 800d030:	2300      	movs	r3, #0
 800d032:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d034:	6a21      	ldr	r1, [r4, #32]
 800d036:	4628      	mov	r0, r5
 800d038:	47b0      	blx	r6
 800d03a:	1c43      	adds	r3, r0, #1
 800d03c:	89a3      	ldrh	r3, [r4, #12]
 800d03e:	d106      	bne.n	800d04e <__sflush_r+0x62>
 800d040:	6829      	ldr	r1, [r5, #0]
 800d042:	291d      	cmp	r1, #29
 800d044:	d82b      	bhi.n	800d09e <__sflush_r+0xb2>
 800d046:	4a2a      	ldr	r2, [pc, #168]	@ (800d0f0 <__sflush_r+0x104>)
 800d048:	410a      	asrs	r2, r1
 800d04a:	07d6      	lsls	r6, r2, #31
 800d04c:	d427      	bmi.n	800d09e <__sflush_r+0xb2>
 800d04e:	2200      	movs	r2, #0
 800d050:	6062      	str	r2, [r4, #4]
 800d052:	04d9      	lsls	r1, r3, #19
 800d054:	6922      	ldr	r2, [r4, #16]
 800d056:	6022      	str	r2, [r4, #0]
 800d058:	d504      	bpl.n	800d064 <__sflush_r+0x78>
 800d05a:	1c42      	adds	r2, r0, #1
 800d05c:	d101      	bne.n	800d062 <__sflush_r+0x76>
 800d05e:	682b      	ldr	r3, [r5, #0]
 800d060:	b903      	cbnz	r3, 800d064 <__sflush_r+0x78>
 800d062:	6560      	str	r0, [r4, #84]	@ 0x54
 800d064:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d066:	602f      	str	r7, [r5, #0]
 800d068:	b1b9      	cbz	r1, 800d09a <__sflush_r+0xae>
 800d06a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d06e:	4299      	cmp	r1, r3
 800d070:	d002      	beq.n	800d078 <__sflush_r+0x8c>
 800d072:	4628      	mov	r0, r5
 800d074:	f7ff f9e0 	bl	800c438 <_free_r>
 800d078:	2300      	movs	r3, #0
 800d07a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d07c:	e00d      	b.n	800d09a <__sflush_r+0xae>
 800d07e:	2301      	movs	r3, #1
 800d080:	4628      	mov	r0, r5
 800d082:	47b0      	blx	r6
 800d084:	4602      	mov	r2, r0
 800d086:	1c50      	adds	r0, r2, #1
 800d088:	d1c9      	bne.n	800d01e <__sflush_r+0x32>
 800d08a:	682b      	ldr	r3, [r5, #0]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d0c6      	beq.n	800d01e <__sflush_r+0x32>
 800d090:	2b1d      	cmp	r3, #29
 800d092:	d001      	beq.n	800d098 <__sflush_r+0xac>
 800d094:	2b16      	cmp	r3, #22
 800d096:	d11e      	bne.n	800d0d6 <__sflush_r+0xea>
 800d098:	602f      	str	r7, [r5, #0]
 800d09a:	2000      	movs	r0, #0
 800d09c:	e022      	b.n	800d0e4 <__sflush_r+0xf8>
 800d09e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0a2:	b21b      	sxth	r3, r3
 800d0a4:	e01b      	b.n	800d0de <__sflush_r+0xf2>
 800d0a6:	690f      	ldr	r7, [r1, #16]
 800d0a8:	2f00      	cmp	r7, #0
 800d0aa:	d0f6      	beq.n	800d09a <__sflush_r+0xae>
 800d0ac:	0793      	lsls	r3, r2, #30
 800d0ae:	680e      	ldr	r6, [r1, #0]
 800d0b0:	bf08      	it	eq
 800d0b2:	694b      	ldreq	r3, [r1, #20]
 800d0b4:	600f      	str	r7, [r1, #0]
 800d0b6:	bf18      	it	ne
 800d0b8:	2300      	movne	r3, #0
 800d0ba:	eba6 0807 	sub.w	r8, r6, r7
 800d0be:	608b      	str	r3, [r1, #8]
 800d0c0:	f1b8 0f00 	cmp.w	r8, #0
 800d0c4:	dde9      	ble.n	800d09a <__sflush_r+0xae>
 800d0c6:	6a21      	ldr	r1, [r4, #32]
 800d0c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d0ca:	4643      	mov	r3, r8
 800d0cc:	463a      	mov	r2, r7
 800d0ce:	4628      	mov	r0, r5
 800d0d0:	47b0      	blx	r6
 800d0d2:	2800      	cmp	r0, #0
 800d0d4:	dc08      	bgt.n	800d0e8 <__sflush_r+0xfc>
 800d0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0de:	81a3      	strh	r3, [r4, #12]
 800d0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0e8:	4407      	add	r7, r0
 800d0ea:	eba8 0800 	sub.w	r8, r8, r0
 800d0ee:	e7e7      	b.n	800d0c0 <__sflush_r+0xd4>
 800d0f0:	dfbffffe 	.word	0xdfbffffe

0800d0f4 <_fflush_r>:
 800d0f4:	b538      	push	{r3, r4, r5, lr}
 800d0f6:	690b      	ldr	r3, [r1, #16]
 800d0f8:	4605      	mov	r5, r0
 800d0fa:	460c      	mov	r4, r1
 800d0fc:	b913      	cbnz	r3, 800d104 <_fflush_r+0x10>
 800d0fe:	2500      	movs	r5, #0
 800d100:	4628      	mov	r0, r5
 800d102:	bd38      	pop	{r3, r4, r5, pc}
 800d104:	b118      	cbz	r0, 800d10e <_fflush_r+0x1a>
 800d106:	6a03      	ldr	r3, [r0, #32]
 800d108:	b90b      	cbnz	r3, 800d10e <_fflush_r+0x1a>
 800d10a:	f7fe f9d7 	bl	800b4bc <__sinit>
 800d10e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d0f3      	beq.n	800d0fe <_fflush_r+0xa>
 800d116:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d118:	07d0      	lsls	r0, r2, #31
 800d11a:	d404      	bmi.n	800d126 <_fflush_r+0x32>
 800d11c:	0599      	lsls	r1, r3, #22
 800d11e:	d402      	bmi.n	800d126 <_fflush_r+0x32>
 800d120:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d122:	f7fe fb2c 	bl	800b77e <__retarget_lock_acquire_recursive>
 800d126:	4628      	mov	r0, r5
 800d128:	4621      	mov	r1, r4
 800d12a:	f7ff ff5f 	bl	800cfec <__sflush_r>
 800d12e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d130:	07da      	lsls	r2, r3, #31
 800d132:	4605      	mov	r5, r0
 800d134:	d4e4      	bmi.n	800d100 <_fflush_r+0xc>
 800d136:	89a3      	ldrh	r3, [r4, #12]
 800d138:	059b      	lsls	r3, r3, #22
 800d13a:	d4e1      	bmi.n	800d100 <_fflush_r+0xc>
 800d13c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d13e:	f7fe fb1f 	bl	800b780 <__retarget_lock_release_recursive>
 800d142:	e7dd      	b.n	800d100 <_fflush_r+0xc>

0800d144 <memmove>:
 800d144:	4288      	cmp	r0, r1
 800d146:	b510      	push	{r4, lr}
 800d148:	eb01 0402 	add.w	r4, r1, r2
 800d14c:	d902      	bls.n	800d154 <memmove+0x10>
 800d14e:	4284      	cmp	r4, r0
 800d150:	4623      	mov	r3, r4
 800d152:	d807      	bhi.n	800d164 <memmove+0x20>
 800d154:	1e43      	subs	r3, r0, #1
 800d156:	42a1      	cmp	r1, r4
 800d158:	d008      	beq.n	800d16c <memmove+0x28>
 800d15a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d15e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d162:	e7f8      	b.n	800d156 <memmove+0x12>
 800d164:	4402      	add	r2, r0
 800d166:	4601      	mov	r1, r0
 800d168:	428a      	cmp	r2, r1
 800d16a:	d100      	bne.n	800d16e <memmove+0x2a>
 800d16c:	bd10      	pop	{r4, pc}
 800d16e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d172:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d176:	e7f7      	b.n	800d168 <memmove+0x24>

0800d178 <_sbrk_r>:
 800d178:	b538      	push	{r3, r4, r5, lr}
 800d17a:	4d06      	ldr	r5, [pc, #24]	@ (800d194 <_sbrk_r+0x1c>)
 800d17c:	2300      	movs	r3, #0
 800d17e:	4604      	mov	r4, r0
 800d180:	4608      	mov	r0, r1
 800d182:	602b      	str	r3, [r5, #0]
 800d184:	f7f5 f8e4 	bl	8002350 <_sbrk>
 800d188:	1c43      	adds	r3, r0, #1
 800d18a:	d102      	bne.n	800d192 <_sbrk_r+0x1a>
 800d18c:	682b      	ldr	r3, [r5, #0]
 800d18e:	b103      	cbz	r3, 800d192 <_sbrk_r+0x1a>
 800d190:	6023      	str	r3, [r4, #0]
 800d192:	bd38      	pop	{r3, r4, r5, pc}
 800d194:	20000790 	.word	0x20000790

0800d198 <__assert_func>:
 800d198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d19a:	4614      	mov	r4, r2
 800d19c:	461a      	mov	r2, r3
 800d19e:	4b09      	ldr	r3, [pc, #36]	@ (800d1c4 <__assert_func+0x2c>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	68d8      	ldr	r0, [r3, #12]
 800d1a6:	b954      	cbnz	r4, 800d1be <__assert_func+0x26>
 800d1a8:	4b07      	ldr	r3, [pc, #28]	@ (800d1c8 <__assert_func+0x30>)
 800d1aa:	461c      	mov	r4, r3
 800d1ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1b0:	9100      	str	r1, [sp, #0]
 800d1b2:	462b      	mov	r3, r5
 800d1b4:	4905      	ldr	r1, [pc, #20]	@ (800d1cc <__assert_func+0x34>)
 800d1b6:	f000 f86f 	bl	800d298 <fiprintf>
 800d1ba:	f000 f87f 	bl	800d2bc <abort>
 800d1be:	4b04      	ldr	r3, [pc, #16]	@ (800d1d0 <__assert_func+0x38>)
 800d1c0:	e7f4      	b.n	800d1ac <__assert_func+0x14>
 800d1c2:	bf00      	nop
 800d1c4:	20000048 	.word	0x20000048
 800d1c8:	08010cee 	.word	0x08010cee
 800d1cc:	08010cc0 	.word	0x08010cc0
 800d1d0:	08010cb3 	.word	0x08010cb3

0800d1d4 <_calloc_r>:
 800d1d4:	b570      	push	{r4, r5, r6, lr}
 800d1d6:	fba1 5402 	umull	r5, r4, r1, r2
 800d1da:	b93c      	cbnz	r4, 800d1ec <_calloc_r+0x18>
 800d1dc:	4629      	mov	r1, r5
 800d1de:	f7ff f99f 	bl	800c520 <_malloc_r>
 800d1e2:	4606      	mov	r6, r0
 800d1e4:	b928      	cbnz	r0, 800d1f2 <_calloc_r+0x1e>
 800d1e6:	2600      	movs	r6, #0
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	bd70      	pop	{r4, r5, r6, pc}
 800d1ec:	220c      	movs	r2, #12
 800d1ee:	6002      	str	r2, [r0, #0]
 800d1f0:	e7f9      	b.n	800d1e6 <_calloc_r+0x12>
 800d1f2:	462a      	mov	r2, r5
 800d1f4:	4621      	mov	r1, r4
 800d1f6:	f7fe fa2e 	bl	800b656 <memset>
 800d1fa:	e7f5      	b.n	800d1e8 <_calloc_r+0x14>

0800d1fc <__ascii_mbtowc>:
 800d1fc:	b082      	sub	sp, #8
 800d1fe:	b901      	cbnz	r1, 800d202 <__ascii_mbtowc+0x6>
 800d200:	a901      	add	r1, sp, #4
 800d202:	b142      	cbz	r2, 800d216 <__ascii_mbtowc+0x1a>
 800d204:	b14b      	cbz	r3, 800d21a <__ascii_mbtowc+0x1e>
 800d206:	7813      	ldrb	r3, [r2, #0]
 800d208:	600b      	str	r3, [r1, #0]
 800d20a:	7812      	ldrb	r2, [r2, #0]
 800d20c:	1e10      	subs	r0, r2, #0
 800d20e:	bf18      	it	ne
 800d210:	2001      	movne	r0, #1
 800d212:	b002      	add	sp, #8
 800d214:	4770      	bx	lr
 800d216:	4610      	mov	r0, r2
 800d218:	e7fb      	b.n	800d212 <__ascii_mbtowc+0x16>
 800d21a:	f06f 0001 	mvn.w	r0, #1
 800d21e:	e7f8      	b.n	800d212 <__ascii_mbtowc+0x16>

0800d220 <_realloc_r>:
 800d220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d224:	4680      	mov	r8, r0
 800d226:	4615      	mov	r5, r2
 800d228:	460c      	mov	r4, r1
 800d22a:	b921      	cbnz	r1, 800d236 <_realloc_r+0x16>
 800d22c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d230:	4611      	mov	r1, r2
 800d232:	f7ff b975 	b.w	800c520 <_malloc_r>
 800d236:	b92a      	cbnz	r2, 800d244 <_realloc_r+0x24>
 800d238:	f7ff f8fe 	bl	800c438 <_free_r>
 800d23c:	2400      	movs	r4, #0
 800d23e:	4620      	mov	r0, r4
 800d240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d244:	f000 f841 	bl	800d2ca <_malloc_usable_size_r>
 800d248:	4285      	cmp	r5, r0
 800d24a:	4606      	mov	r6, r0
 800d24c:	d802      	bhi.n	800d254 <_realloc_r+0x34>
 800d24e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d252:	d8f4      	bhi.n	800d23e <_realloc_r+0x1e>
 800d254:	4629      	mov	r1, r5
 800d256:	4640      	mov	r0, r8
 800d258:	f7ff f962 	bl	800c520 <_malloc_r>
 800d25c:	4607      	mov	r7, r0
 800d25e:	2800      	cmp	r0, #0
 800d260:	d0ec      	beq.n	800d23c <_realloc_r+0x1c>
 800d262:	42b5      	cmp	r5, r6
 800d264:	462a      	mov	r2, r5
 800d266:	4621      	mov	r1, r4
 800d268:	bf28      	it	cs
 800d26a:	4632      	movcs	r2, r6
 800d26c:	f7fe fa89 	bl	800b782 <memcpy>
 800d270:	4621      	mov	r1, r4
 800d272:	4640      	mov	r0, r8
 800d274:	f7ff f8e0 	bl	800c438 <_free_r>
 800d278:	463c      	mov	r4, r7
 800d27a:	e7e0      	b.n	800d23e <_realloc_r+0x1e>

0800d27c <__ascii_wctomb>:
 800d27c:	4603      	mov	r3, r0
 800d27e:	4608      	mov	r0, r1
 800d280:	b141      	cbz	r1, 800d294 <__ascii_wctomb+0x18>
 800d282:	2aff      	cmp	r2, #255	@ 0xff
 800d284:	d904      	bls.n	800d290 <__ascii_wctomb+0x14>
 800d286:	228a      	movs	r2, #138	@ 0x8a
 800d288:	601a      	str	r2, [r3, #0]
 800d28a:	f04f 30ff 	mov.w	r0, #4294967295
 800d28e:	4770      	bx	lr
 800d290:	700a      	strb	r2, [r1, #0]
 800d292:	2001      	movs	r0, #1
 800d294:	4770      	bx	lr
	...

0800d298 <fiprintf>:
 800d298:	b40e      	push	{r1, r2, r3}
 800d29a:	b503      	push	{r0, r1, lr}
 800d29c:	4601      	mov	r1, r0
 800d29e:	ab03      	add	r3, sp, #12
 800d2a0:	4805      	ldr	r0, [pc, #20]	@ (800d2b8 <fiprintf+0x20>)
 800d2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a6:	6800      	ldr	r0, [r0, #0]
 800d2a8:	9301      	str	r3, [sp, #4]
 800d2aa:	f000 f83f 	bl	800d32c <_vfiprintf_r>
 800d2ae:	b002      	add	sp, #8
 800d2b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2b4:	b003      	add	sp, #12
 800d2b6:	4770      	bx	lr
 800d2b8:	20000048 	.word	0x20000048

0800d2bc <abort>:
 800d2bc:	b508      	push	{r3, lr}
 800d2be:	2006      	movs	r0, #6
 800d2c0:	f000 fa08 	bl	800d6d4 <raise>
 800d2c4:	2001      	movs	r0, #1
 800d2c6:	f7f4 ffcb 	bl	8002260 <_exit>

0800d2ca <_malloc_usable_size_r>:
 800d2ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2ce:	1f18      	subs	r0, r3, #4
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	bfbc      	itt	lt
 800d2d4:	580b      	ldrlt	r3, [r1, r0]
 800d2d6:	18c0      	addlt	r0, r0, r3
 800d2d8:	4770      	bx	lr

0800d2da <__sfputc_r>:
 800d2da:	6893      	ldr	r3, [r2, #8]
 800d2dc:	3b01      	subs	r3, #1
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	b410      	push	{r4}
 800d2e2:	6093      	str	r3, [r2, #8]
 800d2e4:	da08      	bge.n	800d2f8 <__sfputc_r+0x1e>
 800d2e6:	6994      	ldr	r4, [r2, #24]
 800d2e8:	42a3      	cmp	r3, r4
 800d2ea:	db01      	blt.n	800d2f0 <__sfputc_r+0x16>
 800d2ec:	290a      	cmp	r1, #10
 800d2ee:	d103      	bne.n	800d2f8 <__sfputc_r+0x1e>
 800d2f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2f4:	f000 b932 	b.w	800d55c <__swbuf_r>
 800d2f8:	6813      	ldr	r3, [r2, #0]
 800d2fa:	1c58      	adds	r0, r3, #1
 800d2fc:	6010      	str	r0, [r2, #0]
 800d2fe:	7019      	strb	r1, [r3, #0]
 800d300:	4608      	mov	r0, r1
 800d302:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <__sfputs_r>:
 800d308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d30a:	4606      	mov	r6, r0
 800d30c:	460f      	mov	r7, r1
 800d30e:	4614      	mov	r4, r2
 800d310:	18d5      	adds	r5, r2, r3
 800d312:	42ac      	cmp	r4, r5
 800d314:	d101      	bne.n	800d31a <__sfputs_r+0x12>
 800d316:	2000      	movs	r0, #0
 800d318:	e007      	b.n	800d32a <__sfputs_r+0x22>
 800d31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d31e:	463a      	mov	r2, r7
 800d320:	4630      	mov	r0, r6
 800d322:	f7ff ffda 	bl	800d2da <__sfputc_r>
 800d326:	1c43      	adds	r3, r0, #1
 800d328:	d1f3      	bne.n	800d312 <__sfputs_r+0xa>
 800d32a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d32c <_vfiprintf_r>:
 800d32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d330:	460d      	mov	r5, r1
 800d332:	b09d      	sub	sp, #116	@ 0x74
 800d334:	4614      	mov	r4, r2
 800d336:	4698      	mov	r8, r3
 800d338:	4606      	mov	r6, r0
 800d33a:	b118      	cbz	r0, 800d344 <_vfiprintf_r+0x18>
 800d33c:	6a03      	ldr	r3, [r0, #32]
 800d33e:	b90b      	cbnz	r3, 800d344 <_vfiprintf_r+0x18>
 800d340:	f7fe f8bc 	bl	800b4bc <__sinit>
 800d344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d346:	07d9      	lsls	r1, r3, #31
 800d348:	d405      	bmi.n	800d356 <_vfiprintf_r+0x2a>
 800d34a:	89ab      	ldrh	r3, [r5, #12]
 800d34c:	059a      	lsls	r2, r3, #22
 800d34e:	d402      	bmi.n	800d356 <_vfiprintf_r+0x2a>
 800d350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d352:	f7fe fa14 	bl	800b77e <__retarget_lock_acquire_recursive>
 800d356:	89ab      	ldrh	r3, [r5, #12]
 800d358:	071b      	lsls	r3, r3, #28
 800d35a:	d501      	bpl.n	800d360 <_vfiprintf_r+0x34>
 800d35c:	692b      	ldr	r3, [r5, #16]
 800d35e:	b99b      	cbnz	r3, 800d388 <_vfiprintf_r+0x5c>
 800d360:	4629      	mov	r1, r5
 800d362:	4630      	mov	r0, r6
 800d364:	f000 f938 	bl	800d5d8 <__swsetup_r>
 800d368:	b170      	cbz	r0, 800d388 <_vfiprintf_r+0x5c>
 800d36a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d36c:	07dc      	lsls	r4, r3, #31
 800d36e:	d504      	bpl.n	800d37a <_vfiprintf_r+0x4e>
 800d370:	f04f 30ff 	mov.w	r0, #4294967295
 800d374:	b01d      	add	sp, #116	@ 0x74
 800d376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d37a:	89ab      	ldrh	r3, [r5, #12]
 800d37c:	0598      	lsls	r0, r3, #22
 800d37e:	d4f7      	bmi.n	800d370 <_vfiprintf_r+0x44>
 800d380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d382:	f7fe f9fd 	bl	800b780 <__retarget_lock_release_recursive>
 800d386:	e7f3      	b.n	800d370 <_vfiprintf_r+0x44>
 800d388:	2300      	movs	r3, #0
 800d38a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d38c:	2320      	movs	r3, #32
 800d38e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d392:	f8cd 800c 	str.w	r8, [sp, #12]
 800d396:	2330      	movs	r3, #48	@ 0x30
 800d398:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d548 <_vfiprintf_r+0x21c>
 800d39c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3a0:	f04f 0901 	mov.w	r9, #1
 800d3a4:	4623      	mov	r3, r4
 800d3a6:	469a      	mov	sl, r3
 800d3a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3ac:	b10a      	cbz	r2, 800d3b2 <_vfiprintf_r+0x86>
 800d3ae:	2a25      	cmp	r2, #37	@ 0x25
 800d3b0:	d1f9      	bne.n	800d3a6 <_vfiprintf_r+0x7a>
 800d3b2:	ebba 0b04 	subs.w	fp, sl, r4
 800d3b6:	d00b      	beq.n	800d3d0 <_vfiprintf_r+0xa4>
 800d3b8:	465b      	mov	r3, fp
 800d3ba:	4622      	mov	r2, r4
 800d3bc:	4629      	mov	r1, r5
 800d3be:	4630      	mov	r0, r6
 800d3c0:	f7ff ffa2 	bl	800d308 <__sfputs_r>
 800d3c4:	3001      	adds	r0, #1
 800d3c6:	f000 80a7 	beq.w	800d518 <_vfiprintf_r+0x1ec>
 800d3ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3cc:	445a      	add	r2, fp
 800d3ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3d0:	f89a 3000 	ldrb.w	r3, [sl]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	f000 809f 	beq.w	800d518 <_vfiprintf_r+0x1ec>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d3e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3e4:	f10a 0a01 	add.w	sl, sl, #1
 800d3e8:	9304      	str	r3, [sp, #16]
 800d3ea:	9307      	str	r3, [sp, #28]
 800d3ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d3f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d3f2:	4654      	mov	r4, sl
 800d3f4:	2205      	movs	r2, #5
 800d3f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3fa:	4853      	ldr	r0, [pc, #332]	@ (800d548 <_vfiprintf_r+0x21c>)
 800d3fc:	f7f2 fee8 	bl	80001d0 <memchr>
 800d400:	9a04      	ldr	r2, [sp, #16]
 800d402:	b9d8      	cbnz	r0, 800d43c <_vfiprintf_r+0x110>
 800d404:	06d1      	lsls	r1, r2, #27
 800d406:	bf44      	itt	mi
 800d408:	2320      	movmi	r3, #32
 800d40a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d40e:	0713      	lsls	r3, r2, #28
 800d410:	bf44      	itt	mi
 800d412:	232b      	movmi	r3, #43	@ 0x2b
 800d414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d418:	f89a 3000 	ldrb.w	r3, [sl]
 800d41c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d41e:	d015      	beq.n	800d44c <_vfiprintf_r+0x120>
 800d420:	9a07      	ldr	r2, [sp, #28]
 800d422:	4654      	mov	r4, sl
 800d424:	2000      	movs	r0, #0
 800d426:	f04f 0c0a 	mov.w	ip, #10
 800d42a:	4621      	mov	r1, r4
 800d42c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d430:	3b30      	subs	r3, #48	@ 0x30
 800d432:	2b09      	cmp	r3, #9
 800d434:	d94b      	bls.n	800d4ce <_vfiprintf_r+0x1a2>
 800d436:	b1b0      	cbz	r0, 800d466 <_vfiprintf_r+0x13a>
 800d438:	9207      	str	r2, [sp, #28]
 800d43a:	e014      	b.n	800d466 <_vfiprintf_r+0x13a>
 800d43c:	eba0 0308 	sub.w	r3, r0, r8
 800d440:	fa09 f303 	lsl.w	r3, r9, r3
 800d444:	4313      	orrs	r3, r2
 800d446:	9304      	str	r3, [sp, #16]
 800d448:	46a2      	mov	sl, r4
 800d44a:	e7d2      	b.n	800d3f2 <_vfiprintf_r+0xc6>
 800d44c:	9b03      	ldr	r3, [sp, #12]
 800d44e:	1d19      	adds	r1, r3, #4
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	9103      	str	r1, [sp, #12]
 800d454:	2b00      	cmp	r3, #0
 800d456:	bfbb      	ittet	lt
 800d458:	425b      	neglt	r3, r3
 800d45a:	f042 0202 	orrlt.w	r2, r2, #2
 800d45e:	9307      	strge	r3, [sp, #28]
 800d460:	9307      	strlt	r3, [sp, #28]
 800d462:	bfb8      	it	lt
 800d464:	9204      	strlt	r2, [sp, #16]
 800d466:	7823      	ldrb	r3, [r4, #0]
 800d468:	2b2e      	cmp	r3, #46	@ 0x2e
 800d46a:	d10a      	bne.n	800d482 <_vfiprintf_r+0x156>
 800d46c:	7863      	ldrb	r3, [r4, #1]
 800d46e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d470:	d132      	bne.n	800d4d8 <_vfiprintf_r+0x1ac>
 800d472:	9b03      	ldr	r3, [sp, #12]
 800d474:	1d1a      	adds	r2, r3, #4
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	9203      	str	r2, [sp, #12]
 800d47a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d47e:	3402      	adds	r4, #2
 800d480:	9305      	str	r3, [sp, #20]
 800d482:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d558 <_vfiprintf_r+0x22c>
 800d486:	7821      	ldrb	r1, [r4, #0]
 800d488:	2203      	movs	r2, #3
 800d48a:	4650      	mov	r0, sl
 800d48c:	f7f2 fea0 	bl	80001d0 <memchr>
 800d490:	b138      	cbz	r0, 800d4a2 <_vfiprintf_r+0x176>
 800d492:	9b04      	ldr	r3, [sp, #16]
 800d494:	eba0 000a 	sub.w	r0, r0, sl
 800d498:	2240      	movs	r2, #64	@ 0x40
 800d49a:	4082      	lsls	r2, r0
 800d49c:	4313      	orrs	r3, r2
 800d49e:	3401      	adds	r4, #1
 800d4a0:	9304      	str	r3, [sp, #16]
 800d4a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4a6:	4829      	ldr	r0, [pc, #164]	@ (800d54c <_vfiprintf_r+0x220>)
 800d4a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4ac:	2206      	movs	r2, #6
 800d4ae:	f7f2 fe8f 	bl	80001d0 <memchr>
 800d4b2:	2800      	cmp	r0, #0
 800d4b4:	d03f      	beq.n	800d536 <_vfiprintf_r+0x20a>
 800d4b6:	4b26      	ldr	r3, [pc, #152]	@ (800d550 <_vfiprintf_r+0x224>)
 800d4b8:	bb1b      	cbnz	r3, 800d502 <_vfiprintf_r+0x1d6>
 800d4ba:	9b03      	ldr	r3, [sp, #12]
 800d4bc:	3307      	adds	r3, #7
 800d4be:	f023 0307 	bic.w	r3, r3, #7
 800d4c2:	3308      	adds	r3, #8
 800d4c4:	9303      	str	r3, [sp, #12]
 800d4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4c8:	443b      	add	r3, r7
 800d4ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4cc:	e76a      	b.n	800d3a4 <_vfiprintf_r+0x78>
 800d4ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4d2:	460c      	mov	r4, r1
 800d4d4:	2001      	movs	r0, #1
 800d4d6:	e7a8      	b.n	800d42a <_vfiprintf_r+0xfe>
 800d4d8:	2300      	movs	r3, #0
 800d4da:	3401      	adds	r4, #1
 800d4dc:	9305      	str	r3, [sp, #20]
 800d4de:	4619      	mov	r1, r3
 800d4e0:	f04f 0c0a 	mov.w	ip, #10
 800d4e4:	4620      	mov	r0, r4
 800d4e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4ea:	3a30      	subs	r2, #48	@ 0x30
 800d4ec:	2a09      	cmp	r2, #9
 800d4ee:	d903      	bls.n	800d4f8 <_vfiprintf_r+0x1cc>
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d0c6      	beq.n	800d482 <_vfiprintf_r+0x156>
 800d4f4:	9105      	str	r1, [sp, #20]
 800d4f6:	e7c4      	b.n	800d482 <_vfiprintf_r+0x156>
 800d4f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	2301      	movs	r3, #1
 800d500:	e7f0      	b.n	800d4e4 <_vfiprintf_r+0x1b8>
 800d502:	ab03      	add	r3, sp, #12
 800d504:	9300      	str	r3, [sp, #0]
 800d506:	462a      	mov	r2, r5
 800d508:	4b12      	ldr	r3, [pc, #72]	@ (800d554 <_vfiprintf_r+0x228>)
 800d50a:	a904      	add	r1, sp, #16
 800d50c:	4630      	mov	r0, r6
 800d50e:	f7fd fb91 	bl	800ac34 <_printf_float>
 800d512:	4607      	mov	r7, r0
 800d514:	1c78      	adds	r0, r7, #1
 800d516:	d1d6      	bne.n	800d4c6 <_vfiprintf_r+0x19a>
 800d518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d51a:	07d9      	lsls	r1, r3, #31
 800d51c:	d405      	bmi.n	800d52a <_vfiprintf_r+0x1fe>
 800d51e:	89ab      	ldrh	r3, [r5, #12]
 800d520:	059a      	lsls	r2, r3, #22
 800d522:	d402      	bmi.n	800d52a <_vfiprintf_r+0x1fe>
 800d524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d526:	f7fe f92b 	bl	800b780 <__retarget_lock_release_recursive>
 800d52a:	89ab      	ldrh	r3, [r5, #12]
 800d52c:	065b      	lsls	r3, r3, #25
 800d52e:	f53f af1f 	bmi.w	800d370 <_vfiprintf_r+0x44>
 800d532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d534:	e71e      	b.n	800d374 <_vfiprintf_r+0x48>
 800d536:	ab03      	add	r3, sp, #12
 800d538:	9300      	str	r3, [sp, #0]
 800d53a:	462a      	mov	r2, r5
 800d53c:	4b05      	ldr	r3, [pc, #20]	@ (800d554 <_vfiprintf_r+0x228>)
 800d53e:	a904      	add	r1, sp, #16
 800d540:	4630      	mov	r0, r6
 800d542:	f7fd fe0f 	bl	800b164 <_printf_i>
 800d546:	e7e4      	b.n	800d512 <_vfiprintf_r+0x1e6>
 800d548:	08010c98 	.word	0x08010c98
 800d54c:	08010ca2 	.word	0x08010ca2
 800d550:	0800ac35 	.word	0x0800ac35
 800d554:	0800d309 	.word	0x0800d309
 800d558:	08010c9e 	.word	0x08010c9e

0800d55c <__swbuf_r>:
 800d55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d55e:	460e      	mov	r6, r1
 800d560:	4614      	mov	r4, r2
 800d562:	4605      	mov	r5, r0
 800d564:	b118      	cbz	r0, 800d56e <__swbuf_r+0x12>
 800d566:	6a03      	ldr	r3, [r0, #32]
 800d568:	b90b      	cbnz	r3, 800d56e <__swbuf_r+0x12>
 800d56a:	f7fd ffa7 	bl	800b4bc <__sinit>
 800d56e:	69a3      	ldr	r3, [r4, #24]
 800d570:	60a3      	str	r3, [r4, #8]
 800d572:	89a3      	ldrh	r3, [r4, #12]
 800d574:	071a      	lsls	r2, r3, #28
 800d576:	d501      	bpl.n	800d57c <__swbuf_r+0x20>
 800d578:	6923      	ldr	r3, [r4, #16]
 800d57a:	b943      	cbnz	r3, 800d58e <__swbuf_r+0x32>
 800d57c:	4621      	mov	r1, r4
 800d57e:	4628      	mov	r0, r5
 800d580:	f000 f82a 	bl	800d5d8 <__swsetup_r>
 800d584:	b118      	cbz	r0, 800d58e <__swbuf_r+0x32>
 800d586:	f04f 37ff 	mov.w	r7, #4294967295
 800d58a:	4638      	mov	r0, r7
 800d58c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d58e:	6823      	ldr	r3, [r4, #0]
 800d590:	6922      	ldr	r2, [r4, #16]
 800d592:	1a98      	subs	r0, r3, r2
 800d594:	6963      	ldr	r3, [r4, #20]
 800d596:	b2f6      	uxtb	r6, r6
 800d598:	4283      	cmp	r3, r0
 800d59a:	4637      	mov	r7, r6
 800d59c:	dc05      	bgt.n	800d5aa <__swbuf_r+0x4e>
 800d59e:	4621      	mov	r1, r4
 800d5a0:	4628      	mov	r0, r5
 800d5a2:	f7ff fda7 	bl	800d0f4 <_fflush_r>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	d1ed      	bne.n	800d586 <__swbuf_r+0x2a>
 800d5aa:	68a3      	ldr	r3, [r4, #8]
 800d5ac:	3b01      	subs	r3, #1
 800d5ae:	60a3      	str	r3, [r4, #8]
 800d5b0:	6823      	ldr	r3, [r4, #0]
 800d5b2:	1c5a      	adds	r2, r3, #1
 800d5b4:	6022      	str	r2, [r4, #0]
 800d5b6:	701e      	strb	r6, [r3, #0]
 800d5b8:	6962      	ldr	r2, [r4, #20]
 800d5ba:	1c43      	adds	r3, r0, #1
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d004      	beq.n	800d5ca <__swbuf_r+0x6e>
 800d5c0:	89a3      	ldrh	r3, [r4, #12]
 800d5c2:	07db      	lsls	r3, r3, #31
 800d5c4:	d5e1      	bpl.n	800d58a <__swbuf_r+0x2e>
 800d5c6:	2e0a      	cmp	r6, #10
 800d5c8:	d1df      	bne.n	800d58a <__swbuf_r+0x2e>
 800d5ca:	4621      	mov	r1, r4
 800d5cc:	4628      	mov	r0, r5
 800d5ce:	f7ff fd91 	bl	800d0f4 <_fflush_r>
 800d5d2:	2800      	cmp	r0, #0
 800d5d4:	d0d9      	beq.n	800d58a <__swbuf_r+0x2e>
 800d5d6:	e7d6      	b.n	800d586 <__swbuf_r+0x2a>

0800d5d8 <__swsetup_r>:
 800d5d8:	b538      	push	{r3, r4, r5, lr}
 800d5da:	4b29      	ldr	r3, [pc, #164]	@ (800d680 <__swsetup_r+0xa8>)
 800d5dc:	4605      	mov	r5, r0
 800d5de:	6818      	ldr	r0, [r3, #0]
 800d5e0:	460c      	mov	r4, r1
 800d5e2:	b118      	cbz	r0, 800d5ec <__swsetup_r+0x14>
 800d5e4:	6a03      	ldr	r3, [r0, #32]
 800d5e6:	b90b      	cbnz	r3, 800d5ec <__swsetup_r+0x14>
 800d5e8:	f7fd ff68 	bl	800b4bc <__sinit>
 800d5ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5f0:	0719      	lsls	r1, r3, #28
 800d5f2:	d422      	bmi.n	800d63a <__swsetup_r+0x62>
 800d5f4:	06da      	lsls	r2, r3, #27
 800d5f6:	d407      	bmi.n	800d608 <__swsetup_r+0x30>
 800d5f8:	2209      	movs	r2, #9
 800d5fa:	602a      	str	r2, [r5, #0]
 800d5fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d600:	81a3      	strh	r3, [r4, #12]
 800d602:	f04f 30ff 	mov.w	r0, #4294967295
 800d606:	e033      	b.n	800d670 <__swsetup_r+0x98>
 800d608:	0758      	lsls	r0, r3, #29
 800d60a:	d512      	bpl.n	800d632 <__swsetup_r+0x5a>
 800d60c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d60e:	b141      	cbz	r1, 800d622 <__swsetup_r+0x4a>
 800d610:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d614:	4299      	cmp	r1, r3
 800d616:	d002      	beq.n	800d61e <__swsetup_r+0x46>
 800d618:	4628      	mov	r0, r5
 800d61a:	f7fe ff0d 	bl	800c438 <_free_r>
 800d61e:	2300      	movs	r3, #0
 800d620:	6363      	str	r3, [r4, #52]	@ 0x34
 800d622:	89a3      	ldrh	r3, [r4, #12]
 800d624:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d628:	81a3      	strh	r3, [r4, #12]
 800d62a:	2300      	movs	r3, #0
 800d62c:	6063      	str	r3, [r4, #4]
 800d62e:	6923      	ldr	r3, [r4, #16]
 800d630:	6023      	str	r3, [r4, #0]
 800d632:	89a3      	ldrh	r3, [r4, #12]
 800d634:	f043 0308 	orr.w	r3, r3, #8
 800d638:	81a3      	strh	r3, [r4, #12]
 800d63a:	6923      	ldr	r3, [r4, #16]
 800d63c:	b94b      	cbnz	r3, 800d652 <__swsetup_r+0x7a>
 800d63e:	89a3      	ldrh	r3, [r4, #12]
 800d640:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d644:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d648:	d003      	beq.n	800d652 <__swsetup_r+0x7a>
 800d64a:	4621      	mov	r1, r4
 800d64c:	4628      	mov	r0, r5
 800d64e:	f000 f883 	bl	800d758 <__smakebuf_r>
 800d652:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d656:	f013 0201 	ands.w	r2, r3, #1
 800d65a:	d00a      	beq.n	800d672 <__swsetup_r+0x9a>
 800d65c:	2200      	movs	r2, #0
 800d65e:	60a2      	str	r2, [r4, #8]
 800d660:	6962      	ldr	r2, [r4, #20]
 800d662:	4252      	negs	r2, r2
 800d664:	61a2      	str	r2, [r4, #24]
 800d666:	6922      	ldr	r2, [r4, #16]
 800d668:	b942      	cbnz	r2, 800d67c <__swsetup_r+0xa4>
 800d66a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d66e:	d1c5      	bne.n	800d5fc <__swsetup_r+0x24>
 800d670:	bd38      	pop	{r3, r4, r5, pc}
 800d672:	0799      	lsls	r1, r3, #30
 800d674:	bf58      	it	pl
 800d676:	6962      	ldrpl	r2, [r4, #20]
 800d678:	60a2      	str	r2, [r4, #8]
 800d67a:	e7f4      	b.n	800d666 <__swsetup_r+0x8e>
 800d67c:	2000      	movs	r0, #0
 800d67e:	e7f7      	b.n	800d670 <__swsetup_r+0x98>
 800d680:	20000048 	.word	0x20000048

0800d684 <_raise_r>:
 800d684:	291f      	cmp	r1, #31
 800d686:	b538      	push	{r3, r4, r5, lr}
 800d688:	4605      	mov	r5, r0
 800d68a:	460c      	mov	r4, r1
 800d68c:	d904      	bls.n	800d698 <_raise_r+0x14>
 800d68e:	2316      	movs	r3, #22
 800d690:	6003      	str	r3, [r0, #0]
 800d692:	f04f 30ff 	mov.w	r0, #4294967295
 800d696:	bd38      	pop	{r3, r4, r5, pc}
 800d698:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d69a:	b112      	cbz	r2, 800d6a2 <_raise_r+0x1e>
 800d69c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d6a0:	b94b      	cbnz	r3, 800d6b6 <_raise_r+0x32>
 800d6a2:	4628      	mov	r0, r5
 800d6a4:	f000 f830 	bl	800d708 <_getpid_r>
 800d6a8:	4622      	mov	r2, r4
 800d6aa:	4601      	mov	r1, r0
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6b2:	f000 b817 	b.w	800d6e4 <_kill_r>
 800d6b6:	2b01      	cmp	r3, #1
 800d6b8:	d00a      	beq.n	800d6d0 <_raise_r+0x4c>
 800d6ba:	1c59      	adds	r1, r3, #1
 800d6bc:	d103      	bne.n	800d6c6 <_raise_r+0x42>
 800d6be:	2316      	movs	r3, #22
 800d6c0:	6003      	str	r3, [r0, #0]
 800d6c2:	2001      	movs	r0, #1
 800d6c4:	e7e7      	b.n	800d696 <_raise_r+0x12>
 800d6c6:	2100      	movs	r1, #0
 800d6c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d6cc:	4620      	mov	r0, r4
 800d6ce:	4798      	blx	r3
 800d6d0:	2000      	movs	r0, #0
 800d6d2:	e7e0      	b.n	800d696 <_raise_r+0x12>

0800d6d4 <raise>:
 800d6d4:	4b02      	ldr	r3, [pc, #8]	@ (800d6e0 <raise+0xc>)
 800d6d6:	4601      	mov	r1, r0
 800d6d8:	6818      	ldr	r0, [r3, #0]
 800d6da:	f7ff bfd3 	b.w	800d684 <_raise_r>
 800d6de:	bf00      	nop
 800d6e0:	20000048 	.word	0x20000048

0800d6e4 <_kill_r>:
 800d6e4:	b538      	push	{r3, r4, r5, lr}
 800d6e6:	4d07      	ldr	r5, [pc, #28]	@ (800d704 <_kill_r+0x20>)
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	4604      	mov	r4, r0
 800d6ec:	4608      	mov	r0, r1
 800d6ee:	4611      	mov	r1, r2
 800d6f0:	602b      	str	r3, [r5, #0]
 800d6f2:	f7f4 fda5 	bl	8002240 <_kill>
 800d6f6:	1c43      	adds	r3, r0, #1
 800d6f8:	d102      	bne.n	800d700 <_kill_r+0x1c>
 800d6fa:	682b      	ldr	r3, [r5, #0]
 800d6fc:	b103      	cbz	r3, 800d700 <_kill_r+0x1c>
 800d6fe:	6023      	str	r3, [r4, #0]
 800d700:	bd38      	pop	{r3, r4, r5, pc}
 800d702:	bf00      	nop
 800d704:	20000790 	.word	0x20000790

0800d708 <_getpid_r>:
 800d708:	f7f4 bd92 	b.w	8002230 <_getpid>

0800d70c <__swhatbuf_r>:
 800d70c:	b570      	push	{r4, r5, r6, lr}
 800d70e:	460c      	mov	r4, r1
 800d710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d714:	2900      	cmp	r1, #0
 800d716:	b096      	sub	sp, #88	@ 0x58
 800d718:	4615      	mov	r5, r2
 800d71a:	461e      	mov	r6, r3
 800d71c:	da0d      	bge.n	800d73a <__swhatbuf_r+0x2e>
 800d71e:	89a3      	ldrh	r3, [r4, #12]
 800d720:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d724:	f04f 0100 	mov.w	r1, #0
 800d728:	bf14      	ite	ne
 800d72a:	2340      	movne	r3, #64	@ 0x40
 800d72c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d730:	2000      	movs	r0, #0
 800d732:	6031      	str	r1, [r6, #0]
 800d734:	602b      	str	r3, [r5, #0]
 800d736:	b016      	add	sp, #88	@ 0x58
 800d738:	bd70      	pop	{r4, r5, r6, pc}
 800d73a:	466a      	mov	r2, sp
 800d73c:	f000 f848 	bl	800d7d0 <_fstat_r>
 800d740:	2800      	cmp	r0, #0
 800d742:	dbec      	blt.n	800d71e <__swhatbuf_r+0x12>
 800d744:	9901      	ldr	r1, [sp, #4]
 800d746:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d74a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d74e:	4259      	negs	r1, r3
 800d750:	4159      	adcs	r1, r3
 800d752:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d756:	e7eb      	b.n	800d730 <__swhatbuf_r+0x24>

0800d758 <__smakebuf_r>:
 800d758:	898b      	ldrh	r3, [r1, #12]
 800d75a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d75c:	079d      	lsls	r5, r3, #30
 800d75e:	4606      	mov	r6, r0
 800d760:	460c      	mov	r4, r1
 800d762:	d507      	bpl.n	800d774 <__smakebuf_r+0x1c>
 800d764:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d768:	6023      	str	r3, [r4, #0]
 800d76a:	6123      	str	r3, [r4, #16]
 800d76c:	2301      	movs	r3, #1
 800d76e:	6163      	str	r3, [r4, #20]
 800d770:	b003      	add	sp, #12
 800d772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d774:	ab01      	add	r3, sp, #4
 800d776:	466a      	mov	r2, sp
 800d778:	f7ff ffc8 	bl	800d70c <__swhatbuf_r>
 800d77c:	9f00      	ldr	r7, [sp, #0]
 800d77e:	4605      	mov	r5, r0
 800d780:	4639      	mov	r1, r7
 800d782:	4630      	mov	r0, r6
 800d784:	f7fe fecc 	bl	800c520 <_malloc_r>
 800d788:	b948      	cbnz	r0, 800d79e <__smakebuf_r+0x46>
 800d78a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d78e:	059a      	lsls	r2, r3, #22
 800d790:	d4ee      	bmi.n	800d770 <__smakebuf_r+0x18>
 800d792:	f023 0303 	bic.w	r3, r3, #3
 800d796:	f043 0302 	orr.w	r3, r3, #2
 800d79a:	81a3      	strh	r3, [r4, #12]
 800d79c:	e7e2      	b.n	800d764 <__smakebuf_r+0xc>
 800d79e:	89a3      	ldrh	r3, [r4, #12]
 800d7a0:	6020      	str	r0, [r4, #0]
 800d7a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7a6:	81a3      	strh	r3, [r4, #12]
 800d7a8:	9b01      	ldr	r3, [sp, #4]
 800d7aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d7ae:	b15b      	cbz	r3, 800d7c8 <__smakebuf_r+0x70>
 800d7b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7b4:	4630      	mov	r0, r6
 800d7b6:	f000 f81d 	bl	800d7f4 <_isatty_r>
 800d7ba:	b128      	cbz	r0, 800d7c8 <__smakebuf_r+0x70>
 800d7bc:	89a3      	ldrh	r3, [r4, #12]
 800d7be:	f023 0303 	bic.w	r3, r3, #3
 800d7c2:	f043 0301 	orr.w	r3, r3, #1
 800d7c6:	81a3      	strh	r3, [r4, #12]
 800d7c8:	89a3      	ldrh	r3, [r4, #12]
 800d7ca:	431d      	orrs	r5, r3
 800d7cc:	81a5      	strh	r5, [r4, #12]
 800d7ce:	e7cf      	b.n	800d770 <__smakebuf_r+0x18>

0800d7d0 <_fstat_r>:
 800d7d0:	b538      	push	{r3, r4, r5, lr}
 800d7d2:	4d07      	ldr	r5, [pc, #28]	@ (800d7f0 <_fstat_r+0x20>)
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	4608      	mov	r0, r1
 800d7da:	4611      	mov	r1, r2
 800d7dc:	602b      	str	r3, [r5, #0]
 800d7de:	f7f4 fd8f 	bl	8002300 <_fstat>
 800d7e2:	1c43      	adds	r3, r0, #1
 800d7e4:	d102      	bne.n	800d7ec <_fstat_r+0x1c>
 800d7e6:	682b      	ldr	r3, [r5, #0]
 800d7e8:	b103      	cbz	r3, 800d7ec <_fstat_r+0x1c>
 800d7ea:	6023      	str	r3, [r4, #0]
 800d7ec:	bd38      	pop	{r3, r4, r5, pc}
 800d7ee:	bf00      	nop
 800d7f0:	20000790 	.word	0x20000790

0800d7f4 <_isatty_r>:
 800d7f4:	b538      	push	{r3, r4, r5, lr}
 800d7f6:	4d06      	ldr	r5, [pc, #24]	@ (800d810 <_isatty_r+0x1c>)
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	4604      	mov	r4, r0
 800d7fc:	4608      	mov	r0, r1
 800d7fe:	602b      	str	r3, [r5, #0]
 800d800:	f7f4 fd8e 	bl	8002320 <_isatty>
 800d804:	1c43      	adds	r3, r0, #1
 800d806:	d102      	bne.n	800d80e <_isatty_r+0x1a>
 800d808:	682b      	ldr	r3, [r5, #0]
 800d80a:	b103      	cbz	r3, 800d80e <_isatty_r+0x1a>
 800d80c:	6023      	str	r3, [r4, #0]
 800d80e:	bd38      	pop	{r3, r4, r5, pc}
 800d810:	20000790 	.word	0x20000790

0800d814 <_init>:
 800d814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d816:	bf00      	nop
 800d818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d81a:	bc08      	pop	{r3}
 800d81c:	469e      	mov	lr, r3
 800d81e:	4770      	bx	lr

0800d820 <_fini>:
 800d820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d822:	bf00      	nop
 800d824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d826:	bc08      	pop	{r3}
 800d828:	469e      	mov	lr, r3
 800d82a:	4770      	bx	lr
