INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/synth/func/data_acquis_dut_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2CBusController
INFO: [VRFC 10-311] analyzing module ad_processor
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_axi_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_b_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_cmd_translator_2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_incr_cmd_3
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_r_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wrap_cmd_4
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice__parameterized8
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-311] analyzing module cdc_sync_0
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module data_acquis_controller
INFO: [VRFC 10-311] analyzing module fifo_32x512
INFO: [VRFC 10-311] analyzing module fifo_8x2048
INFO: [VRFC 10-311] analyzing module i2s_audio
INFO: [VRFC 10-311] analyzing module lpf
INFO: [VRFC 10-311] analyzing module msg_buf
INFO: [VRFC 10-311] analyzing module pmodAD2
INFO: [VRFC 10-311] analyzing module proc_sys_reset
INFO: [VRFC 10-311] analyzing module processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_WHIN6P
INFO: [VRFC 10-311] analyzing module sequence
INFO: [VRFC 10-311] analyzing module smbus
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module upcnt_n
INFO: [VRFC 10-311] analyzing module vga_fifo_lib_work
INFO: [VRFC 10-311] analyzing module vga_fifo_lib_xillyvga_core_lib
INFO: [VRFC 10-311] analyzing module vivado_system
INFO: [VRFC 10-311] analyzing module vivado_system_auto_pc_0
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module vivado_system_rst_processing_system7_0_100M_0
INFO: [VRFC 10-311] analyzing module vivado_system_xbar_0
INFO: [VRFC 10-311] analyzing module vivado_system_xillybus_ip_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_xillybus_lite_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_xillyvga_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_xlconcat_0_0
INFO: [VRFC 10-311] analyzing module xilly_reader
INFO: [VRFC 10-311] analyzing module xillybus
INFO: [VRFC 10-311] analyzing module xillybus_core
INFO: [VRFC 10-311] analyzing module xillybus_ip
INFO: [VRFC 10-311] analyzing module xillybus_lite
INFO: [VRFC 10-311] analyzing module xillyvga
INFO: [VRFC 10-311] analyzing module xillyvga_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.srcs/sim_1/new/data_acquis_dut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_acquis_dut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/synth/func/glbl.v:6]
