###################################################################
# Project Configuration: DK-DEV-1SGX-H-A
#
# Intel速 Stratix速 10 GX FPGA Development Kit Versions
# Version Intel速 Stratix速 10 GX FPGA H-Tile
# Ordering Code DK-DEV-1SGX-H-A
# Device Part Number 1SG280HU2F50E2VG
#  Specify the name of the design (project) and the Quartus II and settings file (.qsf)
# Installing Quartus 
#  https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/quartus_install.pdf
# Introduction 
#  https://youtu.be/bwoyQ_RnaiA
#  https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii5v1.pdf
# Altera to Xilinx Map
#  https://www.intel.com/content/www/us/en/programmable/documentation/mtr1422491996806.html 
#  https://www.xilinx.com/support/documentation/sw_manuals/ug1192-xilinx-design-for-intel.pdf
#  https://rocketboards.org/foswiki/Documentation/S10SoCNewUsers
#  https://www.intel.com/content/www/us/en/programmable/education/webcasts/all/wc-2009-xilinx-ise-to-quartus-software.html
# Command line Scripting
#  https://youtu.be/01oz-hJ0mDU
# TCL Scripting 
#  https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/tclscriptrefmnl.pdf
#  https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii52003.pdf
#  https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/design-examples/design-software/tcl.html
#  generate_tcl_file <name> [-c | compile] [-s | simulate] [-b | build] [-w | overwrite]
# Reference Example 
#  https://github.com/mfischer/Altera-Makefile
# Timing Reference
#  https://www.intel.cn/content/dam/altera-www/global/zh_CN/pdfs/literature/wp/wp_timinganalysis.pdf
###################################################################

###################################################################
base_dir := $(patsubst %/,%,$(dir $(abspath $(lastword $(MAKEFILE_LIST)))))
BUILD_DIR := $(base_dir)/builds/1SGX
FPGA_DIR := $(base_dir)/fpga-shells/intel
PROJECT := sifive.fpgashells.shell.intel.sgx
MODEL := SGXShell
export CONFIG_PROJECT := sifive.freedom.unleashed
export CONFIG := DefaultSGXConfig
export BOARD := SGX
export BOOTROM_DIR := $(base_dir)/bootrom/sdboot

rocketchip_dir := $(base_dir)/rocket-chip
sifiveblocks_dir := $(base_dir)/sifive-blocks
#VSRCS := \
#	$(rocketchip_dir)/src/main/resources/vsrc/AsyncResetReg.v \
#	$(rocketchip_dir)/src/main/resources/vsrc/plusarg_reader.v \
#	$(sifiveblocks_dir)/vsrc/SRLatch.v \
#	$(FPGA_DIR)/common/vsrc/PowerOnResetFPGAOnly.v \
#	$(FPGA_DIR)/$(BOARD)/vsrc/sdio.v \
#	$(FPGA_DIR)/$(BOARD)/vsrc/SGXreset.v \
#	$(BUILD_DIR)/$(CONFIG_PROJECT).$(CONFIG).rom.v \
#	$(BUILD_DIR)/$(CONFIG_PROJECT).$(CONFIG).v
#include alteraCommon.mk

all: verilog
	$(MAKE) -C $(BOOTROM_DIR) clean romgen
	srec_cat -Output $(BUILD_DIR)/bootrom.mif -Memory_Initialization_File 32 $(BUILD_DIR)/sdboot.bin -Binary -Output_Block_Size 128

#include common.mk
include alteraCommon.mk
