#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c1a209bbe0 .scope module, "digital_lock_tb" "digital_lock_tb" 2 4;
 .timescale -9 -12;
v000001c1a1f94a80_0 .var "clk", 0 0;
v000001c1a1f94b20_0 .var "in_seq", 3 0;
v000001c1a1f94bc0_0 .net "out", 0 0, v000001c1a1f98600_0;  1 drivers
v000001c1a1f94c60_0 .var "rst", 0 0;
S_000001c1a1f982b0 .scope module, "uut" "digital_lock" 2 10, 3 4 0, S_000001c1a209bbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "in_seq";
    .port_info 3 /OUTPUT 1 "out";
P_000001c1a1f98440 .param/l "OPEN_STATE" 0 3 11, C4<100>;
P_000001c1a1f98478 .param/l "S0" 0 3 11, C4<000>;
P_000001c1a1f984b0 .param/l "S1" 0 3 11, C4<001>;
P_000001c1a1f984e8 .param/l "S2" 0 3 11, C4<010>;
P_000001c1a1f98520 .param/l "S3" 0 3 11, C4<011>;
v000001c1a209bd70_0 .net "clk", 0 0, v000001c1a1f94a80_0;  1 drivers
v000001c1a1f63120_0 .net "in_seq", 3 0, v000001c1a1f94b20_0;  1 drivers
v000001c1a1f98560_0 .var "next_state", 2 0;
v000001c1a1f98600_0 .var "out", 0 0;
v000001c1a1f94940_0 .net "rst", 0 0, v000001c1a1f94c60_0;  1 drivers
v000001c1a1f949e0_0 .var "state", 2 0;
E_000001c1a1f85cb0 .event anyedge, v000001c1a1f949e0_0, v000001c1a1f63120_0;
E_000001c1a1f85630 .event posedge, v000001c1a1f94940_0, v000001c1a209bd70_0;
    .scope S_000001c1a1f982b0;
T_0 ;
    %wait E_000001c1a1f85630;
    %load/vec4 v000001c1a1f94940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c1a1f949e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c1a1f98560_0;
    %assign/vec4 v000001c1a1f949e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c1a1f982b0;
T_1 ;
    %wait E_000001c1a1f85cb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1a1f98600_0, 0, 1;
    %load/vec4 v000001c1a1f949e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c1a1f98560_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000001c1a1f63120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %assign/vec4 v000001c1a1f98560_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v000001c1a1f63120_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %assign/vec4 v000001c1a1f98560_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001c1a1f63120_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %assign/vec4 v000001c1a1f98560_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001c1a1f63120_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %assign/vec4 v000001c1a1f98560_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1a1f98600_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c1a1f98560_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c1a209bbe0;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "digital_lock.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c1a209bbe0 {0 0 0};
    %vpi_call 2 17 "$monitor", "Time: %t || clk: %b || rst: %b || in_seq: %b || out = %b", $time, v000001c1a1f94a80_0, v000001c1a1f94c60_0, v000001c1a1f94b20_0, v000001c1a1f94bc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1a1f94a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1a1f94c60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1a1f94b20_0, 0, 4;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1a1f94c60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1a1f94b20_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c1a1f94b20_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c1a1f94b20_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001c1a1f94b20_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c1a1f94b20_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c1a209bbe0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001c1a1f94a80_0;
    %inv;
    %store/vec4 v000001c1a1f94a80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "digital_lock_tb.v";
    "./digital_lock.v";
