verilog work "main.v"
verilog work "Circuit_TB.v"
verilog work "N:/14.7/ISE_DS/ISE//verilog/src/glbl.v"
