#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 17 10:04:51 2022
# Process ID: 9352
# Current directory: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8616 C:\Users\smn90\Desktop\axi_slave_soc\axi_slave\axi_slave.xpr
# Log file: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/vivado.log
# Journal file: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
synth_design -rtl -name rtl_1
show_objects -name axis_bid [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
launch_simulation
open_wave_config C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg
source sim_top.tcl
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg
source sim_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg
source sim_top.tcl
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property mark_debug true [get_nets [list axim32_awready]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_clk_gen_0/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list axim32_awready ]]
set_property target_constrs_file C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes axim32_awready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_design rtl_1
refresh_design
current_design synth_1
set_property mark_debug true [get_nets [list axim32_awvalid]]
set_property mark_debug true [get_nets [list axim32_rready]]
set_property mark_debug true [get_nets [list axim32_rvalid]]
set_property mark_debug true [get_nets [list axim32_wready]]
set_property mark_debug true [get_nets [list axim32_wvalid]]
set_property mark_debug true [get_nets [list {axim32_wdata[3]} {axim32_wdata[1]} {axim32_wdata[7]} {axim32_wdata[11]} {axim32_wdata[14]} {axim32_wdata[15]} {axim32_wdata[26]} {axim32_wdata[19]} {axim32_wdata[22]} {axim32_wdata[29]} {axim32_wdata[23]} {axim32_wdata[6]} {axim32_wdata[0]} {axim32_wdata[4]} {axim32_wdata[31]} {axim32_wdata[10]} {axim32_wdata[12]} {axim32_wdata[16]} {axim32_wdata[18]} {axim32_wdata[25]} {axim32_wdata[28]} {axim32_wdata[2]} {axim32_wdata[9]} {axim32_wdata[13]} {axim32_wdata[20]} {axim32_wdata[21]} {axim32_wdata[24]} {axim32_wdata[5]} {axim32_wdata[8]} {axim32_wdata[17]} {axim32_wdata[27]} {axim32_wdata[30]}]]
set_property mark_debug true [get_nets [list {axim32_rdata[8]} {axim32_rdata[9]} {axim32_rdata[11]} {axim32_rdata[17]} {axim32_rdata[21]} {axim32_rdata[26]} {axim32_rdata[30]} {axim32_rdata[6]} {axim32_rdata[7]} {axim32_rdata[15]} {axim32_rdata[16]} {axim32_rdata[24]} {axim32_rdata[25]} {axim32_rdata[28]} {axim32_rdata[2]} {axim32_rdata[0]} {axim32_rdata[1]} {axim32_rdata[3]} {axim32_rdata[4]} {axim32_rdata[27]} {axim32_rdata[31]} {axim32_rdata[5]} {axim32_rdata[13]} {axim32_rdata[23]} {axim32_rdata[20]} {axim32_rdata[22]} {axim32_rdata[10]} {axim32_rdata[12]} {axim32_rdata[14]} {axim32_rdata[18]} {axim32_rdata[19]} {axim32_rdata[29]}]]
set_property mark_debug true [get_nets [list {axim32_awaddr[8]} {axim32_awaddr[1]} {axim32_awaddr[14]} {axim32_awaddr[15]} {axim32_awaddr[17]} {axim32_awaddr[18]} {axim32_awaddr[19]} {axim32_awaddr[22]} {axim32_awaddr[23]} {axim32_awaddr[2]} {axim32_awaddr[4]} {axim32_awaddr[9]} {axim32_awaddr[12]} {axim32_awaddr[16]} {axim32_awaddr[20]} {axim32_awaddr[25]} {axim32_awaddr[26]} {axim32_awaddr[3]} {axim32_awaddr[6]} {axim32_awaddr[10]} {axim32_awaddr[13]} {axim32_awaddr[0]} {axim32_awaddr[5]} {axim32_awaddr[7]} {axim32_awaddr[11]} {axim32_awaddr[21]} {axim32_awaddr[24]} {axim32_awaddr[27]}]]
set_property mark_debug true [get_nets [list {axim32_araddr[3]} {axim32_araddr[5]} {axim32_araddr[10]} {axim32_araddr[14]} {axim32_araddr[24]} {axim32_araddr[25]} {axim32_araddr[8]} {axim32_araddr[13]} {axim32_araddr[17]} {axim32_araddr[19]} {axim32_araddr[26]} {axim32_araddr[1]} {axim32_araddr[4]} {axim32_araddr[6]} {axim32_araddr[12]} {axim32_araddr[16]} {axim32_araddr[20]} {axim32_araddr[23]} {axim32_araddr[11]} {axim32_araddr[0]} {axim32_araddr[2]} {axim32_araddr[7]} {axim32_araddr[9]} {axim32_araddr[15]} {axim32_araddr[18]} {axim32_araddr[21]} {axim32_araddr[22]} {axim32_araddr[27]}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_axi_bus_m32_bridge_0/sysclk_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {axim32_rdata[0]} {axim32_rdata[1]} {axim32_rdata[2]} {axim32_rdata[3]} {axim32_rdata[4]} {axim32_rdata[5]} {axim32_rdata[6]} {axim32_rdata[7]} {axim32_rdata[8]} {axim32_rdata[9]} {axim32_rdata[10]} {axim32_rdata[11]} {axim32_rdata[12]} {axim32_rdata[13]} {axim32_rdata[14]} {axim32_rdata[15]} {axim32_rdata[16]} {axim32_rdata[17]} {axim32_rdata[18]} {axim32_rdata[19]} {axim32_rdata[20]} {axim32_rdata[21]} {axim32_rdata[22]} {axim32_rdata[23]} {axim32_rdata[24]} {axim32_rdata[25]} {axim32_rdata[26]} {axim32_rdata[27]} {axim32_rdata[28]} {axim32_rdata[29]} {axim32_rdata[30]} {axim32_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {axim32_awaddr[0]} {axim32_awaddr[1]} {axim32_awaddr[2]} {axim32_awaddr[3]} {axim32_awaddr[4]} {axim32_awaddr[5]} {axim32_awaddr[6]} {axim32_awaddr[7]} {axim32_awaddr[8]} {axim32_awaddr[9]} {axim32_awaddr[10]} {axim32_awaddr[11]} {axim32_awaddr[12]} {axim32_awaddr[13]} {axim32_awaddr[14]} {axim32_awaddr[15]} {axim32_awaddr[16]} {axim32_awaddr[17]} {axim32_awaddr[18]} {axim32_awaddr[19]} {axim32_awaddr[20]} {axim32_awaddr[21]} {axim32_awaddr[22]} {axim32_awaddr[23]} {axim32_awaddr[24]} {axim32_awaddr[25]} {axim32_awaddr[26]} {axim32_awaddr[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {axim32_wdata[0]} {axim32_wdata[1]} {axim32_wdata[2]} {axim32_wdata[3]} {axim32_wdata[4]} {axim32_wdata[5]} {axim32_wdata[6]} {axim32_wdata[7]} {axim32_wdata[8]} {axim32_wdata[9]} {axim32_wdata[10]} {axim32_wdata[11]} {axim32_wdata[12]} {axim32_wdata[13]} {axim32_wdata[14]} {axim32_wdata[15]} {axim32_wdata[16]} {axim32_wdata[17]} {axim32_wdata[18]} {axim32_wdata[19]} {axim32_wdata[20]} {axim32_wdata[21]} {axim32_wdata[22]} {axim32_wdata[23]} {axim32_wdata[24]} {axim32_wdata[25]} {axim32_wdata[26]} {axim32_wdata[27]} {axim32_wdata[28]} {axim32_wdata[29]} {axim32_wdata[30]} {axim32_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {axim32_araddr[0]} {axim32_araddr[1]} {axim32_araddr[2]} {axim32_araddr[3]} {axim32_araddr[4]} {axim32_araddr[5]} {axim32_araddr[6]} {axim32_araddr[7]} {axim32_araddr[8]} {axim32_araddr[9]} {axim32_araddr[10]} {axim32_araddr[11]} {axim32_araddr[12]} {axim32_araddr[13]} {axim32_araddr[14]} {axim32_araddr[15]} {axim32_araddr[16]} {axim32_araddr[17]} {axim32_araddr[18]} {axim32_araddr[19]} {axim32_araddr[20]} {axim32_araddr[21]} {axim32_araddr[22]} {axim32_araddr[23]} {axim32_araddr[24]} {axim32_araddr[25]} {axim32_araddr[26]} {axim32_araddr[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list axim32_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list axim32_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list axim32_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list axim32_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list axim32_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list axim32_wvalid ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_araddr} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_awaddr} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_awvalid} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_rdata} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_rready} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_rvalid} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_wdata} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_wready} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_wvalid} }
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
close_sim
close_sim
save_wave_config {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
