/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [39:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[122] | celloutsig_1_0z[9]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[2] | celloutsig_1_2z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[1] | celloutsig_1_2z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_4z | celloutsig_1_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_0z[5] | celloutsig_1_0z[8]);
  assign celloutsig_1_17z = ~(celloutsig_1_15z | celloutsig_1_16z);
  assign celloutsig_0_16z = ~(celloutsig_0_4z[4] | celloutsig_0_5z[0]);
  assign celloutsig_0_26z = ~(celloutsig_0_16z | celloutsig_0_24z);
  assign celloutsig_0_27z = ~(celloutsig_0_16z | celloutsig_0_19z);
  assign celloutsig_0_29z = ~(celloutsig_0_15z | celloutsig_0_21z[10]);
  assign celloutsig_0_55z = ~celloutsig_0_19z;
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= celloutsig_1_0z[7:2];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 40'h0000000000;
    else _01_ <= { celloutsig_0_7z[6:1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_2z[7:0] >= { in_data[71:68], celloutsig_0_8z };
  assign celloutsig_0_38z = { celloutsig_0_6z, celloutsig_0_0z } >= { celloutsig_0_0z[2], celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_56z = { celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_23z } >= { celloutsig_0_49z[4:1], celloutsig_0_38z, celloutsig_0_52z };
  assign celloutsig_1_4z = { in_data[176:170], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } >= { in_data[164:160], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_0z } >= { in_data[137:134], celloutsig_1_8z, _00_, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_7z[3], celloutsig_0_4z } >= in_data[76:69];
  assign celloutsig_0_12z = in_data[48:41] >= { celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_28z = { in_data[56], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_26z } >= { celloutsig_0_17z[7:3], celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_36z = { celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_28z } <= { celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_27z };
  assign celloutsig_0_6z = celloutsig_0_4z[6:2] <= celloutsig_0_2z[5:1];
  assign celloutsig_1_11z = celloutsig_1_2z <= celloutsig_1_2z;
  assign celloutsig_1_15z = { celloutsig_1_0z[8:3], celloutsig_1_6z } <= { celloutsig_1_14z, _00_ };
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_13z } <= { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_10z, _00_, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_15z } <= { celloutsig_1_2z[1], celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_0z[9:0] <= { celloutsig_1_0z[4:2], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_7z[7:0], celloutsig_0_7z } <= { celloutsig_0_2z[2:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_5z[6:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_14z } <= { celloutsig_0_5z[7:2], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_12z = celloutsig_1_5z & ~(celloutsig_1_1z);
  assign celloutsig_1_14z = celloutsig_1_7z[11] & ~(celloutsig_1_8z);
  assign celloutsig_0_11z = celloutsig_0_7z[5] & ~(celloutsig_0_9z);
  assign celloutsig_0_14z = celloutsig_0_0z[2] & ~(celloutsig_0_2z[5]);
  assign celloutsig_0_18z = celloutsig_0_10z & ~(in_data[64]);
  assign celloutsig_0_19z = celloutsig_0_10z & ~(celloutsig_0_16z);
  assign celloutsig_0_24z = celloutsig_0_17z[0] & ~(celloutsig_0_16z);
  assign celloutsig_0_32z = celloutsig_0_3z[1] & ~(celloutsig_0_15z);
  assign celloutsig_0_0z = in_data[79:73] - in_data[55:49];
  assign celloutsig_0_3z = celloutsig_0_0z[4:0] - celloutsig_0_2z[4:0];
  assign celloutsig_0_4z = celloutsig_0_1z - in_data[45:39];
  assign celloutsig_0_46z = { celloutsig_0_17z[5:2], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_6z } - { celloutsig_0_23z[5:0], celloutsig_0_32z };
  assign celloutsig_0_49z = { celloutsig_0_46z, celloutsig_0_12z } - { celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_0_52z = { celloutsig_0_28z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_27z } - in_data[28:25];
  assign celloutsig_0_5z = { celloutsig_0_1z[2:0], celloutsig_0_3z } - { in_data[33], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[153:143] - in_data[116:106];
  assign celloutsig_1_2z = { celloutsig_1_0z[9:8], celloutsig_1_1z } - celloutsig_1_0z[6:4];
  assign celloutsig_1_7z = { in_data[130:116], celloutsig_1_1z, celloutsig_1_4z } - { in_data[137], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4], celloutsig_0_5z } - { celloutsig_0_3z[4], celloutsig_0_5z };
  assign celloutsig_0_8z = celloutsig_0_2z[5:2] - in_data[37:34];
  assign celloutsig_0_1z = celloutsig_0_0z - in_data[67:61];
  assign celloutsig_0_17z = { celloutsig_0_4z[1:0], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_6z } - { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_20z = celloutsig_0_0z[6:3] - celloutsig_0_3z[4:1];
  assign celloutsig_0_21z = { celloutsig_0_7z[6:2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_11z } - { in_data[83:74], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z[5:4], celloutsig_0_0z } - { celloutsig_0_0z[5:4], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_8z[1], celloutsig_0_14z, celloutsig_0_3z } - { _01_[11:6], celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
