<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html xmlns="http://www.w3.org/1999/xhtml" lang="en"><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8"/><link rel="stylesheet" href="../jacoco-resources/report.css" type="text/css"/><link rel="shortcut icon" href="../jacoco-resources/report.gif" type="image/gif"/><title>Hardware.java</title><link rel="stylesheet" href="../jacoco-resources/prettify.css" type="text/css"/><script type="text/javascript" src="../jacoco-resources/prettify.js"></script></head><body onload="window['PR_TAB_WIDTH']=4;prettyPrint()"><div class="breadcrumb" id="breadcrumb"><span class="info"><a href="../jacoco-sessions.html" class="el_session">Sessions</a></span><a href="../index.html" class="el_report">neureka</a> &gt; <a href="index.source.html" class="el_package">neureka.devices.host.machine</a> &gt; <span class="el_source">Hardware.java</span></div><h1>Hardware.java</h1><pre class="source lang-java linenums">/*
MIT License

Copyright (c) 2019 Gleethos

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the &quot;Software&quot;), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
*/
package neureka.devices.host.machine;

import neureka.backend.main.operations.linear.internal.blas.COPY;

import java.util.Arrays;
import java.util.Set;
import java.util.TreeSet;

/**
 *  This models the cache levels and threads of a CPU
 *  using an array of where each entry represents a memory level.
 * &lt;ul&gt;
 * &lt;li&gt;The first element in the array should correspond to total system resources; the total amount of RAM and
 * the total number of threads (Typically the same as what is returned by
 * {@linkplain Runtime#availableProcessors()}).&lt;/li&gt;
 * &lt;li&gt;The last element in the array should describe the L1 cache. Typically Intel processors have 32k L1
 * cache and AMD 64k. 1 or maybe 2 threads use/share this cache.&lt;/li&gt;
 * &lt;li&gt;Caches, all levels except L1, are described between the first and last elements in descending order (L3
 * cache comes before L2 cache). Specify the size of the cache and the number of threads using/sharing the
 * cache. (Do not worry about how many cache units there are - describe one unit.)&lt;/li&gt;
 * &lt;li&gt;The array must have at least 2 elements. You must describe the total system resources and the L1 cache.
 * It is strongly recommended to also describe the L2 cache. The L3 cache, if it exists, is less important to
 * describe. The derived attributes &lt;code&gt;processors&lt;/code&gt;, &lt;code&gt;cores&lt;/code&gt; and &lt;code&gt;units&lt;/code&gt; may be
 * incorrectly calculated if you fail to specify the caches.&lt;/li&gt;
 * &lt;li&gt;&lt;code&gt;Define new entries using this pattern: [SYSTEM, L3, L2, L1]&lt;/code&gt; or
 * &lt;code&gt;[SYSTEM, L2, L1]&lt;/code&gt; or &lt;code&gt;[SYSTEM, L1]&lt;/code&gt;&lt;/li&gt;
 * &lt;/ul&gt;
 *
 */
public final class Hardware extends CommonMachine implements Comparable&lt;Hardware&gt;
{
    /**
     * Practically all architectures/OS:s have a page size of 4k (one notable exception is Solaris/SPARC that
     * have 8k)
     */
    public static final long OS_MEMORY_PAGE_SIZE = 4L * K;
    /**
     * Should contain all available hardware in ascending &quot;power&quot; order.
     */
<span class="fc" id="L63">    public static final Set&lt;Hardware&gt; PREDEFINED = new TreeSet&lt;&gt;();</span>

    /**
     * &lt;ul&gt;
     * &lt;li&gt;CLAM / PowerBook6,5
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;1 core per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;1.25GB system RAM&lt;/li&gt;
     * &lt;li&gt;512kB L2 cache per processor&lt;/li&gt;
     * &lt;li&gt;64kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L80">    static final Hardware PPC__01 =</span>
            new Hardware(&quot;ppc&quot;,
                new BasicMachine[] {
                        new BasicMachine(5L * 256L * K * K, 1),
                        new BasicMachine(512L * K, 1),
                        new BasicMachine(64L * K, 1)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;INTEL1
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;1 core per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;1GB system RAM&lt;/li&gt;
     * &lt;li&gt;1MB L2 cache per processor&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L103">    static final Hardware X86__01 =</span>
            new Hardware(&quot;x86&quot;,
                new BasicMachine[] {
                        new BasicMachine(1L * K * K * K, 1),
                        new BasicMachine(1L * K * K, 1),
                        new BasicMachine(32L * K, 1)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;B5950053
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;2 cores per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;3.5GB system RAM&lt;/li&gt;
     * &lt;li&gt;6MB L2 cache per processor (2 cores)&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L126">    static final Hardware X86__02 =</span>
            new Hardware(&quot;x86&quot;,
                new BasicMachine[] {
                        new BasicMachine(7L * 512L * K * K, 2),
                        new BasicMachine(6L * K * K, 2),
                        new BasicMachine(32L * K, 1)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;MANTA / iMac7,1
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;2 cores per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;3GB system RAM&lt;/li&gt;
     * &lt;li&gt;4MB L2 cache per processor (2 cores)&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L149">    static final Hardware X86_64__02 =</span>
            new Hardware(&quot;x86_64&quot;,
                new BasicMachine[] {
                        new BasicMachine(3L * K * K * K, 2),
                        new BasicMachine(4L * K * K, 2),
                        new BasicMachine(32L * K, 1)
                });

    /**
     * Combination of {@link #X86_64__04_1_L2}, {@link #X86_64__04_1_L3} and {@link #X86_64__04_2}
     */
<span class="fc" id="L160">    static final Hardware X86_64__04 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(32L * K * K * K, 4),
                            new BasicMachine(3L * K * K, 4),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;PA's Q9400
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;3GB system RAM&lt;/li&gt;
     * &lt;li&gt;3MB L2 cache per 2 cores&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;PA's Q6600
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;8GB system RAM&lt;/li&gt;
     * &lt;li&gt;4MB L2 cache per 2 cores&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L195">    static final Hardware X86_64__04_1_L2 =</span>
            new Hardware(&quot;x86_64&quot;,
                new BasicMachine[] {
                        new BasicMachine(8L * K * K * K, 4),
                        new BasicMachine(3L * K * K, 2),
                        new BasicMachine(32L * K, 1)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;Intel i5-4670K with 16GB of RAM
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;16GB system RAM&lt;/li&gt;
     * &lt;li&gt;6MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;Intel Core i5-3570K with 32GB of RAM (from Java Matrix Benchmark)
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;1 thread per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;32GB system RAM&lt;/li&gt;
     * &lt;li&gt;6MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L231">    static final Hardware X86_64__04_1_L3 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(32L * K * K * K, 4),
                            new BasicMachine(6L * K * K, 4),
                            new BasicMachine(256L * K, 1),
                            new BasicMachine(32L * K, 1)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;BUBBLE / MacBookAir4,2
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;2 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;4GB system RAM&lt;/li&gt;
     * &lt;li&gt;3MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;PA's Intel Core i7-620M laptop
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;2 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;8GB system RAM&lt;/li&gt;
     * &lt;li&gt;4MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;MacBookPro14,2 (oyster)
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;2 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (4 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;8GB system RAM&lt;/li&gt;
     * &lt;li&gt;4MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L280">    static final Hardware X86_64__04_2 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(8L * K * K * K, 4),
                            new BasicMachine(3L * K * K, 4),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;HA's Intel Core i7-920 server
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (8 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;8GB system RAM&lt;/li&gt;
     * &lt;li&gt;8MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;Core i7-2600 3.4 GHz - 4 cores - 8 threads from Java Matrix Benchmark
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (8 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;11GB system RAM&lt;/li&gt;
     * &lt;li&gt;8MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;Core i7-3770 3.4 GHz - 4 cores - 8 threads (whale @ MSC/MSB)
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (8 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;8GB system RAM&lt;/li&gt;
     * &lt;li&gt;8MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;Core i7-2600 3.4 GHz - 4 cores - 8 threads (Vostro-460 @ Scila)
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (8 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;32GB system RAM&lt;/li&gt;
     * &lt;li&gt;8MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;Google Cloud Platform Compute Engine n1-standard-8 (8 vCPUs, 30 GB memory, Skylake)
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;4 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (8 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;30GB system RAM&lt;/li&gt;
     * &lt;li&gt;8.25MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;1MB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L353">    static final Hardware X86_64__08 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(32L * K * K * K, 8),
                            new BasicMachine(8L * K * K, 8),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    /**
     * &lt;pre&gt;
     * &quot;Gulftown&quot; (32 nm) Model: SLBUZ (B1)
     * Intel Core i7-980 3.33GHz
     * 8/25/2010
     * ref: http://ark.intel.com/products/47932
     *      https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors
     *      Device Manager
     * &lt;/pre&gt;
     * &lt;ul&gt;
     * &lt;li&gt;Intel Core i7-980
     * &lt;ul&gt;
     * &lt;li&gt;1 processor&lt;/li&gt;
     * &lt;li&gt;6 cores per processor&lt;/li&gt;
     * &lt;li&gt;2 threads per core (12 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;12GB system RAM&lt;/li&gt;
     * &lt;li&gt;12MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core (x6)&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core (x6)&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L386">    static final Hardware X86_64__12 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(12L * K * K * K, 12),
                            new BasicMachine(12L * K * K, 12),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;SAILFISH / MacPro4,1
     * &lt;ul&gt;
     * &lt;li&gt;2 processors&lt;/li&gt;
     * &lt;li&gt;4 cores per processor (8 cores in total)&lt;/li&gt;
     * &lt;li&gt;2 threads per core (16 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;12GB system RAM&lt;/li&gt;
     * &lt;li&gt;8MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;OCTOPUS / MacBookPro16,1
     * &lt;ul&gt;
     * &lt;li&gt;1 processors&lt;/li&gt;
     * &lt;li&gt;8 cores per processor (8 cores in total)&lt;/li&gt;
     * &lt;li&gt;2 threads per core (16 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;64GB system RAM&lt;/li&gt;
     * &lt;li&gt;16MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L423">    static final Hardware X86_64__16 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(64L * K * K * K, 16),
                            new BasicMachine(8L * K * K, 16),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;CBL (prod &amp; test) 2 x Intel(R) Xeon(R) CPU E5-2697A v4 @ 2.60GHz
     * &lt;ul&gt;
     * &lt;li&gt;2 processors&lt;/li&gt;
     * &lt;li&gt;16 cores per processor (32 cores in total)&lt;/li&gt;
     * &lt;li&gt;2 threads per core (64 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;512GB system RAM&lt;/li&gt;
     * &lt;li&gt;40MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;li&gt;CBF (simu) 4 x Intel(R) Xeon(R) CPU E7-4809 v3 @ 2.00GHz
     * &lt;ul&gt;
     * &lt;li&gt;4 processors&lt;/li&gt;
     * &lt;li&gt;8 cores per processor (32 cores in total)&lt;/li&gt;
     * &lt;li&gt;2 threads per core (64 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;512GB system RAM&lt;/li&gt;
     * &lt;li&gt;20MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L460">    static final Hardware X86_64__64 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(512L * K * K * K, 64),
                            new BasicMachine(20L * K * K, 32),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    /**
     * &lt;ul&gt;
     * &lt;li&gt;CBF (prod) 4 x Intel(R) Xeon(R) CPU E7-4830 v3 @ 2.10GHz
     * &lt;ul&gt;
     * &lt;li&gt;4 processors&lt;/li&gt;
     * &lt;li&gt;12 cores per processor (48 cores in total)&lt;/li&gt;
     * &lt;li&gt;2 threads per core (96 threads in total)&lt;/li&gt;
     * &lt;li&gt;===&lt;/li&gt;
     * &lt;li&gt;512GB system RAM&lt;/li&gt;
     * &lt;li&gt;30MB L3 cache per processor&lt;/li&gt;
     * &lt;li&gt;256kB L2 cache per core&lt;/li&gt;
     * &lt;li&gt;32kB L1 cache per core&lt;/li&gt;
     * &lt;/ul&gt;
     * &lt;/li&gt;
     * &lt;/ul&gt;
     */
<span class="fc" id="L485">    static final Hardware X86_64__96 =</span>
            new Hardware(&quot;x86_64&quot;,
                    new BasicMachine[] {
                            new BasicMachine(512L * K * K * K, 96),
                            new BasicMachine(30L * K * K, 24),
                            new BasicMachine(256L * K, 2),
                            new BasicMachine(32L * K, 2)
                });

    static {
<span class="fc" id="L495">        PREDEFINED.add(PPC__01);</span>
<span class="fc" id="L496">        PREDEFINED.add(X86__01);</span>
<span class="fc" id="L497">        PREDEFINED.add(X86__02);</span>
<span class="fc" id="L498">        PREDEFINED.add(X86_64__02);</span>
<span class="fc" id="L499">        PREDEFINED.add(X86_64__04);</span>
<span class="fc" id="L500">        PREDEFINED.add(X86_64__04_2);</span>
<span class="fc" id="L501">        PREDEFINED.add(X86_64__04_1_L2);</span>
<span class="fc" id="L502">        PREDEFINED.add(X86_64__04_1_L3);</span>
<span class="fc" id="L503">        PREDEFINED.add(X86_64__08);</span>
<span class="fc" id="L504">        PREDEFINED.add(X86_64__12);</span>
<span class="fc" id="L505">        PREDEFINED.add(X86_64__16);</span>
<span class="fc" id="L506">        PREDEFINED.add(X86_64__64);</span>
<span class="fc" id="L507">        PREDEFINED.add(X86_64__96);</span>
<span class="fc" id="L508">    }</span>

    public static Hardware makeSimple() {
<span class="nc" id="L511">        return Hardware.makeSimple(ConcreteMachine.getArchitecture(), ConcreteMachine.getMemory(), ConcreteMachine.getThreads());</span>
    }

    public static Hardware makeSimple(final String systemArchitecture, final long systemMemory, final int systemThreads) {

<span class="nc bnc" id="L516" title="All 2 branches missed.">        if (systemThreads &gt; 8) {</span>
            // Assume hyperthreading, L3 cache and more than 1 CPU

<span class="nc" id="L519">            final BasicMachine tmpL1Machine = new BasicMachine(32L * K, 2); //Hyperthreading</span>
<span class="nc" id="L520">            final BasicMachine tmpL2Machine = new BasicMachine(256L * K, tmpL1Machine.threads);</span>
<span class="nc" id="L521">            final BasicMachine tmpL3Machine = new BasicMachine(4L * K * K, systemThreads / ((systemThreads + 7) / 8)); //More than 1 CPU</span>
<span class="nc" id="L522">            final BasicMachine tmpSystemMachine = new BasicMachine(systemMemory, systemThreads);</span>
<span class="nc" id="L523">            return new Hardware(systemArchitecture, new BasicMachine[] { tmpSystemMachine, tmpL3Machine, tmpL2Machine, tmpL1Machine });</span>

<span class="nc bnc" id="L525" title="All 2 branches missed.">        } else if (systemThreads &gt;= 4) {</span>
            // Assume hyperthreading, L3 cache but only 1 CPU

<span class="nc" id="L528">            final BasicMachine tmpL1Machine = new BasicMachine(32L * K, 2); //Hyperthreading</span>
<span class="nc" id="L529">            final BasicMachine tmpL2Machine = new BasicMachine(256L * K, tmpL1Machine.threads);</span>
<span class="nc" id="L530">            final BasicMachine tmpL3Machine = new BasicMachine(3L * K * K, systemThreads);</span>
<span class="nc" id="L531">            final BasicMachine tmpSystemMachine = new BasicMachine(systemMemory, systemThreads);</span>
<span class="nc" id="L532">            return new Hardware(systemArchitecture, new BasicMachine[] { tmpSystemMachine, tmpL3Machine, tmpL2Machine, tmpL1Machine });</span>

        } else {
            // No hyperthreading, no L3 cache and 1 CPU

<span class="nc" id="L537">            final BasicMachine tmpL1Machine = new BasicMachine(32L * K, 1); //No hyperthreading</span>
<span class="nc" id="L538">            final BasicMachine tmpL2Machine = new BasicMachine(2L * K * K, tmpL1Machine.threads);</span>
<span class="nc" id="L539">            final BasicMachine tmpSystemMachine = new BasicMachine(systemMemory, systemThreads);</span>
<span class="nc" id="L540">            return new Hardware(systemArchitecture, new BasicMachine[] { tmpSystemMachine, tmpL2Machine, tmpL1Machine });</span>
        }
    }

    private final BasicMachine[] _levels;

    /**
     * &lt;code&gt;new BasicMachine[] { SYSTEM, L3, L2, L1 }&lt;/code&gt; or
     * &lt;code&gt;new BasicMachine[] { SYSTEM, L2, L1 }&lt;/code&gt; or in worst case
     * &lt;code&gt;new BasicMachine[] { SYSTEM, L1 }&lt;/code&gt;
     *
     * @param architecture The architecture code.
     * @param levels The cache levels.
     */
    public Hardware(
            final String architecture,
            final BasicMachine[] levels
    ) {

<span class="fc" id="L559">        super(architecture, levels);</span>

<span class="pc bpc" id="L561" title="1 of 2 branches missed.">        if (levels.length &lt; 2) {</span>
<span class="nc" id="L562">            throw new IllegalArgumentException();</span>
        }

<span class="fc" id="L565">        _levels = COPY.copyOf(levels);</span>
<span class="fc" id="L566">    }</span>

    public int compareTo(final Hardware other) {
<span class="fc bfc" id="L569" title="All 2 branches covered.">        if (cores != other.cores) {</span>
<span class="fc" id="L570">            return cores - other.cores;</span>
<span class="fc bfc" id="L571" title="All 2 branches covered.">        } else if (threads != other.threads) {</span>
<span class="fc" id="L572">            return threads - other.threads;</span>
<span class="fc bfc" id="L573" title="All 2 branches covered.">        } else if (cache != other.cache) {</span>
<span class="fc" id="L574">            return (int) (cache - other.cache);</span>
<span class="pc bpc" id="L575" title="1 of 2 branches missed.">        } else if (units != other.units) {</span>
<span class="nc" id="L576">            return units - other.units;</span>
<span class="fc bfc" id="L577" title="All 2 branches covered.">        } else if (memory != other.memory) {</span>
<span class="fc" id="L578">            return (int) (memory - other.memory);</span>
        } else {
<span class="fc" id="L580">            return 0;</span>
        }
    }

    @Override
    public boolean equals(final Object obj) {
<span class="nc bnc" id="L586" title="All 2 branches missed.">        if (this == obj) {</span>
<span class="nc" id="L587">            return true;</span>
        }
<span class="nc bnc" id="L589" title="All 2 branches missed.">        if (!super.equals(obj)) {</span>
<span class="nc" id="L590">            return false;</span>
        }
<span class="nc bnc" id="L592" title="All 2 branches missed.">        if (!(obj instanceof Hardware)) {</span>
<span class="nc" id="L593">            return false;</span>
        }
<span class="nc" id="L595">        final Hardware other = (Hardware) obj;</span>
<span class="nc bnc" id="L596" title="All 2 branches missed.">        if (!Arrays.equals(_levels, other._levels)) {</span>
<span class="nc" id="L597">            return false;</span>
        }
<span class="nc" id="L599">        return true;</span>
    }

    @Override
    public int hashCode() {
<span class="nc" id="L604">        final int prime = 31;</span>
<span class="nc" id="L605">        int result = super.hashCode();</span>
<span class="nc" id="L606">        result = (prime * result) + Arrays.hashCode(_levels);</span>
<span class="nc" id="L607">        return result;</span>
    }

    public boolean isL2Specified() {
<span class="nc bnc" id="L611" title="All 2 branches missed.">        return _levels.length &gt; 2;</span>
    }

    public boolean isL3Specified() {
<span class="nc bnc" id="L615" title="All 2 branches missed.">        return _levels.length &gt; 3;</span>
    }

    @Override
    public String toString() {

<span class="nc" id="L621">        final StringBuilder retVal = new StringBuilder(&quot;HW=&quot;);</span>

<span class="nc" id="L623">        retVal.append(_levels[0].toString());</span>
<span class="nc bnc" id="L624" title="All 2 branches missed.">        if (this.isL3Specified()) {</span>
<span class="nc" id="L625">            retVal.append(',').append(units).append(&quot;xL3:&quot;).append(_levels[_levels.length - 3]);</span>
<span class="nc bnc" id="L626" title="All 2 branches missed.">        } else if (this.isL2Specified()) {</span>
<span class="nc" id="L627">            retVal.append(',').append(units).append(&quot;xL2:&quot;).append(_levels[_levels.length - 2]);</span>
        }
<span class="nc" id="L629">        retVal.append(',').append(cores).append(&quot;cores:&quot;).append(_levels[_levels.length - 1]);</span>

<span class="nc" id="L631">        return retVal.toString();</span>
    }

    public ConcreteMachine virtualize() {
<span class="fc" id="L635">        return new ConcreteMachine(this, Runtime.getRuntime());</span>
    }

}
</pre><div class="footer"><span class="right">Created with <a href="http://www.jacoco.org/jacoco">JaCoCo</a> 0.8.5.201910111838</span></div></body></html>