// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "02/03/2016 15:10:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sdram_master (
	clk,
	waitrequest,
	readdatavalid,
	readdata,
	reset_n,
	ready,
	done,
	read_n,
	write_n,
	chipselect,
	address,
	byteenable,
	writedata);
input 	clk;
input 	waitrequest;
input 	readdatavalid;
input 	[15:0] readdata;
input 	reset_n;
input 	ready;
output 	done;
output 	read_n;
output 	write_n;
output 	chipselect;
output 	[31:0] address;
output 	[1:0] byteenable;
output 	[15:0] writedata;

// Design Ports Information
// done	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_n	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_n	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// chipselect	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[19]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[20]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[21]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[23]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[24]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[25]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[26]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[27]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[28]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[29]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[30]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[31]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteenable[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteenable[1]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[2]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[3]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[6]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[7]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[8]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[9]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[10]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[11]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[12]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[14]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waitrequest	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ready	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdatavalid	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[0]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[15]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[11]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[14]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[13]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[12]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[10]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[1]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[7]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[6]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \reset_n~input_o ;
wire \W_count~3_combout ;
wire \waitrequest~input_o ;
wire \W_count[0]~1_combout ;
wire \LessThan1~0_combout ;
wire \ready~input_o ;
wire \State~5_combout ;
wire \State.S0~q ;
wire \Selector1~0_combout ;
wire \State.S1~q ;
wire \R_count~3_combout ;
wire \readdatavalid~input_o ;
wire \R_count[0]~2_combout ;
wire \R_count~4_combout ;
wire \R_count~5_combout ;
wire \R_count~1_combout ;
wire \LessThan0~0_combout ;
wire \Selector2~0_combout ;
wire \State.S2~q ;
wire \W_count~0_combout ;
wire \R_count[0]~0_combout ;
wire \read_n~reg0_q ;
wire \W_count[0]~2_combout ;
wire \write_n~reg0_q ;
wire \Selector34~0_combout ;
wire \Add2~1_sumout ;
wire \Selector34~1_combout ;
wire \address[0]~reg0_q ;
wire \Selector33~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Selector33~1_combout ;
wire \address[1]~reg0_q ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Selector32~0_combout ;
wire \address[2]~reg0_q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Selector31~0_combout ;
wire \address[3]~reg0_q ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Selector30~0_combout ;
wire \address[4]~reg0_q ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Selector29~0_combout ;
wire \address[5]~reg0_q ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Selector28~0_combout ;
wire \address[6]~reg0_q ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Selector27~0_combout ;
wire \address[7]~reg0_q ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Selector26~0_combout ;
wire \address[8]~reg0_q ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Selector25~0_combout ;
wire \address[9]~reg0_q ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Selector24~0_combout ;
wire \address[10]~reg0_q ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Selector23~0_combout ;
wire \address[11]~reg0_q ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Selector22~0_combout ;
wire \address[12]~reg0_q ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Selector21~0_combout ;
wire \address[13]~reg0_q ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Selector20~0_combout ;
wire \address[14]~reg0_q ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Selector19~0_combout ;
wire \address[15]~reg0_q ;
wire \Add2~62 ;
wire \Add2~65_sumout ;
wire \Selector18~0_combout ;
wire \address[16]~reg0_q ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \Selector17~0_combout ;
wire \address[17]~reg0_q ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \Selector16~0_combout ;
wire \address[18]~reg0_q ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \Selector15~0_combout ;
wire \address[19]~reg0_q ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \Selector14~0_combout ;
wire \address[20]~reg0_q ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Selector13~0_combout ;
wire \address[21]~reg0_q ;
wire \Add2~86 ;
wire \Add2~89_sumout ;
wire \Selector12~0_combout ;
wire \address[22]~reg0_q ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Selector11~0_combout ;
wire \address[23]~reg0_q ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \Selector10~0_combout ;
wire \address[24]~reg0_q ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Selector9~0_combout ;
wire \address[25]~reg0_q ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \address~0_combout ;
wire \Equal0~0_combout ;
wire \address[26]~1_combout ;
wire \address[26]~reg0_q ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \Selector7~0_combout ;
wire \address[27]~reg0_q ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \Selector6~0_combout ;
wire \address[28]~reg0_q ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \Selector5~0_combout ;
wire \address[29]~reg0_q ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \address~2_combout ;
wire \address[30]~reg0_q ;
wire \Add2~122 ;
wire \Add2~125_sumout ;
wire \address~3_combout ;
wire \address[31]~reg0_q ;
wire \readdata[0]~input_o ;
wire \Buffer[1]~0_combout ;
wire \Min~0_combout ;
wire \readdata[15]~input_o ;
wire \Min~16_combout ;
wire \readdata[9]~input_o ;
wire \Min~10_combout ;
wire \LessThan3~2_combout ;
wire \readdata[10]~input_o ;
wire \Min~11_combout ;
wire \readdata[14]~input_o ;
wire \Min~15_combout ;
wire \readdata[12]~input_o ;
wire \Min~13_combout ;
wire \readdata[13]~input_o ;
wire \Min~14_combout ;
wire \LessThan3~0_combout ;
wire \readdata[11]~input_o ;
wire \Min~12_combout ;
wire \LessThan3~1_combout ;
wire \readdata[2]~input_o ;
wire \readdata[3]~input_o ;
wire \Min~4_combout ;
wire \Min~3_combout ;
wire \readdata[1]~input_o ;
wire \Min~2_combout ;
wire \LessThan3~4_combout ;
wire \LessThan3~5_combout ;
wire \readdata[4]~input_o ;
wire \readdata[5]~input_o ;
wire \Min~6_combout ;
wire \Min~5_combout ;
wire \readdata[6]~input_o ;
wire \readdata[7]~input_o ;
wire \Min~8_combout ;
wire \Min~7_combout ;
wire \LessThan3~6_combout ;
wire \LessThan3~7_combout ;
wire \readdata[8]~input_o ;
wire \Min~9_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~8_combout ;
wire \LessThan3~9_combout ;
wire \LessThan3~10_combout ;
wire \LessThan3~11_combout ;
wire \LessThan3~12_combout ;
wire \LessThan3~13_combout ;
wire \Min[10]~1_combout ;
wire \Min[0]~_wirecell_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~11_combout ;
wire \LessThan4~12_combout ;
wire \LessThan4~13_combout ;
wire \LessThan4~4_combout ;
wire \LessThan4~5_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \LessThan4~6_combout ;
wire \LessThan4~7_combout ;
wire \LessThan4~8_combout ;
wire \LessThan4~9_combout ;
wire \LessThan4~10_combout ;
wire \Max[10]~0_combout ;
wire \writedata[15]~0_combout ;
wire \writedata[0]~reg0_q ;
wire \Min[1]~_wirecell_combout ;
wire \writedata[1]~reg0_q ;
wire \Min[2]~_wirecell_combout ;
wire \writedata[2]~reg0_q ;
wire \Min[3]~_wirecell_combout ;
wire \writedata[3]~reg0_q ;
wire \Min[4]~_wirecell_combout ;
wire \writedata[4]~reg0_q ;
wire \Min[5]~_wirecell_combout ;
wire \writedata[5]~reg0_q ;
wire \Min[6]~_wirecell_combout ;
wire \writedata[6]~reg0_q ;
wire \Min[7]~_wirecell_combout ;
wire \writedata[7]~reg0_q ;
wire \Min[8]~_wirecell_combout ;
wire \writedata[8]~reg0_q ;
wire \Min[9]~_wirecell_combout ;
wire \writedata[9]~reg0_q ;
wire \Min[10]~_wirecell_combout ;
wire \writedata[10]~reg0_q ;
wire \Min[11]~_wirecell_combout ;
wire \writedata[11]~reg0_q ;
wire \Min[12]~_wirecell_combout ;
wire \writedata[12]~reg0_q ;
wire \Min[13]~_wirecell_combout ;
wire \writedata[13]~reg0_q ;
wire \Min[14]~_wirecell_combout ;
wire \writedata[14]~reg0_q ;
wire \Min[15]~_wirecell_combout ;
wire \writedata[15]~reg0_q ;
wire [15:0] Min;
wire [3:0] R_count;
wire [1:0] W_count;
wire [15:0] Buffer;
wire [15:0] Max;


// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \done~output (
	.i(W_count[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
defparam \done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \read_n~output (
	.i(\read_n~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_n),
	.obar());
// synopsys translate_off
defparam \read_n~output .bus_hold = "false";
defparam \read_n~output .open_drain_output = "false";
defparam \read_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \write_n~output (
	.i(\write_n~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_n),
	.obar());
// synopsys translate_off
defparam \write_n~output .bus_hold = "false";
defparam \write_n~output .open_drain_output = "false";
defparam \write_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \chipselect~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(chipselect),
	.obar());
// synopsys translate_off
defparam \chipselect~output .bus_hold = "false";
defparam \chipselect~output .open_drain_output = "false";
defparam \chipselect~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \address[0]~output (
	.i(\address[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[0]),
	.obar());
// synopsys translate_off
defparam \address[0]~output .bus_hold = "false";
defparam \address[0]~output .open_drain_output = "false";
defparam \address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \address[1]~output (
	.i(\address[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[1]),
	.obar());
// synopsys translate_off
defparam \address[1]~output .bus_hold = "false";
defparam \address[1]~output .open_drain_output = "false";
defparam \address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \address[2]~output (
	.i(\address[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[2]),
	.obar());
// synopsys translate_off
defparam \address[2]~output .bus_hold = "false";
defparam \address[2]~output .open_drain_output = "false";
defparam \address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \address[3]~output (
	.i(\address[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[3]),
	.obar());
// synopsys translate_off
defparam \address[3]~output .bus_hold = "false";
defparam \address[3]~output .open_drain_output = "false";
defparam \address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \address[4]~output (
	.i(\address[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[4]),
	.obar());
// synopsys translate_off
defparam \address[4]~output .bus_hold = "false";
defparam \address[4]~output .open_drain_output = "false";
defparam \address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \address[5]~output (
	.i(\address[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[5]),
	.obar());
// synopsys translate_off
defparam \address[5]~output .bus_hold = "false";
defparam \address[5]~output .open_drain_output = "false";
defparam \address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \address[6]~output (
	.i(\address[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[6]),
	.obar());
// synopsys translate_off
defparam \address[6]~output .bus_hold = "false";
defparam \address[6]~output .open_drain_output = "false";
defparam \address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \address[7]~output (
	.i(\address[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[7]),
	.obar());
// synopsys translate_off
defparam \address[7]~output .bus_hold = "false";
defparam \address[7]~output .open_drain_output = "false";
defparam \address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \address[8]~output (
	.i(\address[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[8]),
	.obar());
// synopsys translate_off
defparam \address[8]~output .bus_hold = "false";
defparam \address[8]~output .open_drain_output = "false";
defparam \address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \address[9]~output (
	.i(\address[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[9]),
	.obar());
// synopsys translate_off
defparam \address[9]~output .bus_hold = "false";
defparam \address[9]~output .open_drain_output = "false";
defparam \address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \address[10]~output (
	.i(\address[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[10]),
	.obar());
// synopsys translate_off
defparam \address[10]~output .bus_hold = "false";
defparam \address[10]~output .open_drain_output = "false";
defparam \address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \address[11]~output (
	.i(\address[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[11]),
	.obar());
// synopsys translate_off
defparam \address[11]~output .bus_hold = "false";
defparam \address[11]~output .open_drain_output = "false";
defparam \address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \address[12]~output (
	.i(\address[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[12]),
	.obar());
// synopsys translate_off
defparam \address[12]~output .bus_hold = "false";
defparam \address[12]~output .open_drain_output = "false";
defparam \address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \address[13]~output (
	.i(\address[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[13]),
	.obar());
// synopsys translate_off
defparam \address[13]~output .bus_hold = "false";
defparam \address[13]~output .open_drain_output = "false";
defparam \address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \address[14]~output (
	.i(\address[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[14]),
	.obar());
// synopsys translate_off
defparam \address[14]~output .bus_hold = "false";
defparam \address[14]~output .open_drain_output = "false";
defparam \address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \address[15]~output (
	.i(\address[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[15]),
	.obar());
// synopsys translate_off
defparam \address[15]~output .bus_hold = "false";
defparam \address[15]~output .open_drain_output = "false";
defparam \address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \address[16]~output (
	.i(\address[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[16]),
	.obar());
// synopsys translate_off
defparam \address[16]~output .bus_hold = "false";
defparam \address[16]~output .open_drain_output = "false";
defparam \address[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \address[17]~output (
	.i(\address[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[17]),
	.obar());
// synopsys translate_off
defparam \address[17]~output .bus_hold = "false";
defparam \address[17]~output .open_drain_output = "false";
defparam \address[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \address[18]~output (
	.i(\address[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[18]),
	.obar());
// synopsys translate_off
defparam \address[18]~output .bus_hold = "false";
defparam \address[18]~output .open_drain_output = "false";
defparam \address[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \address[19]~output (
	.i(\address[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[19]),
	.obar());
// synopsys translate_off
defparam \address[19]~output .bus_hold = "false";
defparam \address[19]~output .open_drain_output = "false";
defparam \address[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \address[20]~output (
	.i(\address[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[20]),
	.obar());
// synopsys translate_off
defparam \address[20]~output .bus_hold = "false";
defparam \address[20]~output .open_drain_output = "false";
defparam \address[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \address[21]~output (
	.i(\address[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[21]),
	.obar());
// synopsys translate_off
defparam \address[21]~output .bus_hold = "false";
defparam \address[21]~output .open_drain_output = "false";
defparam \address[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \address[22]~output (
	.i(\address[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[22]),
	.obar());
// synopsys translate_off
defparam \address[22]~output .bus_hold = "false";
defparam \address[22]~output .open_drain_output = "false";
defparam \address[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \address[23]~output (
	.i(\address[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[23]),
	.obar());
// synopsys translate_off
defparam \address[23]~output .bus_hold = "false";
defparam \address[23]~output .open_drain_output = "false";
defparam \address[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \address[24]~output (
	.i(\address[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[24]),
	.obar());
// synopsys translate_off
defparam \address[24]~output .bus_hold = "false";
defparam \address[24]~output .open_drain_output = "false";
defparam \address[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \address[25]~output (
	.i(\address[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[25]),
	.obar());
// synopsys translate_off
defparam \address[25]~output .bus_hold = "false";
defparam \address[25]~output .open_drain_output = "false";
defparam \address[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \address[26]~output (
	.i(\address[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[26]),
	.obar());
// synopsys translate_off
defparam \address[26]~output .bus_hold = "false";
defparam \address[26]~output .open_drain_output = "false";
defparam \address[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \address[27]~output (
	.i(\address[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[27]),
	.obar());
// synopsys translate_off
defparam \address[27]~output .bus_hold = "false";
defparam \address[27]~output .open_drain_output = "false";
defparam \address[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \address[28]~output (
	.i(\address[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[28]),
	.obar());
// synopsys translate_off
defparam \address[28]~output .bus_hold = "false";
defparam \address[28]~output .open_drain_output = "false";
defparam \address[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \address[29]~output (
	.i(\address[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[29]),
	.obar());
// synopsys translate_off
defparam \address[29]~output .bus_hold = "false";
defparam \address[29]~output .open_drain_output = "false";
defparam \address[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \address[30]~output (
	.i(\address[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[30]),
	.obar());
// synopsys translate_off
defparam \address[30]~output .bus_hold = "false";
defparam \address[30]~output .open_drain_output = "false";
defparam \address[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \address[31]~output (
	.i(\address[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[31]),
	.obar());
// synopsys translate_off
defparam \address[31]~output .bus_hold = "false";
defparam \address[31]~output .open_drain_output = "false";
defparam \address[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \byteenable[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteenable[0]),
	.obar());
// synopsys translate_off
defparam \byteenable[0]~output .bus_hold = "false";
defparam \byteenable[0]~output .open_drain_output = "false";
defparam \byteenable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \byteenable[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteenable[1]),
	.obar());
// synopsys translate_off
defparam \byteenable[1]~output .bus_hold = "false";
defparam \byteenable[1]~output .open_drain_output = "false";
defparam \byteenable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \writedata[0]~output (
	.i(\writedata[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[0]),
	.obar());
// synopsys translate_off
defparam \writedata[0]~output .bus_hold = "false";
defparam \writedata[0]~output .open_drain_output = "false";
defparam \writedata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \writedata[1]~output (
	.i(\writedata[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[1]),
	.obar());
// synopsys translate_off
defparam \writedata[1]~output .bus_hold = "false";
defparam \writedata[1]~output .open_drain_output = "false";
defparam \writedata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \writedata[2]~output (
	.i(\writedata[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[2]),
	.obar());
// synopsys translate_off
defparam \writedata[2]~output .bus_hold = "false";
defparam \writedata[2]~output .open_drain_output = "false";
defparam \writedata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \writedata[3]~output (
	.i(\writedata[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[3]),
	.obar());
// synopsys translate_off
defparam \writedata[3]~output .bus_hold = "false";
defparam \writedata[3]~output .open_drain_output = "false";
defparam \writedata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \writedata[4]~output (
	.i(\writedata[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[4]),
	.obar());
// synopsys translate_off
defparam \writedata[4]~output .bus_hold = "false";
defparam \writedata[4]~output .open_drain_output = "false";
defparam \writedata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \writedata[5]~output (
	.i(\writedata[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[5]),
	.obar());
// synopsys translate_off
defparam \writedata[5]~output .bus_hold = "false";
defparam \writedata[5]~output .open_drain_output = "false";
defparam \writedata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \writedata[6]~output (
	.i(\writedata[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[6]),
	.obar());
// synopsys translate_off
defparam \writedata[6]~output .bus_hold = "false";
defparam \writedata[6]~output .open_drain_output = "false";
defparam \writedata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \writedata[7]~output (
	.i(\writedata[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[7]),
	.obar());
// synopsys translate_off
defparam \writedata[7]~output .bus_hold = "false";
defparam \writedata[7]~output .open_drain_output = "false";
defparam \writedata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \writedata[8]~output (
	.i(\writedata[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[8]),
	.obar());
// synopsys translate_off
defparam \writedata[8]~output .bus_hold = "false";
defparam \writedata[8]~output .open_drain_output = "false";
defparam \writedata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \writedata[9]~output (
	.i(\writedata[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[9]),
	.obar());
// synopsys translate_off
defparam \writedata[9]~output .bus_hold = "false";
defparam \writedata[9]~output .open_drain_output = "false";
defparam \writedata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \writedata[10]~output (
	.i(\writedata[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[10]),
	.obar());
// synopsys translate_off
defparam \writedata[10]~output .bus_hold = "false";
defparam \writedata[10]~output .open_drain_output = "false";
defparam \writedata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \writedata[11]~output (
	.i(\writedata[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[11]),
	.obar());
// synopsys translate_off
defparam \writedata[11]~output .bus_hold = "false";
defparam \writedata[11]~output .open_drain_output = "false";
defparam \writedata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \writedata[12]~output (
	.i(\writedata[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[12]),
	.obar());
// synopsys translate_off
defparam \writedata[12]~output .bus_hold = "false";
defparam \writedata[12]~output .open_drain_output = "false";
defparam \writedata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \writedata[13]~output (
	.i(\writedata[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[13]),
	.obar());
// synopsys translate_off
defparam \writedata[13]~output .bus_hold = "false";
defparam \writedata[13]~output .open_drain_output = "false";
defparam \writedata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \writedata[14]~output (
	.i(\writedata[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[14]),
	.obar());
// synopsys translate_off
defparam \writedata[14]~output .bus_hold = "false";
defparam \writedata[14]~output .open_drain_output = "false";
defparam \writedata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \writedata[15]~output (
	.i(\writedata[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata[15]),
	.obar());
// synopsys translate_off
defparam \writedata[15]~output .bus_hold = "false";
defparam \writedata[15]~output .open_drain_output = "false";
defparam \writedata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \W_count~3 (
// Equation(s):
// \W_count~3_combout  = ( !W_count[0] & ( (\reset_n~input_o  & \State.S2~q ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\State.S2~q ),
	.datae(!W_count[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\W_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \W_count~3 .extended_lut = "off";
defparam \W_count~3 .lut_mask = 64'h0055000000550000;
defparam \W_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \waitrequest~input (
	.i(waitrequest),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\waitrequest~input_o ));
// synopsys translate_off
defparam \waitrequest~input .bus_hold = "false";
defparam \waitrequest~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \W_count[0]~1 (
// Equation(s):
// \W_count[0]~1_combout  = ( \reset_n~input_o  & ( (!\State.S2~q ) # (!\waitrequest~input_o ) ) ) # ( !\reset_n~input_o  )

	.dataa(!\State.S2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\waitrequest~input_o ),
	.datae(gnd),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\W_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \W_count[0]~1 .extended_lut = "off";
defparam \W_count[0]~1 .lut_mask = 64'hFFFFFFFFFFAAFFAA;
defparam \W_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N41
dffeas \W_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\W_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\W_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(W_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \W_count[0] .is_wysiwyg = "true";
defparam \W_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( W_count[1] & ( W_count[0] ) ) # ( !W_count[1] & ( W_count[0] ) ) # ( W_count[1] & ( !W_count[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!W_count[1]),
	.dataf(!W_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \ready~input (
	.i(ready),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ready~input_o ));
// synopsys translate_off
defparam \ready~input .bus_hold = "false";
defparam \ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \State~5 (
// Equation(s):
// \State~5_combout  = ( \State.S0~q  & ( W_count[0] & ( (!\State.S2~q  & \reset_n~input_o ) ) ) ) # ( !\State.S0~q  & ( W_count[0] & ( (!\State.S2~q  & (\ready~input_o  & \reset_n~input_o )) ) ) ) # ( \State.S0~q  & ( !W_count[0] & ( (\reset_n~input_o  & 
// ((!\State.S2~q ) # (!W_count[1]))) ) ) ) # ( !\State.S0~q  & ( !W_count[0] & ( (\ready~input_o  & (\reset_n~input_o  & ((!\State.S2~q ) # (!W_count[1])))) ) ) )

	.dataa(!\State.S2~q ),
	.datab(!\ready~input_o ),
	.datac(!W_count[1]),
	.datad(!\reset_n~input_o ),
	.datae(!\State.S0~q ),
	.dataf(!W_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~5 .extended_lut = "off";
defparam \State~5 .lut_mask = 64'h003200FA002200AA;
defparam \State~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \State.S0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\State~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.S0 .is_wysiwyg = "true";
defparam \State.S0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \LessThan0~0_combout  & ( (!\State.S0~q  & \ready~input_o ) ) ) # ( !\LessThan0~0_combout  & ( ((!\State.S0~q  & \ready~input_o )) # (\State.S1~q ) ) )

	.dataa(gnd),
	.datab(!\State.S0~q ),
	.datac(!\ready~input_o ),
	.datad(!\State.S1~q ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0CFF0CFF0C0C0C0C;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \State.S1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.S1 .is_wysiwyg = "true";
defparam \State.S1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \R_count~3 (
// Equation(s):
// \R_count~3_combout  = ( \State.S1~q  & ( (\reset_n~input_o  & !R_count[0]) ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!R_count[0]),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R_count~3 .extended_lut = "off";
defparam \R_count~3 .lut_mask = 64'h0000000055005500;
defparam \R_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \readdatavalid~input (
	.i(readdatavalid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdatavalid~input_o ));
// synopsys translate_off
defparam \readdatavalid~input .bus_hold = "false";
defparam \readdatavalid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \R_count[0]~2 (
// Equation(s):
// \R_count[0]~2_combout  = ( \State.S1~q  & ( (!\reset_n~input_o ) # ((\readdatavalid~input_o  & !\waitrequest~input_o )) ) ) # ( !\State.S1~q  )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(!\readdatavalid~input_o ),
	.datad(!\waitrequest~input_o ),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R_count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R_count[0]~2 .extended_lut = "off";
defparam \R_count[0]~2 .lut_mask = 64'hFFFFFFFFAFAAAFAA;
defparam \R_count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \R_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\R_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_count[0] .is_wysiwyg = "true";
defparam \R_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \R_count~4 (
// Equation(s):
// \R_count~4_combout  = ( \State.S1~q  & ( (\reset_n~input_o  & (!R_count[0] $ (!R_count[1]))) ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(!R_count[0]),
	.datad(!R_count[1]),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R_count~4 .extended_lut = "off";
defparam \R_count~4 .lut_mask = 64'h0000000005500550;
defparam \R_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \R_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\R_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_count[1] .is_wysiwyg = "true";
defparam \R_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \R_count~5 (
// Equation(s):
// \R_count~5_combout  = ( \State.S1~q  & ( (\reset_n~input_o  & (!R_count[2] $ (((!R_count[1]) # (!R_count[0]))))) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!R_count[1]),
	.datac(!R_count[0]),
	.datad(!R_count[2]),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R_count~5 .extended_lut = "off";
defparam \R_count~5 .lut_mask = 64'h0000000001540154;
defparam \R_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N53
dffeas \R_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\R_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_count[2] .is_wysiwyg = "true";
defparam \R_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \R_count~1 (
// Equation(s):
// \R_count~1_combout  = ( R_count[3] & ( \State.S1~q  & ( (\reset_n~input_o  & ((!R_count[1]) # ((!R_count[2]) # (!R_count[0])))) ) ) ) # ( !R_count[3] & ( \State.S1~q  & ( (\reset_n~input_o  & (R_count[1] & (R_count[2] & R_count[0]))) ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!R_count[1]),
	.datac(!R_count[2]),
	.datad(!R_count[0]),
	.datae(!R_count[3]),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R_count~1 .extended_lut = "off";
defparam \R_count~1 .lut_mask = 64'h0000000000015554;
defparam \R_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N41
dffeas \R_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\R_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(R_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_count[3] .is_wysiwyg = "true";
defparam \R_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( R_count[0] & ( R_count[3] ) ) # ( !R_count[0] & ( (R_count[3] & ((R_count[2]) # (R_count[1]))) ) )

	.dataa(gnd),
	.datab(!R_count[1]),
	.datac(!R_count[2]),
	.datad(!R_count[3]),
	.datae(gnd),
	.dataf(!R_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \State.S1~q  & ( ((!\LessThan1~0_combout  & \State.S2~q )) # (\LessThan0~0_combout ) ) ) # ( !\State.S1~q  & ( (!\LessThan1~0_combout  & \State.S2~q ) ) )

	.dataa(!\LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(!\State.S2~q ),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \State.S2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.S2 .is_wysiwyg = "true";
defparam \State.S2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \W_count~0 (
// Equation(s):
// \W_count~0_combout  = ( W_count[0] & ( (\State.S2~q  & (\reset_n~input_o  & !W_count[1])) ) ) # ( !W_count[0] & ( (\State.S2~q  & (\reset_n~input_o  & W_count[1])) ) )

	.dataa(!\State.S2~q ),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(!W_count[1]),
	.datae(gnd),
	.dataf(!W_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\W_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \W_count~0 .extended_lut = "off";
defparam \W_count~0 .lut_mask = 64'h0005000505000500;
defparam \W_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N56
dffeas \W_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\W_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\W_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(W_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \W_count[1] .is_wysiwyg = "true";
defparam \W_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \R_count[0]~0 (
// Equation(s):
// \R_count[0]~0_combout  = ( \State.S1~q  & ( !\reset_n~input_o  ) ) # ( !\State.S1~q  )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R_count[0]~0 .extended_lut = "off";
defparam \R_count[0]~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \R_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N55
dffeas \read_n~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R_count[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_n~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \read_n~reg0 .is_wysiwyg = "true";
defparam \read_n~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \W_count[0]~2 (
// Equation(s):
// \W_count[0]~2_combout  = ( \State.S2~q  & ( !\reset_n~input_o  ) ) # ( !\State.S2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(!\State.S2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\W_count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \W_count[0]~2 .extended_lut = "off";
defparam \W_count[0]~2 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \W_count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \write_n~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\W_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_n~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \write_n~reg0 .is_wysiwyg = "true";
defparam \write_n~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( R_count[3] & ( \State.S1~q  ) ) # ( !R_count[3] & ( \State.S1~q  & ( (!\waitrequest~input_o ) # (((R_count[2]) # (R_count[1])) # (R_count[0])) ) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!R_count[0]),
	.datac(!R_count[1]),
	.datad(!R_count[2]),
	.datae(!R_count[3]),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h00000000BFFFFFFF;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \address[0]~reg0_q  ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( \address[0]~reg0_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\address[0]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000000000003333;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \LessThan1~0_combout  & ( \Add2~1_sumout  & ( (!\waitrequest~input_o  & (((\Selector34~0_combout )) # (\State.S2~q ))) # (\waitrequest~input_o  & (\address[0]~reg0_q  & ((\Selector34~0_combout ) # (\State.S2~q )))) ) ) ) # ( 
// !\LessThan1~0_combout  & ( \Add2~1_sumout  & ( ((\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[0]~reg0_q )))) # (\State.S2~q ) ) ) ) # ( \LessThan1~0_combout  & ( !\Add2~1_sumout  & ( (\waitrequest~input_o  & (\address[0]~reg0_q  & 
// ((\Selector34~0_combout ) # (\State.S2~q )))) ) ) ) # ( !\LessThan1~0_combout  & ( !\Add2~1_sumout  & ( (\waitrequest~input_o  & (((\address[0]~reg0_q  & \Selector34~0_combout )) # (\State.S2~q ))) ) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\State.S2~q ),
	.datac(!\address[0]~reg0_q ),
	.datad(!\Selector34~0_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h1115010533BF23AF;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \address[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector34~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[0]~reg0 .is_wysiwyg = "true";
defparam \address[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( W_count[0] & ( \State.S2~q  ) ) # ( !W_count[0] & ( (\State.S2~q  & ((!\waitrequest~input_o ) # (W_count[1]))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(gnd),
	.datac(!\State.S2~q ),
	.datad(!W_count[1]),
	.datae(gnd),
	.dataf(!W_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h0A0F0A0F0F0F0F0F;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \address[1]~reg0_q  ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \address[1]~reg0_q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(!\address[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \Add2~5_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[1]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~5_sumout  & ( (\waitrequest~input_o  & (\address[1]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \address[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[1]~reg0 .is_wysiwyg = "true";
defparam \address[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \address[2]~reg0_q  ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \address[2]~reg0_q  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\address[2]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \Add2~9_sumout  & ( (!\waitrequest~input_o  & (((\Selector34~0_combout )) # (\Selector33~0_combout ))) # (\waitrequest~input_o  & (\address[2]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) ) # ( 
// !\Add2~9_sumout  & ( (\waitrequest~input_o  & (\address[2]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector33~0_combout ),
	.datac(!\address[2]~reg0_q ),
	.datad(!\Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h0105010523AF23AF;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \address[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[2]~reg0 .is_wysiwyg = "true";
defparam \address[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \address[3]~reg0_q  ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \address[3]~reg0_q  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[3]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \Add2~13_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[3]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~13_sumout  & ( (\waitrequest~input_o  & (\address[3]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[3]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \address[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[3]~reg0 .is_wysiwyg = "true";
defparam \address[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \address[4]~reg0_q  ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \address[4]~reg0_q  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[4]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \Selector33~0_combout  & ( (!\waitrequest~input_o  & (\Add2~17_sumout )) # (\waitrequest~input_o  & ((\address[4]~reg0_q ))) ) ) # ( !\Selector33~0_combout  & ( (\Selector34~0_combout  & ((!\waitrequest~input_o  & 
// (\Add2~17_sumout )) # (\waitrequest~input_o  & ((\address[4]~reg0_q ))))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Add2~17_sumout ),
	.datad(!\address[4]~reg0_q ),
	.datae(gnd),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h021302130A5F0A5F;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \address[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[4]~reg0 .is_wysiwyg = "true";
defparam \address[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \address[5]~reg0_q  ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \address[5]~reg0_q  ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[5]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \Add2~21_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[5]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~21_sumout  & ( (\waitrequest~input_o  & (\address[5]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\address[5]~reg0_q ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0105010523AF23AF;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N47
dffeas \address[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[5]~reg0 .is_wysiwyg = "true";
defparam \address[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \address[6]~reg0_q  ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \address[6]~reg0_q  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\address[6]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \Selector33~0_combout  & ( \Add2~25_sumout  & ( (!\waitrequest~input_o ) # (\address[6]~reg0_q ) ) ) ) # ( !\Selector33~0_combout  & ( \Add2~25_sumout  & ( (\Selector34~0_combout  & ((!\waitrequest~input_o ) # 
// (\address[6]~reg0_q ))) ) ) ) # ( \Selector33~0_combout  & ( !\Add2~25_sumout  & ( (\waitrequest~input_o  & \address[6]~reg0_q ) ) ) ) # ( !\Selector33~0_combout  & ( !\Add2~25_sumout  & ( (\waitrequest~input_o  & (\Selector34~0_combout  & 
// \address[6]~reg0_q )) ) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(gnd),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[6]~reg0_q ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h000500550A0FAAFF;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \address[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[6]~reg0 .is_wysiwyg = "true";
defparam \address[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \address[7]~reg0_q  ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \address[7]~reg0_q  ) + ( GND ) + ( \Add2~26  ))

	.dataa(!\address[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \address[7]~reg0_q  & ( (!\waitrequest~input_o  & (\Add2~29_sumout  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) # (\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) ) ) # ( 
// !\address[7]~reg0_q  & ( (!\waitrequest~input_o  & (\Add2~29_sumout  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\address[7]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h002A002A153F153F;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \address[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[7]~reg0 .is_wysiwyg = "true";
defparam \address[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \address[8]~reg0_q  ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \address[8]~reg0_q  ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!\address[8]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \Add2~33_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[8]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~33_sumout  & ( (\waitrequest~input_o  & (\address[8]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\address[8]~reg0_q ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0105010523AF23AF;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \address[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[8]~reg0 .is_wysiwyg = "true";
defparam \address[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \address[9]~reg0_q  ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \address[9]~reg0_q  ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[9]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \address[9]~reg0_q  & ( (!\waitrequest~input_o  & (\Add2~37_sumout  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) # (\waitrequest~input_o  & (((\Selector34~0_combout )) # (\Selector33~0_combout ))) ) ) # ( 
// !\address[9]~reg0_q  & ( (!\waitrequest~input_o  & (\Add2~37_sumout  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\address[9]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h002A002A153F153F;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \address[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[9]~reg0 .is_wysiwyg = "true";
defparam \address[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \address[10]~reg0_q  ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \address[10]~reg0_q  ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[10]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \Add2~41_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[10]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~41_sumout  & ( (\waitrequest~input_o  & (\address[10]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[10]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \address[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[10]~reg0 .is_wysiwyg = "true";
defparam \address[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \address[11]~reg0_q  ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \address[11]~reg0_q  ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[11]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \Add2~45_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[11]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~45_sumout  & ( (\waitrequest~input_o  & (\address[11]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[11]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N38
dffeas \address[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[11]~reg0 .is_wysiwyg = "true";
defparam \address[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \address[12]~reg0_q  ) + ( GND ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( \address[12]~reg0_q  ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[12]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \Add2~49_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[12]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~49_sumout  & ( (\waitrequest~input_o  & (\address[12]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[12]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N56
dffeas \address[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[12]~reg0 .is_wysiwyg = "true";
defparam \address[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \address[13]~reg0_q  ) + ( GND ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( \address[13]~reg0_q  ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[13]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \Add2~53_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[13]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~53_sumout  & ( (\waitrequest~input_o  & (\address[13]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[13]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \address[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[13]~reg0 .is_wysiwyg = "true";
defparam \address[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \address[14]~reg0_q  ) + ( GND ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( \address[14]~reg0_q  ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!\address[14]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \Add2~57_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[14]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~57_sumout  & ( (\waitrequest~input_o  & (\address[14]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[14]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \address[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[14]~reg0 .is_wysiwyg = "true";
defparam \address[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \address[15]~reg0_q  ) + ( GND ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( \address[15]~reg0_q  ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[15]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \Add2~61_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[15]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~61_sumout  & ( (\waitrequest~input_o  & (\address[15]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[15]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N59
dffeas \address[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[15]~reg0 .is_wysiwyg = "true";
defparam \address[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \address[16]~reg0_q  ) + ( GND ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( \address[16]~reg0_q  ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \Add2~65_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[16]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~65_sumout  & ( (\waitrequest~input_o  & (\address[16]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[16]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \address[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[16]~reg0 .is_wysiwyg = "true";
defparam \address[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \address[17]~reg0_q  ) + ( GND ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( \address[17]~reg0_q  ) + ( GND ) + ( \Add2~66  ))

	.dataa(!\address[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \Add2~69_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[17]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~69_sumout  & ( (\waitrequest~input_o  & (\address[17]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[17]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \address[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[17]~reg0 .is_wysiwyg = "true";
defparam \address[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \address[18]~reg0_q  ) + ( GND ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( \address[18]~reg0_q  ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \Add2~73_sumout  & ( (!\waitrequest~input_o  & (((\Selector33~0_combout )) # (\Selector34~0_combout ))) # (\waitrequest~input_o  & (\address[18]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) ) # ( 
// !\Add2~73_sumout  & ( (\waitrequest~input_o  & (\address[18]~reg0_q  & ((\Selector33~0_combout ) # (\Selector34~0_combout )))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\address[18]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \address[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[18]~reg0 .is_wysiwyg = "true";
defparam \address[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \address[19]~reg0_q  ) + ( GND ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( \address[19]~reg0_q  ) + ( GND ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[19]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Selector33~0_combout  & ( (!\waitrequest~input_o  & (\Add2~77_sumout )) # (\waitrequest~input_o  & ((\address[19]~reg0_q ))) ) ) # ( !\Selector33~0_combout  & ( (\Selector34~0_combout  & ((!\waitrequest~input_o  & 
// (\Add2~77_sumout )) # (\waitrequest~input_o  & ((\address[19]~reg0_q ))))) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Add2~77_sumout ),
	.datad(!\address[19]~reg0_q ),
	.datae(gnd),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h021302130A5F0A5F;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \address[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[19]~reg0 .is_wysiwyg = "true";
defparam \address[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \address[20]~reg0_q  ) + ( GND ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( \address[20]~reg0_q  ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(!\address[20]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \Add2~81_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[20]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[20]~reg0_q )))) ) ) # ( 
// !\Add2~81_sumout  & ( (\waitrequest~input_o  & (\address[20]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[20]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N41
dffeas \address[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[20]~reg0 .is_wysiwyg = "true";
defparam \address[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \address[21]~reg0_q  ) + ( GND ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( \address[21]~reg0_q  ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[21]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \address[21]~reg0_q  & ( \Add2~85_sumout  & ( (\Selector33~0_combout ) # (\Selector34~0_combout ) ) ) ) # ( !\address[21]~reg0_q  & ( \Add2~85_sumout  & ( (!\waitrequest~input_o  & ((\Selector33~0_combout ) # 
// (\Selector34~0_combout ))) ) ) ) # ( \address[21]~reg0_q  & ( !\Add2~85_sumout  & ( (\waitrequest~input_o  & ((\Selector33~0_combout ) # (\Selector34~0_combout ))) ) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(gnd),
	.datae(!\address[21]~reg0_q ),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h000015152A2A3F3F;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \address[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[21]~reg0 .is_wysiwyg = "true";
defparam \address[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \address[22]~reg0_q  ) + ( GND ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \address[22]~reg0_q  ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[22]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \Add2~89_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[22]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[22]~reg0_q )))) ) ) # ( 
// !\Add2~89_sumout  & ( (\waitrequest~input_o  & (\address[22]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[22]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N47
dffeas \address[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[22]~reg0 .is_wysiwyg = "true";
defparam \address[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \address[23]~reg0_q  ) + ( GND ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( \address[23]~reg0_q  ) + ( GND ) + ( \Add2~90  ))

	.dataa(!\address[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \Add2~93_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[23]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[23]~reg0_q )))) ) ) # ( 
// !\Add2~93_sumout  & ( (\waitrequest~input_o  & (\address[23]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[23]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N53
dffeas \address[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[23]~reg0 .is_wysiwyg = "true";
defparam \address[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \address[24]~reg0_q  ) + ( GND ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( \address[24]~reg0_q  ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(!\address[24]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \Add2~97_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[24]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[24]~reg0_q )))) ) ) # ( 
// !\Add2~97_sumout  & ( (\waitrequest~input_o  & (\address[24]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[24]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \address[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[24]~reg0 .is_wysiwyg = "true";
defparam \address[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( \address[25]~reg0_q  ) + ( GND ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( \address[25]~reg0_q  ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[25]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Add2~101_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[25]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[25]~reg0_q )))) ) ) # ( 
// !\Add2~101_sumout  & ( (\waitrequest~input_o  & (\address[25]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[25]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \address[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[25]~reg0 .is_wysiwyg = "true";
defparam \address[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \address[26]~reg0_q  ) + ( GND ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( \address[26]~reg0_q  ) + ( GND ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[26]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \address~0 (
// Equation(s):
// \address~0_combout  = ( \Add2~105_sumout  ) # ( !\Add2~105_sumout  & ( ((!\reset_n~input_o ) # (!\State.S0~q )) # (\waitrequest~input_o ) ) )

	.dataa(!\waitrequest~input_o ),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(!\State.S0~q ),
	.datae(gnd),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address~0 .extended_lut = "off";
defparam \address~0 .lut_mask = 64'hFFF5FFF5FFFFFFFF;
defparam \address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N21
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !R_count[0] & ( (!R_count[2] & (!R_count[1] & !R_count[3])) ) )

	.dataa(!R_count[2]),
	.datab(!R_count[1]),
	.datac(!R_count[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!R_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \address[26]~1 (
// Equation(s):
// \address[26]~1_combout  = ( \waitrequest~input_o  & ( \LessThan1~0_combout  & ( (!\State.S0~q ) # ((!\reset_n~input_o ) # ((!\State.S2~q  & \Equal0~0_combout ))) ) ) ) # ( !\waitrequest~input_o  & ( \LessThan1~0_combout  ) ) # ( \waitrequest~input_o  & ( 
// !\LessThan1~0_combout  & ( (!\State.S0~q ) # ((!\reset_n~input_o ) # ((\Equal0~0_combout ) # (\State.S2~q ))) ) ) ) # ( !\waitrequest~input_o  & ( !\LessThan1~0_combout  ) )

	.dataa(!\State.S0~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\State.S2~q ),
	.datad(!\Equal0~0_combout ),
	.datae(!\waitrequest~input_o ),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[26]~1 .extended_lut = "off";
defparam \address[26]~1 .lut_mask = 64'hFFFFEFFFFFFFEEFE;
defparam \address[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N35
dffeas \address[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[26]~reg0 .is_wysiwyg = "true";
defparam \address[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \address[27]~reg0_q  ) + ( GND ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( \address[27]~reg0_q  ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[27]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \Add2~109_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[27]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[27]~reg0_q )))) ) ) # ( 
// !\Add2~109_sumout  & ( (\waitrequest~input_o  & (\address[27]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[27]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \address[27]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[27]~reg0 .is_wysiwyg = "true";
defparam \address[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \address[28]~reg0_q  ) + ( GND ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( \address[28]~reg0_q  ) + ( GND ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[28]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Add2~113_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[28]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[28]~reg0_q )))) ) ) # ( 
// !\Add2~113_sumout  & ( (\waitrequest~input_o  & (\address[28]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[28]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N50
dffeas \address[28]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[28]~reg0 .is_wysiwyg = "true";
defparam \address[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \address[29]~reg0_q  ) + ( GND ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( \address[29]~reg0_q  ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Add2~117_sumout  & ( (!\Selector33~0_combout  & (\Selector34~0_combout  & ((!\waitrequest~input_o ) # (\address[29]~reg0_q )))) # (\Selector33~0_combout  & ((!\waitrequest~input_o ) # ((\address[29]~reg0_q )))) ) ) # ( 
// !\Add2~117_sumout  & ( (\waitrequest~input_o  & (\address[29]~reg0_q  & ((\Selector34~0_combout ) # (\Selector33~0_combout )))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\waitrequest~input_o ),
	.datac(!\Selector34~0_combout ),
	.datad(!\address[29]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h001300134C5F4C5F;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N59
dffeas \address[29]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[29]~reg0 .is_wysiwyg = "true";
defparam \address[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \address[30]~reg0_q  ) + ( GND ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( \address[30]~reg0_q  ) + ( GND ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \address~2 (
// Equation(s):
// \address~2_combout  = ( \State.S0~q  & ( \Add2~121_sumout  ) ) # ( !\State.S0~q  & ( \Add2~121_sumout  ) ) # ( \State.S0~q  & ( !\Add2~121_sumout  & ( (!\reset_n~input_o ) # (\waitrequest~input_o ) ) ) ) # ( !\State.S0~q  & ( !\Add2~121_sumout  ) )

	.dataa(!\waitrequest~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset_n~input_o ),
	.datae(!\State.S0~q ),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address~2 .extended_lut = "off";
defparam \address~2 .lut_mask = 64'hFFFFFF55FFFFFFFF;
defparam \address~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \address[30]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[30]~reg0 .is_wysiwyg = "true";
defparam \address[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \address[31]~reg0_q  ) + ( GND ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \address~3 (
// Equation(s):
// \address~3_combout  = ( \State.S0~q  & ( \Add2~125_sumout  ) ) # ( !\State.S0~q  & ( \Add2~125_sumout  ) ) # ( \State.S0~q  & ( !\Add2~125_sumout  & ( (!\reset_n~input_o ) # (\waitrequest~input_o ) ) ) ) # ( !\State.S0~q  & ( !\Add2~125_sumout  ) )

	.dataa(!\waitrequest~input_o ),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(!\State.S0~q ),
	.dataf(!\Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address~3 .extended_lut = "off";
defparam \address~3 .lut_mask = 64'hFFFFF5F5FFFFFFFF;
defparam \address~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \address[31]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[31]~reg0 .is_wysiwyg = "true";
defparam \address[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \readdata[0]~input (
	.i(readdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[0]~input_o ));
// synopsys translate_off
defparam \readdata[0]~input .bus_hold = "false";
defparam \readdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \Buffer[1]~0 (
// Equation(s):
// \Buffer[1]~0_combout  = ( \State.S1~q  & ( (!\reset_n~input_o ) # ((\readdatavalid~input_o  & !\waitrequest~input_o )) ) ) # ( !\State.S1~q  & ( !\reset_n~input_o  ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\readdatavalid~input_o ),
	.datac(!\waitrequest~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\State.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Buffer[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Buffer[1]~0 .extended_lut = "off";
defparam \Buffer[1]~0 .lut_mask = 64'hAAAAAAAABABABABA;
defparam \Buffer[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N11
dffeas \Buffer[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[0] .is_wysiwyg = "true";
defparam \Buffer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N54
cyclonev_lcell_comb \Min~0 (
// Equation(s):
// \Min~0_combout  = ( !Buffer[0] & ( \reset_n~input_o  ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~0 .extended_lut = "off";
defparam \Min~0 .lut_mask = 64'h5555555500000000;
defparam \Min~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \readdata[15]~input (
	.i(readdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[15]~input_o ));
// synopsys translate_off
defparam \readdata[15]~input .bus_hold = "false";
defparam \readdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \Buffer[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[15] .is_wysiwyg = "true";
defparam \Buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \Min~16 (
// Equation(s):
// \Min~16_combout  = ( !Buffer[15] & ( \reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(!Buffer[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~16 .extended_lut = "off";
defparam \Min~16 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Min~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N56
dffeas \Min[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[15] .is_wysiwyg = "true";
defparam \Min[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \readdata[9]~input (
	.i(readdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[9]~input_o ));
// synopsys translate_off
defparam \readdata[9]~input .bus_hold = "false";
defparam \readdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N35
dffeas \Buffer[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[9] .is_wysiwyg = "true";
defparam \Buffer[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N36
cyclonev_lcell_comb \Min~10 (
// Equation(s):
// \Min~10_combout  = ( !Buffer[9] & ( \reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(!Buffer[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~10 .extended_lut = "off";
defparam \Min~10 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Min~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N38
dffeas \Min[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[9] .is_wysiwyg = "true";
defparam \Min[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N33
cyclonev_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = !Min[9] $ (Buffer[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[9]),
	.datad(!Buffer[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~2 .extended_lut = "off";
defparam \LessThan3~2 .lut_mask = 64'hF00FF00FF00FF00F;
defparam \LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \readdata[10]~input (
	.i(readdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[10]~input_o ));
// synopsys translate_off
defparam \readdata[10]~input .bus_hold = "false";
defparam \readdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N50
dffeas \Buffer[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[10] .is_wysiwyg = "true";
defparam \Buffer[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \Min~11 (
// Equation(s):
// \Min~11_combout  = (!Buffer[10] & \reset_n~input_o )

	.dataa(gnd),
	.datab(!Buffer[10]),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~11 .extended_lut = "off";
defparam \Min~11 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Min~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N2
dffeas \Min[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Min~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[10] .is_wysiwyg = "true";
defparam \Min[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \readdata[14]~input (
	.i(readdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[14]~input_o ));
// synopsys translate_off
defparam \readdata[14]~input .bus_hold = "false";
defparam \readdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N47
dffeas \Buffer[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[14] .is_wysiwyg = "true";
defparam \Buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \Min~15 (
// Equation(s):
// \Min~15_combout  = (\reset_n~input_o  & !Buffer[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(!Buffer[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~15 .extended_lut = "off";
defparam \Min~15 .lut_mask = 64'h0F000F000F000F00;
defparam \Min~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N56
dffeas \Min[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[14] .is_wysiwyg = "true";
defparam \Min[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \readdata[12]~input (
	.i(readdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[12]~input_o ));
// synopsys translate_off
defparam \readdata[12]~input .bus_hold = "false";
defparam \readdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N26
dffeas \Buffer[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[12] .is_wysiwyg = "true";
defparam \Buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \Min~13 (
// Equation(s):
// \Min~13_combout  = ( !Buffer[12] & ( \reset_n~input_o  ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~13 .extended_lut = "off";
defparam \Min~13 .lut_mask = 64'h5555555500000000;
defparam \Min~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N59
dffeas \Min[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Min~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[12] .is_wysiwyg = "true";
defparam \Min[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \readdata[13]~input (
	.i(readdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[13]~input_o ));
// synopsys translate_off
defparam \readdata[13]~input .bus_hold = "false";
defparam \readdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N53
dffeas \Buffer[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[13] .is_wysiwyg = "true";
defparam \Buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \Min~14 (
// Equation(s):
// \Min~14_combout  = ( !Buffer[13] & ( \reset_n~input_o  ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~14 .extended_lut = "off";
defparam \Min~14 .lut_mask = 64'h5555555500000000;
defparam \Min~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N5
dffeas \Min[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[13] .is_wysiwyg = "true";
defparam \Min[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( !Min[13] & ( Buffer[13] & ( (!Min[14] & (Buffer[14] & (!Buffer[12] $ (!Min[12])))) # (Min[14] & (!Buffer[14] & (!Buffer[12] $ (!Min[12])))) ) ) ) # ( Min[13] & ( !Buffer[13] & ( (!Min[14] & (Buffer[14] & (!Buffer[12] $ 
// (!Min[12])))) # (Min[14] & (!Buffer[14] & (!Buffer[12] $ (!Min[12])))) ) ) )

	.dataa(!Min[14]),
	.datab(!Buffer[14]),
	.datac(!Buffer[12]),
	.datad(!Min[12]),
	.datae(!Min[13]),
	.dataf(!Buffer[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h0000066006600000;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \readdata[11]~input (
	.i(readdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[11]~input_o ));
// synopsys translate_off
defparam \readdata[11]~input .bus_hold = "false";
defparam \readdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N29
dffeas \Buffer[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[11] .is_wysiwyg = "true";
defparam \Buffer[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N42
cyclonev_lcell_comb \Min~12 (
// Equation(s):
// \Min~12_combout  = ( !Buffer[11] & ( \reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~12 .extended_lut = "off";
defparam \Min~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Min~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N44
dffeas \Min[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[11] .is_wysiwyg = "true";
defparam \Min[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( Buffer[10] & ( (!Min[10] & (\LessThan3~0_combout  & (!Buffer[11] $ (!Min[11])))) ) ) # ( !Buffer[10] & ( (Min[10] & (\LessThan3~0_combout  & (!Buffer[11] $ (!Min[11])))) ) )

	.dataa(!Min[10]),
	.datab(!\LessThan3~0_combout ),
	.datac(!Buffer[11]),
	.datad(!Min[11]),
	.datae(gnd),
	.dataf(!Buffer[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h0110011002200220;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \readdata[2]~input (
	.i(readdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[2]~input_o ));
// synopsys translate_off
defparam \readdata[2]~input .bus_hold = "false";
defparam \readdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N23
dffeas \Buffer[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[2] .is_wysiwyg = "true";
defparam \Buffer[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \readdata[3]~input (
	.i(readdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[3]~input_o ));
// synopsys translate_off
defparam \readdata[3]~input .bus_hold = "false";
defparam \readdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \Buffer[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[3] .is_wysiwyg = "true";
defparam \Buffer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N15
cyclonev_lcell_comb \Min~4 (
// Equation(s):
// \Min~4_combout  = ( \reset_n~input_o  & ( !Buffer[3] ) )

	.dataa(!Buffer[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~4 .extended_lut = "off";
defparam \Min~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Min~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N17
dffeas \Min[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[3] .is_wysiwyg = "true";
defparam \Min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \Min~3 (
// Equation(s):
// \Min~3_combout  = ( !Buffer[2] & ( \reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!Buffer[2]),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~3 .extended_lut = "off";
defparam \Min~3 .lut_mask = 64'h00000000FFFF0000;
defparam \Min~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \Min[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[2] .is_wysiwyg = "true";
defparam \Min[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \readdata[1]~input (
	.i(readdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[1]~input_o ));
// synopsys translate_off
defparam \readdata[1]~input .bus_hold = "false";
defparam \readdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \Buffer[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[1] .is_wysiwyg = "true";
defparam \Buffer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N57
cyclonev_lcell_comb \Min~2 (
// Equation(s):
// \Min~2_combout  = (\reset_n~input_o  & !Buffer[1])

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(!Buffer[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~2 .extended_lut = "off";
defparam \Min~2 .lut_mask = 64'h5050505050505050;
defparam \Min~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N59
dffeas \Min[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[1] .is_wysiwyg = "true";
defparam \Min[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = ( Min[1] & ( (!Buffer[1] & (!Buffer[0] & !Min[0])) ) ) # ( !Min[1] & ( (!Buffer[1]) # ((!Buffer[0] & !Min[0])) ) )

	.dataa(!Buffer[1]),
	.datab(gnd),
	.datac(!Buffer[0]),
	.datad(!Min[0]),
	.datae(gnd),
	.dataf(!Min[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~4 .extended_lut = "off";
defparam \LessThan3~4 .lut_mask = 64'hFAAAFAAAA000A000;
defparam \LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = ( \LessThan3~4_combout  & ( (!Buffer[3] & ((!Buffer[2]) # ((!Min[3]) # (!Min[2])))) # (Buffer[3] & (!Min[3] & ((!Buffer[2]) # (!Min[2])))) ) ) # ( !\LessThan3~4_combout  & ( (!Buffer[3] & ((!Min[3]) # ((!Buffer[2] & !Min[2])))) # 
// (Buffer[3] & (!Buffer[2] & (!Min[3] & !Min[2]))) ) )

	.dataa(!Buffer[2]),
	.datab(!Buffer[3]),
	.datac(!Min[3]),
	.datad(!Min[2]),
	.datae(gnd),
	.dataf(!\LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~5 .extended_lut = "off";
defparam \LessThan3~5 .lut_mask = 64'hE8C0E8C0FCE8FCE8;
defparam \LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \readdata[4]~input (
	.i(readdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[4]~input_o ));
// synopsys translate_off
defparam \readdata[4]~input .bus_hold = "false";
defparam \readdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \Buffer[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[4] .is_wysiwyg = "true";
defparam \Buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \readdata[5]~input (
	.i(readdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[5]~input_o ));
// synopsys translate_off
defparam \readdata[5]~input .bus_hold = "false";
defparam \readdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \Buffer[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[5] .is_wysiwyg = "true";
defparam \Buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \Min~6 (
// Equation(s):
// \Min~6_combout  = ( !Buffer[5] & ( \reset_n~input_o  ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~6 .extended_lut = "off";
defparam \Min~6 .lut_mask = 64'h5555555500000000;
defparam \Min~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N59
dffeas \Min[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Min~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[5] .is_wysiwyg = "true";
defparam \Min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \Min~5 (
// Equation(s):
// \Min~5_combout  = ( \reset_n~input_o  & ( !Buffer[4] ) )

	.dataa(!Buffer[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~5 .extended_lut = "off";
defparam \Min~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Min~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \Min[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Min~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[4] .is_wysiwyg = "true";
defparam \Min[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \readdata[6]~input (
	.i(readdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[6]~input_o ));
// synopsys translate_off
defparam \readdata[6]~input .bus_hold = "false";
defparam \readdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \Buffer[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[6] .is_wysiwyg = "true";
defparam \Buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \readdata[7]~input (
	.i(readdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[7]~input_o ));
// synopsys translate_off
defparam \readdata[7]~input .bus_hold = "false";
defparam \readdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \Buffer[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[7] .is_wysiwyg = "true";
defparam \Buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \Min~8 (
// Equation(s):
// \Min~8_combout  = ( !Buffer[7] & ( \reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~8 .extended_lut = "off";
defparam \Min~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Min~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \Min[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Min~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[7] .is_wysiwyg = "true";
defparam \Min[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \Min~7 (
// Equation(s):
// \Min~7_combout  = ( !Buffer[6] & ( \reset_n~input_o  ) )

	.dataa(!\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~7 .extended_lut = "off";
defparam \Min~7 .lut_mask = 64'h5555555500000000;
defparam \Min~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N23
dffeas \Min[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Min~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[6] .is_wysiwyg = "true";
defparam \Min[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = ( Min[6] & ( Buffer[7] & ( (!Buffer[6] & !Min[7]) ) ) ) # ( !Min[6] & ( Buffer[7] & ( (Buffer[6] & !Min[7]) ) ) ) # ( Min[6] & ( !Buffer[7] & ( (!Buffer[6] & Min[7]) ) ) ) # ( !Min[6] & ( !Buffer[7] & ( (Buffer[6] & Min[7]) ) ) )

	.dataa(gnd),
	.datab(!Buffer[6]),
	.datac(!Min[7]),
	.datad(gnd),
	.datae(!Min[6]),
	.dataf(!Buffer[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~6 .extended_lut = "off";
defparam \LessThan3~6 .lut_mask = 64'h03030C0C3030C0C0;
defparam \LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N57
cyclonev_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_combout  = ( \LessThan3~6_combout  & ( (!Buffer[4] & (Min[4] & (!Min[5] $ (!Buffer[5])))) # (Buffer[4] & (!Min[4] & (!Min[5] $ (!Buffer[5])))) ) )

	.dataa(!Buffer[4]),
	.datab(!Min[5]),
	.datac(!Buffer[5]),
	.datad(!Min[4]),
	.datae(gnd),
	.dataf(!\LessThan3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~7 .extended_lut = "off";
defparam \LessThan3~7 .lut_mask = 64'h0000000014281428;
defparam \LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \readdata[8]~input (
	.i(readdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata[8]~input_o ));
// synopsys translate_off
defparam \readdata[8]~input .bus_hold = "false";
defparam \readdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N41
dffeas \Buffer[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Buffer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Buffer[8] .is_wysiwyg = "true";
defparam \Buffer[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N30
cyclonev_lcell_comb \Min~9 (
// Equation(s):
// \Min~9_combout  = ( !Buffer[8] & ( \reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!Buffer[8]),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min~9 .extended_lut = "off";
defparam \Min~9 .lut_mask = 64'h00000000FFFF0000;
defparam \Min~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N32
dffeas \Min[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[8] .is_wysiwyg = "true";
defparam \Min[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = ( Buffer[8] & ( Min[8] ) ) # ( !Buffer[8] & ( !Min[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~3 .extended_lut = "off";
defparam \LessThan3~3 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N45
cyclonev_lcell_comb \LessThan3~8 (
// Equation(s):
// \LessThan3~8_combout  = ( Buffer[7] & ( (!Min[7] & (!Buffer[6] & !Min[6])) ) ) # ( !Buffer[7] & ( (!Min[7]) # ((!Buffer[6] & !Min[6])) ) )

	.dataa(!Min[7]),
	.datab(gnd),
	.datac(!Buffer[6]),
	.datad(!Min[6]),
	.datae(gnd),
	.dataf(!Buffer[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~8 .extended_lut = "off";
defparam \LessThan3~8 .lut_mask = 64'hFAAAFAAAA000A000;
defparam \LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_combout  = ( !\LessThan3~8_combout  & ( \LessThan3~6_combout  & ( (!Buffer[5] & (Min[5] & ((Buffer[4]) # (Min[4])))) # (Buffer[5] & (((Buffer[4]) # (Min[5])) # (Min[4]))) ) ) ) # ( !\LessThan3~8_combout  & ( !\LessThan3~6_combout  ) )

	.dataa(!Min[4]),
	.datab(!Buffer[5]),
	.datac(!Min[5]),
	.datad(!Buffer[4]),
	.datae(!\LessThan3~8_combout ),
	.dataf(!\LessThan3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~9 .extended_lut = "off";
defparam \LessThan3~9 .lut_mask = 64'hFFFF0000173F0000;
defparam \LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \LessThan3~10 (
// Equation(s):
// \LessThan3~10_combout  = ( !\LessThan3~3_combout  & ( \LessThan3~9_combout  & ( (!\LessThan3~2_combout  & (\LessThan3~1_combout  & (\LessThan3~5_combout  & \LessThan3~7_combout ))) ) ) ) # ( !\LessThan3~3_combout  & ( !\LessThan3~9_combout  & ( 
// (!\LessThan3~2_combout  & \LessThan3~1_combout ) ) ) )

	.dataa(!\LessThan3~2_combout ),
	.datab(!\LessThan3~1_combout ),
	.datac(!\LessThan3~5_combout ),
	.datad(!\LessThan3~7_combout ),
	.datae(!\LessThan3~3_combout ),
	.dataf(!\LessThan3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~10 .extended_lut = "off";
defparam \LessThan3~10 .lut_mask = 64'h2222000000020000;
defparam \LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \LessThan3~11 (
// Equation(s):
// \LessThan3~11_combout  = ( Min[13] & ( Buffer[13] & ( (!Min[14] & !Buffer[14]) ) ) ) # ( !Min[13] & ( Buffer[13] & ( (!Min[14] & ((!Buffer[14]) # ((!Min[12] & !Buffer[12])))) # (Min[14] & (!Min[12] & (!Buffer[12] & !Buffer[14]))) ) ) ) # ( Min[13] & ( 
// !Buffer[13] & ( (!Min[14] & ((!Buffer[14]) # ((!Min[12] & !Buffer[12])))) # (Min[14] & (!Min[12] & (!Buffer[12] & !Buffer[14]))) ) ) ) # ( !Min[13] & ( !Buffer[13] & ( (!Min[14]) # (!Buffer[14]) ) ) )

	.dataa(!Min[14]),
	.datab(!Min[12]),
	.datac(!Buffer[12]),
	.datad(!Buffer[14]),
	.datae(!Min[13]),
	.dataf(!Buffer[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~11 .extended_lut = "off";
defparam \LessThan3~11 .lut_mask = 64'hFFAAEA80EA80AA00;
defparam \LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \LessThan3~12 (
// Equation(s):
// \LessThan3~12_combout  = ( Min[10] & ( !\LessThan3~11_combout  & ( ((!\LessThan3~0_combout ) # (Buffer[11])) # (Min[11]) ) ) ) # ( !Min[10] & ( !\LessThan3~11_combout  & ( (!\LessThan3~0_combout ) # ((!Buffer[10] & (Min[11] & Buffer[11])) # (Buffer[10] & 
// ((Buffer[11]) # (Min[11])))) ) ) )

	.dataa(!Buffer[10]),
	.datab(!Min[11]),
	.datac(!\LessThan3~0_combout ),
	.datad(!Buffer[11]),
	.datae(!Min[10]),
	.dataf(!\LessThan3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~12 .extended_lut = "off";
defparam \LessThan3~12 .lut_mask = 64'hF1F7F3FF00000000;
defparam \LessThan3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \LessThan3~13 (
// Equation(s):
// \LessThan3~13_combout  = ( Min[8] & ( \LessThan3~12_combout  & ( ((!\LessThan3~1_combout ) # (Min[9])) # (Buffer[9]) ) ) ) # ( !Min[8] & ( \LessThan3~12_combout  & ( (!\LessThan3~1_combout ) # ((!Buffer[9] & (Buffer[8] & Min[9])) # (Buffer[9] & ((Min[9]) 
// # (Buffer[8])))) ) ) )

	.dataa(!Buffer[9]),
	.datab(!\LessThan3~1_combout ),
	.datac(!Buffer[8]),
	.datad(!Min[9]),
	.datae(!Min[8]),
	.dataf(!\LessThan3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~13 .extended_lut = "off";
defparam \LessThan3~13 .lut_mask = 64'h00000000CDDFDDFF;
defparam \LessThan3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \Min[10]~1 (
// Equation(s):
// \Min[10]~1_combout  = ( \LessThan3~10_combout  & ( \LessThan3~13_combout  & ( (!\reset_n~input_o ) # ((\State.S1~q  & ((!Buffer[15]) # (!Min[15])))) ) ) ) # ( !\LessThan3~10_combout  & ( \LessThan3~13_combout  & ( (!\reset_n~input_o ) # ((\State.S1~q  & 
// (!Buffer[15] & !Min[15]))) ) ) ) # ( \LessThan3~10_combout  & ( !\LessThan3~13_combout  & ( (!\reset_n~input_o ) # ((\State.S1~q  & ((!Buffer[15]) # (!Min[15])))) ) ) ) # ( !\LessThan3~10_combout  & ( !\LessThan3~13_combout  & ( (!\reset_n~input_o ) # 
// ((\State.S1~q  & ((!Buffer[15]) # (!Min[15])))) ) ) )

	.dataa(!\State.S1~q ),
	.datab(!Buffer[15]),
	.datac(!Min[15]),
	.datad(!\reset_n~input_o ),
	.datae(!\LessThan3~10_combout ),
	.dataf(!\LessThan3~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[10]~1 .extended_lut = "off";
defparam \Min[10]~1 .lut_mask = 64'hFF54FF54FF40FF54;
defparam \Min[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N56
dffeas \Min[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Min[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Min[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Min[0] .is_wysiwyg = "true";
defparam \Min[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \Min[0]~_wirecell (
// Equation(s):
// \Min[0]~_wirecell_combout  = ( !Min[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Min[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[0]~_wirecell .extended_lut = "off";
defparam \Min[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \Min[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \Max[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[15] .is_wysiwyg = "true";
defparam \Max[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N26
dffeas \Max[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[9] .is_wysiwyg = "true";
defparam \Max[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \Max[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[8] .is_wysiwyg = "true";
defparam \Max[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N47
dffeas \Max[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[10] .is_wysiwyg = "true";
defparam \Max[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \Max[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[11] .is_wysiwyg = "true";
defparam \Max[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N35
dffeas \Max[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[14] .is_wysiwyg = "true";
defparam \Max[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N14
dffeas \Max[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[12] .is_wysiwyg = "true";
defparam \Max[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N29
dffeas \Max[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[13] .is_wysiwyg = "true";
defparam \Max[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( Max[13] & ( Buffer[14] & ( (Max[14] & (Buffer[13] & (!Max[12] $ (Buffer[12])))) ) ) ) # ( !Max[13] & ( Buffer[14] & ( (Max[14] & (!Buffer[13] & (!Max[12] $ (Buffer[12])))) ) ) ) # ( Max[13] & ( !Buffer[14] & ( (!Max[14] & 
// (Buffer[13] & (!Max[12] $ (Buffer[12])))) ) ) ) # ( !Max[13] & ( !Buffer[14] & ( (!Max[14] & (!Buffer[13] & (!Max[12] $ (Buffer[12])))) ) ) )

	.dataa(!Max[14]),
	.datab(!Max[12]),
	.datac(!Buffer[13]),
	.datad(!Buffer[12]),
	.datae(!Max[13]),
	.dataf(!Buffer[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h8020080240100401;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = ( \LessThan4~0_combout  & ( (!Buffer[10] & (!Max[10] & (!Buffer[11] $ (Max[11])))) # (Buffer[10] & (Max[10] & (!Buffer[11] $ (Max[11])))) ) )

	.dataa(!Buffer[10]),
	.datab(!Max[10]),
	.datac(!Buffer[11]),
	.datad(!Max[11]),
	.datae(gnd),
	.dataf(!\LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~1 .extended_lut = "off";
defparam \LessThan4~1 .lut_mask = 64'h0000000090099009;
defparam \LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \LessThan4~11 (
// Equation(s):
// \LessThan4~11_combout  = ( Max[13] & ( Buffer[14] & ( (!Max[14]) # ((!Max[12] & (Buffer[13] & Buffer[12]))) ) ) ) # ( !Max[13] & ( Buffer[14] & ( (!Max[14]) # (((!Max[12] & Buffer[12])) # (Buffer[13])) ) ) ) # ( Max[13] & ( !Buffer[14] & ( (!Max[14] & 
// (!Max[12] & (Buffer[13] & Buffer[12]))) ) ) ) # ( !Max[13] & ( !Buffer[14] & ( (!Max[14] & (((!Max[12] & Buffer[12])) # (Buffer[13]))) ) ) )

	.dataa(!Max[14]),
	.datab(!Max[12]),
	.datac(!Buffer[13]),
	.datad(!Buffer[12]),
	.datae(!Max[13]),
	.dataf(!Buffer[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~11 .extended_lut = "off";
defparam \LessThan4~11 .lut_mask = 64'h0A8A0008AFEFAAAE;
defparam \LessThan4~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \LessThan4~12 (
// Equation(s):
// \LessThan4~12_combout  = ( !\LessThan4~11_combout  & ( \LessThan4~0_combout  & ( (!Buffer[11] & ((!Buffer[10]) # ((Max[10]) # (Max[11])))) # (Buffer[11] & (Max[11] & ((!Buffer[10]) # (Max[10])))) ) ) ) # ( !\LessThan4~11_combout  & ( !\LessThan4~0_combout 
//  ) )

	.dataa(!Buffer[10]),
	.datab(!Buffer[11]),
	.datac(!Max[11]),
	.datad(!Max[10]),
	.datae(!\LessThan4~11_combout ),
	.dataf(!\LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~12 .extended_lut = "off";
defparam \LessThan4~12 .lut_mask = 64'hFFFF00008ECF0000;
defparam \LessThan4~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \LessThan4~13 (
// Equation(s):
// \LessThan4~13_combout  = ( \LessThan4~1_combout  & ( \LessThan4~12_combout  & ( (!Max[9] & (!Buffer[9] & ((!Buffer[8]) # (Max[8])))) # (Max[9] & ((!Buffer[8]) # ((!Buffer[9]) # (Max[8])))) ) ) ) # ( !\LessThan4~1_combout  & ( \LessThan4~12_combout  ) )

	.dataa(!Max[9]),
	.datab(!Buffer[8]),
	.datac(!Buffer[9]),
	.datad(!Max[8]),
	.datae(!\LessThan4~1_combout ),
	.dataf(!\LessThan4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~13 .extended_lut = "off";
defparam \LessThan4~13 .lut_mask = 64'h00000000FFFFD4F5;
defparam \LessThan4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N5
dffeas \Max[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[3] .is_wysiwyg = "true";
defparam \Max[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N59
dffeas \Max[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[1] .is_wysiwyg = "true";
defparam \Max[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = ( Max[1] & ( Buffer[1] & ( (Buffer[0] & !Max[0]) ) ) ) # ( !Max[1] & ( Buffer[1] ) ) # ( !Max[1] & ( !Buffer[1] & ( (Buffer[0] & !Max[0]) ) ) )

	.dataa(gnd),
	.datab(!Buffer[0]),
	.datac(!Max[0]),
	.datad(gnd),
	.datae(!Max[1]),
	.dataf(!Buffer[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~4 .extended_lut = "off";
defparam \LessThan4~4 .lut_mask = 64'h30300000FFFF3030;
defparam \LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N50
dffeas \Max[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[2] .is_wysiwyg = "true";
defparam \Max[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = ( Max[2] & ( (!Buffer[3] & (Buffer[2] & (!Max[3] & \LessThan4~4_combout ))) # (Buffer[3] & ((!Max[3]) # ((Buffer[2] & \LessThan4~4_combout )))) ) ) # ( !Max[2] & ( (!Buffer[3] & (!Max[3] & ((\LessThan4~4_combout ) # (Buffer[2])))) 
// # (Buffer[3] & (((!Max[3]) # (\LessThan4~4_combout )) # (Buffer[2]))) ) )

	.dataa(!Buffer[3]),
	.datab(!Buffer[2]),
	.datac(!Max[3]),
	.datad(!\LessThan4~4_combout ),
	.datae(gnd),
	.dataf(!Max[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~5 .extended_lut = "off";
defparam \LessThan4~5 .lut_mask = 64'h71F571F550715071;
defparam \LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = ( Buffer[9] & ( !Max[9] ) ) # ( !Buffer[9] & ( Max[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!Max[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Buffer[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~2 .extended_lut = "off";
defparam \LessThan4~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = ( Max[8] & ( !Buffer[8] ) ) # ( !Max[8] & ( Buffer[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Buffer[8]),
	.datae(gnd),
	.dataf(!Max[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~3 .extended_lut = "off";
defparam \LessThan4~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N41
dffeas \Max[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[4] .is_wysiwyg = "true";
defparam \Max[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N11
dffeas \Max[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[5] .is_wysiwyg = "true";
defparam \Max[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N7
dffeas \Max[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[6] .is_wysiwyg = "true";
defparam \Max[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N16
dffeas \Max[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[7] .is_wysiwyg = "true";
defparam \Max[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = ( Max[7] & ( (Buffer[7] & (!Buffer[6] $ (Max[6]))) ) ) # ( !Max[7] & ( (!Buffer[7] & (!Buffer[6] $ (Max[6]))) ) )

	.dataa(gnd),
	.datab(!Buffer[6]),
	.datac(!Max[6]),
	.datad(!Buffer[7]),
	.datae(gnd),
	.dataf(!Max[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~6 .extended_lut = "off";
defparam \LessThan4~6 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_combout  = ( \LessThan4~6_combout  & ( (!Buffer[4] & (!Max[4] & (!Buffer[5] $ (Max[5])))) # (Buffer[4] & (Max[4] & (!Buffer[5] $ (Max[5])))) ) )

	.dataa(!Buffer[4]),
	.datab(!Buffer[5]),
	.datac(!Max[4]),
	.datad(!Max[5]),
	.datae(gnd),
	.dataf(!\LessThan4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~7 .extended_lut = "off";
defparam \LessThan4~7 .lut_mask = 64'h0000000084218421;
defparam \LessThan4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \LessThan4~8 (
// Equation(s):
// \LessThan4~8_combout  = ( Max[7] & ( (Buffer[6] & (!Max[6] & Buffer[7])) ) ) # ( !Max[7] & ( ((Buffer[6] & !Max[6])) # (Buffer[7]) ) )

	.dataa(gnd),
	.datab(!Buffer[6]),
	.datac(!Max[6]),
	.datad(!Buffer[7]),
	.datae(gnd),
	.dataf(!Max[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~8 .extended_lut = "off";
defparam \LessThan4~8 .lut_mask = 64'h30FF30FF00300030;
defparam \LessThan4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_combout  = ( Buffer[4] & ( \LessThan4~6_combout  & ( (!\LessThan4~8_combout  & ((!Max[5] & (Max[4] & !Buffer[5])) # (Max[5] & ((!Buffer[5]) # (Max[4]))))) ) ) ) # ( !Buffer[4] & ( \LessThan4~6_combout  & ( (!\LessThan4~8_combout  & 
// ((!Buffer[5]) # (Max[5]))) ) ) ) # ( Buffer[4] & ( !\LessThan4~6_combout  & ( !\LessThan4~8_combout  ) ) ) # ( !Buffer[4] & ( !\LessThan4~6_combout  & ( !\LessThan4~8_combout  ) ) )

	.dataa(!Max[5]),
	.datab(!Max[4]),
	.datac(!Buffer[5]),
	.datad(!\LessThan4~8_combout ),
	.datae(!Buffer[4]),
	.dataf(!\LessThan4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~9 .extended_lut = "off";
defparam \LessThan4~9 .lut_mask = 64'hFF00FF00F5007100;
defparam \LessThan4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \LessThan4~10 (
// Equation(s):
// \LessThan4~10_combout  = ( \LessThan4~7_combout  & ( \LessThan4~9_combout  & ( (\LessThan4~5_combout  & (!\LessThan4~2_combout  & (\LessThan4~1_combout  & !\LessThan4~3_combout ))) ) ) ) # ( \LessThan4~7_combout  & ( !\LessThan4~9_combout  & ( 
// (!\LessThan4~2_combout  & (\LessThan4~1_combout  & !\LessThan4~3_combout )) ) ) ) # ( !\LessThan4~7_combout  & ( !\LessThan4~9_combout  & ( (!\LessThan4~2_combout  & (\LessThan4~1_combout  & !\LessThan4~3_combout )) ) ) )

	.dataa(!\LessThan4~5_combout ),
	.datab(!\LessThan4~2_combout ),
	.datac(!\LessThan4~1_combout ),
	.datad(!\LessThan4~3_combout ),
	.datae(!\LessThan4~7_combout ),
	.dataf(!\LessThan4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~10 .extended_lut = "off";
defparam \LessThan4~10 .lut_mask = 64'h0C000C0000000400;
defparam \LessThan4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \Max[10]~0 (
// Equation(s):
// \Max[10]~0_combout  = ( \LessThan4~13_combout  & ( \LessThan4~10_combout  & ( (!\reset_n~input_o ) # ((\State.S1~q  & ((!Max[15]) # (Buffer[15])))) ) ) ) # ( !\LessThan4~13_combout  & ( \LessThan4~10_combout  & ( (!\reset_n~input_o ) # ((\State.S1~q  & 
// ((!Max[15]) # (Buffer[15])))) ) ) ) # ( \LessThan4~13_combout  & ( !\LessThan4~10_combout  & ( (!\reset_n~input_o ) # ((!Max[15] & (Buffer[15] & \State.S1~q ))) ) ) ) # ( !\LessThan4~13_combout  & ( !\LessThan4~10_combout  & ( (!\reset_n~input_o ) # 
// ((\State.S1~q  & ((!Max[15]) # (Buffer[15])))) ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!Max[15]),
	.datac(!Buffer[15]),
	.datad(!\State.S1~q ),
	.datae(!\LessThan4~13_combout ),
	.dataf(!\LessThan4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Max[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Max[10]~0 .extended_lut = "off";
defparam \Max[10]~0 .lut_mask = 64'hAAEFAAAEAAEFAAEF;
defparam \Max[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N53
dffeas \Max[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(Buffer[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\Max[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Max[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Max[0] .is_wysiwyg = "true";
defparam \Max[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \writedata[15]~0 (
// Equation(s):
// \writedata[15]~0_combout  = ( W_count[1] ) # ( !W_count[1] & ( !\reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!W_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata[15]~0 .extended_lut = "off";
defparam \writedata[15]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \writedata[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N1
dffeas \writedata[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[0]~_wirecell_combout ),
	.asdata(Max[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[0]~reg0 .is_wysiwyg = "true";
defparam \writedata[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N3
cyclonev_lcell_comb \Min[1]~_wirecell (
// Equation(s):
// \Min[1]~_wirecell_combout  = !Min[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[1]~_wirecell .extended_lut = "off";
defparam \Min[1]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N4
dffeas \writedata[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[1]~_wirecell_combout ),
	.asdata(Max[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[1]~reg0 .is_wysiwyg = "true";
defparam \writedata[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \Min[2]~_wirecell (
// Equation(s):
// \Min[2]~_wirecell_combout  = !Min[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[2]~_wirecell .extended_lut = "off";
defparam \Min[2]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N37
dffeas \writedata[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[2]~_wirecell_combout ),
	.asdata(Max[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[2]~reg0 .is_wysiwyg = "true";
defparam \writedata[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N21
cyclonev_lcell_comb \Min[3]~_wirecell (
// Equation(s):
// \Min[3]~_wirecell_combout  = !Min[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[3]~_wirecell .extended_lut = "off";
defparam \Min[3]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N22
dffeas \writedata[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[3]~_wirecell_combout ),
	.asdata(Max[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[3]~reg0 .is_wysiwyg = "true";
defparam \writedata[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \Min[4]~_wirecell (
// Equation(s):
// \Min[4]~_wirecell_combout  = ( !Min[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Min[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[4]~_wirecell .extended_lut = "off";
defparam \Min[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \Min[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \writedata[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[4]~_wirecell_combout ),
	.asdata(Max[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[4]~reg0 .is_wysiwyg = "true";
defparam \writedata[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N39
cyclonev_lcell_comb \Min[5]~_wirecell (
// Equation(s):
// \Min[5]~_wirecell_combout  = !Min[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[5]~_wirecell .extended_lut = "off";
defparam \Min[5]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N40
dffeas \writedata[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[5]~_wirecell_combout ),
	.asdata(Max[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[5]~reg0 .is_wysiwyg = "true";
defparam \writedata[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \Min[6]~_wirecell (
// Equation(s):
// \Min[6]~_wirecell_combout  = !Min[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[6]~_wirecell .extended_lut = "off";
defparam \Min[6]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N1
dffeas \writedata[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[6]~_wirecell_combout ),
	.asdata(Max[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[6]~reg0 .is_wysiwyg = "true";
defparam \writedata[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \Min[7]~_wirecell (
// Equation(s):
// \Min[7]~_wirecell_combout  = !Min[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[7]~_wirecell .extended_lut = "off";
defparam \Min[7]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N4
dffeas \writedata[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[7]~_wirecell_combout ),
	.asdata(Max[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[7]~reg0 .is_wysiwyg = "true";
defparam \writedata[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N48
cyclonev_lcell_comb \Min[8]~_wirecell (
// Equation(s):
// \Min[8]~_wirecell_combout  = !Min[8]

	.dataa(gnd),
	.datab(!Min[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[8]~_wirecell .extended_lut = "off";
defparam \Min[8]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \Min[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N49
dffeas \writedata[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[8]~_wirecell_combout ),
	.asdata(Max[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[8]~reg0 .is_wysiwyg = "true";
defparam \writedata[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N51
cyclonev_lcell_comb \Min[9]~_wirecell (
// Equation(s):
// \Min[9]~_wirecell_combout  = ( !Min[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Min[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[9]~_wirecell .extended_lut = "off";
defparam \Min[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \Min[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N53
dffeas \writedata[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[9]~_wirecell_combout ),
	.asdata(Max[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[9]~reg0 .is_wysiwyg = "true";
defparam \writedata[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \Min[10]~_wirecell (
// Equation(s):
// \Min[10]~_wirecell_combout  = !Min[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[10]~_wirecell .extended_lut = "off";
defparam \Min[10]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N46
dffeas \writedata[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[10]~_wirecell_combout ),
	.asdata(Max[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[10]~reg0 .is_wysiwyg = "true";
defparam \writedata[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N9
cyclonev_lcell_comb \Min[11]~_wirecell (
// Equation(s):
// \Min[11]~_wirecell_combout  = !Min[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[11]~_wirecell .extended_lut = "off";
defparam \Min[11]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N10
dffeas \writedata[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[11]~_wirecell_combout ),
	.asdata(Max[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[11]~reg0 .is_wysiwyg = "true";
defparam \writedata[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \Min[12]~_wirecell (
// Equation(s):
// \Min[12]~_wirecell_combout  = !Min[12]

	.dataa(gnd),
	.datab(!Min[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[12]~_wirecell .extended_lut = "off";
defparam \Min[12]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \Min[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N43
dffeas \writedata[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[12]~_wirecell_combout ),
	.asdata(Max[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[12]~reg0 .is_wysiwyg = "true";
defparam \writedata[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N6
cyclonev_lcell_comb \Min[13]~_wirecell (
// Equation(s):
// \Min[13]~_wirecell_combout  = !Min[13]

	.dataa(gnd),
	.datab(!Min[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[13]~_wirecell .extended_lut = "off";
defparam \Min[13]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \Min[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N8
dffeas \writedata[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[13]~_wirecell_combout ),
	.asdata(Max[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[13]~reg0 .is_wysiwyg = "true";
defparam \writedata[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N24
cyclonev_lcell_comb \Min[14]~_wirecell (
// Equation(s):
// \Min[14]~_wirecell_combout  = !Min[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Min[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[14]~_wirecell .extended_lut = "off";
defparam \Min[14]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Min[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N25
dffeas \writedata[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[14]~_wirecell_combout ),
	.asdata(Max[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[14]~reg0 .is_wysiwyg = "true";
defparam \writedata[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N27
cyclonev_lcell_comb \Min[15]~_wirecell (
// Equation(s):
// \Min[15]~_wirecell_combout  = ( !Min[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Min[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Min[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Min[15]~_wirecell .extended_lut = "off";
defparam \Min[15]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \Min[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N28
dffeas \writedata[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Min[15]~_wirecell_combout ),
	.asdata(Max[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata[15]~0_combout ),
	.sload(\LessThan1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata[15]~reg0 .is_wysiwyg = "true";
defparam \writedata[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
