Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/FloatingPointMultiplier/FloatingPointMulExe_tb_isim_beh.exe -prj D:/FloatingPointMultiplier/FloatingPointMulExe_tb_beh.prj work.FloatingPointMulExe_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/FloatingPointMultiplier/FullAdder.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/Counter4to2.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/Selector3.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/Selector2.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/Selector1.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/ResultGen.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/PartialProGen.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/HalfAdder.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/CSA17bit.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/CSA16bit.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/R4BoothMultiplier.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/ComSum_8bits.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/FloatingPointMulExe.vhd" into library work
Parsing VHDL file "D:/FloatingPointMultiplier/FloatingPointMulExe_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture behavioral of entity PartialProGen [partialprogen_default]
Compiling architecture behavioral of entity HalfAdder [halfadder_default]
Compiling architecture behavioral of entity FullAdder [fulladder_default]
Compiling architecture behavioral of entity Counter4to2 [counter4to2_default]
Compiling architecture behavioral of entity CSA17bit [csa17bit_default]
Compiling architecture behavioral of entity CSA16bit [csa16bit_default]
Compiling architecture behavioral of entity R4BoothMultiplier [r4boothmultiplier_default]
Compiling architecture behavioral of entity ResultGen [resultgen_default]
Compiling architecture behavioral of entity Selector1 [selector1_default]
Compiling architecture behavioral of entity Selector2 [selector2_default]
Compiling architecture behavioral of entity Selector3 [selector3_default]
Compiling architecture behavioral of entity ConSum_8bits [consum_8bits_default]
Compiling architecture behavioral of entity FloatingPointMulExe [floatingpointmulexe_default]
Compiling architecture behavior of entity floatingpointmulexe_tb
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable D:/FloatingPointMultiplier/FloatingPointMulExe_tb_isim_beh.exe
Fuse Memory Usage: 35260 KB
Fuse CPU Usage: 1859 ms
