#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd34090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd3df50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd265f0 .functor NOT 1, L_0xd78500, C4<0>, C4<0>, C4<0>;
L_0xd78210 .functor XOR 2, L_0xd78020, L_0xd78170, C4<00>, C4<00>;
L_0xd783f0 .functor XOR 2, L_0xd78210, L_0xd78320, C4<00>, C4<00>;
v0xd75d60_0 .net *"_ivl_10", 1 0, L_0xd78320;  1 drivers
v0xd75e60_0 .net *"_ivl_12", 1 0, L_0xd783f0;  1 drivers
v0xd75f40_0 .net *"_ivl_2", 1 0, L_0xd77f60;  1 drivers
v0xd76000_0 .net *"_ivl_4", 1 0, L_0xd78020;  1 drivers
v0xd760e0_0 .net *"_ivl_6", 1 0, L_0xd78170;  1 drivers
v0xd76210_0 .net *"_ivl_8", 1 0, L_0xd78210;  1 drivers
v0xd762f0_0 .net "a", 0 0, v0xd74930_0;  1 drivers
v0xd76390_0 .net "b", 0 0, v0xd749d0_0;  1 drivers
v0xd76430_0 .net "c", 0 0, v0xd74a70_0;  1 drivers
v0xd76560_0 .var "clk", 0 0;
v0xd76600_0 .net "d", 0 0, v0xd74bb0_0;  1 drivers
v0xd766a0_0 .net "out_pos_dut", 0 0, v0xd75730_0;  1 drivers
v0xd76740_0 .net "out_pos_ref", 0 0, L_0xd77db0;  1 drivers
v0xd767e0_0 .net "out_sop_dut", 0 0, v0xd75820_0;  1 drivers
v0xd76880_0 .net "out_sop_ref", 0 0, L_0xd4ee40;  1 drivers
v0xd76950_0 .var/2u "stats1", 223 0;
v0xd769f0_0 .var/2u "strobe", 0 0;
v0xd76ba0_0 .net "tb_match", 0 0, L_0xd78500;  1 drivers
v0xd76c70_0 .net "tb_mismatch", 0 0, L_0xd265f0;  1 drivers
v0xd76d10_0 .net "wavedrom_enable", 0 0, v0xd74e80_0;  1 drivers
v0xd76de0_0 .net "wavedrom_title", 511 0, v0xd74f20_0;  1 drivers
L_0xd77f60 .concat [ 1 1 0 0], L_0xd77db0, L_0xd4ee40;
L_0xd78020 .concat [ 1 1 0 0], L_0xd77db0, L_0xd4ee40;
L_0xd78170 .concat [ 1 1 0 0], v0xd75730_0, v0xd75820_0;
L_0xd78320 .concat [ 1 1 0 0], L_0xd77db0, L_0xd4ee40;
L_0xd78500 .cmp/eeq 2, L_0xd77f60, L_0xd783f0;
S_0xd3e0e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd3df50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd269d0 .functor AND 1, v0xd74a70_0, v0xd74bb0_0, C4<1>, C4<1>;
L_0xd26db0 .functor NOT 1, v0xd74930_0, C4<0>, C4<0>, C4<0>;
L_0xd27190 .functor NOT 1, v0xd749d0_0, C4<0>, C4<0>, C4<0>;
L_0xd27410 .functor AND 1, L_0xd26db0, L_0xd27190, C4<1>, C4<1>;
L_0xd3ec30 .functor AND 1, L_0xd27410, v0xd74a70_0, C4<1>, C4<1>;
L_0xd4ee40 .functor OR 1, L_0xd269d0, L_0xd3ec30, C4<0>, C4<0>;
L_0xd77230 .functor NOT 1, v0xd749d0_0, C4<0>, C4<0>, C4<0>;
L_0xd772a0 .functor OR 1, L_0xd77230, v0xd74bb0_0, C4<0>, C4<0>;
L_0xd773b0 .functor AND 1, v0xd74a70_0, L_0xd772a0, C4<1>, C4<1>;
L_0xd77470 .functor NOT 1, v0xd74930_0, C4<0>, C4<0>, C4<0>;
L_0xd77540 .functor OR 1, L_0xd77470, v0xd749d0_0, C4<0>, C4<0>;
L_0xd775b0 .functor AND 1, L_0xd773b0, L_0xd77540, C4<1>, C4<1>;
L_0xd77730 .functor NOT 1, v0xd749d0_0, C4<0>, C4<0>, C4<0>;
L_0xd777a0 .functor OR 1, L_0xd77730, v0xd74bb0_0, C4<0>, C4<0>;
L_0xd776c0 .functor AND 1, v0xd74a70_0, L_0xd777a0, C4<1>, C4<1>;
L_0xd77930 .functor NOT 1, v0xd74930_0, C4<0>, C4<0>, C4<0>;
L_0xd77a30 .functor OR 1, L_0xd77930, v0xd74bb0_0, C4<0>, C4<0>;
L_0xd77af0 .functor AND 1, L_0xd776c0, L_0xd77a30, C4<1>, C4<1>;
L_0xd77ca0 .functor XNOR 1, L_0xd775b0, L_0xd77af0, C4<0>, C4<0>;
v0xd25f20_0 .net *"_ivl_0", 0 0, L_0xd269d0;  1 drivers
v0xd26320_0 .net *"_ivl_12", 0 0, L_0xd77230;  1 drivers
v0xd26700_0 .net *"_ivl_14", 0 0, L_0xd772a0;  1 drivers
v0xd26ae0_0 .net *"_ivl_16", 0 0, L_0xd773b0;  1 drivers
v0xd26ec0_0 .net *"_ivl_18", 0 0, L_0xd77470;  1 drivers
v0xd272a0_0 .net *"_ivl_2", 0 0, L_0xd26db0;  1 drivers
v0xd27520_0 .net *"_ivl_20", 0 0, L_0xd77540;  1 drivers
v0xd72ea0_0 .net *"_ivl_24", 0 0, L_0xd77730;  1 drivers
v0xd72f80_0 .net *"_ivl_26", 0 0, L_0xd777a0;  1 drivers
v0xd73060_0 .net *"_ivl_28", 0 0, L_0xd776c0;  1 drivers
v0xd73140_0 .net *"_ivl_30", 0 0, L_0xd77930;  1 drivers
v0xd73220_0 .net *"_ivl_32", 0 0, L_0xd77a30;  1 drivers
v0xd73300_0 .net *"_ivl_36", 0 0, L_0xd77ca0;  1 drivers
L_0x7ffb735c1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd733c0_0 .net *"_ivl_38", 0 0, L_0x7ffb735c1018;  1 drivers
v0xd734a0_0 .net *"_ivl_4", 0 0, L_0xd27190;  1 drivers
v0xd73580_0 .net *"_ivl_6", 0 0, L_0xd27410;  1 drivers
v0xd73660_0 .net *"_ivl_8", 0 0, L_0xd3ec30;  1 drivers
v0xd73740_0 .net "a", 0 0, v0xd74930_0;  alias, 1 drivers
v0xd73800_0 .net "b", 0 0, v0xd749d0_0;  alias, 1 drivers
v0xd738c0_0 .net "c", 0 0, v0xd74a70_0;  alias, 1 drivers
v0xd73980_0 .net "d", 0 0, v0xd74bb0_0;  alias, 1 drivers
v0xd73a40_0 .net "out_pos", 0 0, L_0xd77db0;  alias, 1 drivers
v0xd73b00_0 .net "out_sop", 0 0, L_0xd4ee40;  alias, 1 drivers
v0xd73bc0_0 .net "pos0", 0 0, L_0xd775b0;  1 drivers
v0xd73c80_0 .net "pos1", 0 0, L_0xd77af0;  1 drivers
L_0xd77db0 .functor MUXZ 1, L_0x7ffb735c1018, L_0xd775b0, L_0xd77ca0, C4<>;
S_0xd73e00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd3df50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd74930_0 .var "a", 0 0;
v0xd749d0_0 .var "b", 0 0;
v0xd74a70_0 .var "c", 0 0;
v0xd74b10_0 .net "clk", 0 0, v0xd76560_0;  1 drivers
v0xd74bb0_0 .var "d", 0 0;
v0xd74ca0_0 .var/2u "fail", 0 0;
v0xd74d40_0 .var/2u "fail1", 0 0;
v0xd74de0_0 .net "tb_match", 0 0, L_0xd78500;  alias, 1 drivers
v0xd74e80_0 .var "wavedrom_enable", 0 0;
v0xd74f20_0 .var "wavedrom_title", 511 0;
E_0xd327b0/0 .event negedge, v0xd74b10_0;
E_0xd327b0/1 .event posedge, v0xd74b10_0;
E_0xd327b0 .event/or E_0xd327b0/0, E_0xd327b0/1;
S_0xd74130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd73e00;
 .timescale -12 -12;
v0xd74370_0 .var/2s "i", 31 0;
E_0xd32650 .event posedge, v0xd74b10_0;
S_0xd74470 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd73e00;
 .timescale -12 -12;
v0xd74670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd74750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd73e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd75100 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd3df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0xd75330_0 .net "a", 0 0, v0xd74930_0;  alias, 1 drivers
v0xd75440_0 .net "b", 0 0, v0xd749d0_0;  alias, 1 drivers
v0xd75550_0 .net "c", 0 0, v0xd74a70_0;  alias, 1 drivers
v0xd75640_0 .net "d", 0 0, v0xd74bb0_0;  alias, 1 drivers
v0xd75730_0 .var "out_pos", 0 0;
v0xd75820_0 .var "out_sop", 0 0;
v0xd758c0_0 .var "pos0", 0 0;
v0xd75980_0 .var "pos1", 0 0;
E_0xd552f0/0 .event anyedge, v0xd738c0_0, v0xd73800_0, v0xd73980_0, v0xd73740_0;
E_0xd552f0/1 .event anyedge, v0xd758c0_0, v0xd75980_0;
E_0xd552f0 .event/or E_0xd552f0/0, E_0xd552f0/1;
E_0xd55610 .event anyedge, v0xd738c0_0, v0xd73980_0, v0xd73740_0, v0xd73800_0;
S_0xd75b40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd3df50;
 .timescale -12 -12;
E_0xd1b9f0 .event anyedge, v0xd769f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd769f0_0;
    %nor/r;
    %assign/vec4 v0xd769f0_0, 0;
    %wait E_0xd1b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd73e00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd74ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd74d40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd73e00;
T_4 ;
    %wait E_0xd327b0;
    %load/vec4 v0xd74de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd74ca0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd73e00;
T_5 ;
    %wait E_0xd32650;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %wait E_0xd32650;
    %load/vec4 v0xd74ca0_0;
    %store/vec4 v0xd74d40_0, 0, 1;
    %fork t_1, S_0xd74130;
    %jmp t_0;
    .scope S_0xd74130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd74370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd74370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd32650;
    %load/vec4 v0xd74370_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd74370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd74370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd73e00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd327b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd74bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd749d0_0, 0;
    %assign/vec4 v0xd74930_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd74ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd74d40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd75100;
T_6 ;
    %wait E_0xd55610;
    %load/vec4 v0xd75550_0;
    %load/vec4 v0xd75640_0;
    %and;
    %load/vec4 v0xd75330_0;
    %inv;
    %load/vec4 v0xd75440_0;
    %inv;
    %and;
    %load/vec4 v0xd75550_0;
    %and;
    %or;
    %store/vec4 v0xd75820_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xd75100;
T_7 ;
    %wait E_0xd552f0;
    %load/vec4 v0xd75550_0;
    %load/vec4 v0xd75440_0;
    %inv;
    %load/vec4 v0xd75640_0;
    %or;
    %and;
    %load/vec4 v0xd75330_0;
    %inv;
    %load/vec4 v0xd75440_0;
    %or;
    %and;
    %store/vec4 v0xd758c0_0, 0, 1;
    %load/vec4 v0xd75330_0;
    %inv;
    %load/vec4 v0xd75640_0;
    %or;
    %load/vec4 v0xd75550_0;
    %and;
    %store/vec4 v0xd75980_0, 0, 1;
    %load/vec4 v0xd758c0_0;
    %load/vec4 v0xd75980_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0xd758c0_0;
    %store/vec4 v0xd75730_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xd75730_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xd3df50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd76560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd769f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xd3df50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xd76560_0;
    %inv;
    %store/vec4 v0xd76560_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xd3df50;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd74b10_0, v0xd76c70_0, v0xd762f0_0, v0xd76390_0, v0xd76430_0, v0xd76600_0, v0xd76880_0, v0xd767e0_0, v0xd76740_0, v0xd766a0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xd3df50;
T_11 ;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd76950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xd3df50;
T_12 ;
    %wait E_0xd327b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd76950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
    %load/vec4 v0xd76ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd76950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xd76880_0;
    %load/vec4 v0xd76880_0;
    %load/vec4 v0xd767e0_0;
    %xor;
    %load/vec4 v0xd76880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xd76740_0;
    %load/vec4 v0xd76740_0;
    %load/vec4 v0xd766a0_0;
    %xor;
    %load/vec4 v0xd76740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xd76950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76950_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter9/response4/top_module.sv";
