===== Simulator configuration =====
BLOCKSIZE:		 32
L1_SIZE:		 1024
L1_ASSOC:		 4
L2_SIZE:		 8192
L2_ASSOC:		 8
REPLACEMENT POLICY:	 LRU
INCLUSION PROPERTY:	 non-inclusive
trace_file:		 ./traces/gcc_trace.txt
===== L1 contents =====
Set 	0:		40051a D  400314    7b0339 D  400013    
Set 	1:		400013    4002a6 D  40051a D  400382 D  
Set 	2:		400446 D  400013    400482    40051a D  
Set 	3:		400357    400358 D  400013    400314    
Set 	4:		4001f2    40031f D  4002f4 D  40031e D  
Set 	5:		400314    4001f4    400012    4002f4    
Set 	6:		400012    4001f2    400275    40051a    
Set 	7:		400012    4003f1 D  400519 D  400358    
===== L2 contents =====
Set 	0:		100158 D  100146 D  1000fa D  1000bd D  1000cc D  100147 D  1000c5    100157 D  
Set 	1:		100147 D  100146 D  10014c D  1000cc D  10014e D  1000da D  100154 D  1000fc D  
Set 	2:		1000c5    100147 D  100146 D  100151 D  1000c6    100154 D  1000cc D  100158 D  
Set 	3:		1000c5    1000bd D  100146 D  1000d6    100151 D  100147 D  1000d8 D  100158 D  
Set 	4:		100158 D  100147 D  100151 D  10007c    1000d6 D  100146 D  1000bd D  1000c5    
Set 	5:		100146 D  1000bd    1000d9 D  10007d    1000c5    100147 D  100157 D  100158 D  
Set 	6:		1000d9 D  100146 D  1000f2 D  100157 D  1000d6 D  1000c5    100158 D  1000de D  
Set 	7:		1000fb D  10007d    100146 D  100157 D  100158 D  1000bd    1000d9 D  1000d6    
Set 	8:		1000d9 D  1000fe D  10007d    100157 D  100146 D  1000d5    1ec0ce D  100158 D  
Set 	9:		100146 D  1000d5    10007d    10014d D  100158 D  100153 D  1ec0ce D  1000d9 D  
Set 	10:		1000d9 D  10010a D  10007d    1000fe D  1000d5    100146 D  100158 D  1000d7    
Set 	11:		10010a D  1ec0ce D  100158 D  100153 D  10009d    1000d5    100151 D  100146 D  
Set 	12:		1000fa D  1000f9    10009d    100158 D  100146 D  1000d5    1000c5 D  10007c    
Set 	13:		1000d9 D  100146 D  100145 D  1000ff D  100157 D  100158 D  10009d    100111 D  
Set 	14:		10009d    1000d9 D  100145 D  100158 D  1000d4 D  100146 D  100157 D  1000e8 D  
Set 	15:		100157 D  100111 D  10009d    100145 D  100158 D  100146    1000fc D  100156 D  
Set 	16:		1ec0ce D  1000d5    100146 D  100145 D  100158 D  100111 D  1000e8 D  1000e7    
Set 	17:		100158 D  1000e8 D  10009d    100146 D  1000e0    1000a9 D  10007d    100152 D  
Set 	18:		1000e0 D  1000fb D  1000fe D  100120    100111 D  1000a4    10009d    100146 D  
Set 	19:		1000fe D  1000e0 D  100152 D  100145 D  100158 D  1000de D  100146 D  100157 D  
Set 	20:		10011f    100158 D  1000a4    10007c    1000c7 D  100146 D  1000b4 D  1000d6 D  
Set 	21:		100004    100145 D  1000d6 D  100156 D  100157 D  100146 D  1000c7 D  10011f    
Set 	22:		100146 D  100111 D  1000ff D  100004    1000d6 D  10007c    10011f    100145 D  
Set 	23:		100004    10011f    100146 D  1000a4    1000dd D  1000d7 D  100145 D  1000bd D  
Set 	24:		100004    10011f    1000dd D  1000bd D  1000a4    100146 D  1000fb D  10007c    
Set 	25:		1000bd D  1000fe D  10014d D  100146 D  100004    10007c    10014c D  10011f    
Set 	26:		10007b    100145 D  1000d5 D  100004    100152 D  1000c7 D  100146 D  10011f    
Set 	27:		100157 D  1000c6 D  1000d5    10011f    100145 D  100156 D  100004    100146 D  
Set 	28:		100146 D  1000d7 D  1000d6 D  1000d5    1000c6 D  1000c4 D  10011f    1000c7    
Set 	29:		1000e8 D  100146 D  1000c6 D  1000d9 D  1000d5 D  1000fa D  100145 D  1000d7 D  
Set 	30:		100146 D  1000fa D  1000d9 D  1000d6 D  1000d3 D  1000fe D  1000c6 D  100145 D  
Set 	31:		1000d3 D  100146 D  1000d6 D  1000e8 D  1000c6 D  1000d4 D  100145 D  1000cb D  
===== Simulation results (raw) =====
a. number of L1 reads:          63640
b. number of L1 read misses:    8449
c. number of L1 writes:         36360
d. number of L1 write misses:   5821
e. L1 miss rate:                0.142700
f. number of L1 writebacks:     6689
g. number of L2 reads:          14270
h. number of L2 read misses:    3963
i. number of L2 writes:         6689
j. number of L2 write misses:   2
k. L2 miss rate:                0.277715
l. number of L2 writebacks:     2399
m. total memory traffic:        6364
