<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_tim_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__tim__ex_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f7xx_hal_tim_ex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM HAL Extension module.  
<a href="#details">More...</a></p>
<div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for stm32f7xx_hal_tim_ex.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__tim__ex_8h__incl.png" border="0" usemap="#_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__tim__ex_8h" alt=""/></div>
<map name="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__tim__ex_8h" id="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__tim__ex_8h">
</map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__tim__ex_8h__dep__incl.png" border="0" usemap="#_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__tim__ex_8hdep" alt=""/></div>
<map name="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__tim__ex_8hdep" id="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__tim__ex_8hdep">
</map>
</div>
</div>
<p><a href="stm32f7xx__hal__tim__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor Configuration Structure definition.  <a href="struct_t_i_m___hall_sensor___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Master configuration Structure definition.  <a href="struct_t_i_m___master_config_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Break input(s) and Dead time configuration Structure definition.  <a href="struct_t_i_m___break_dead_time_config_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6b1541e4a49d62610899e24bf23f4879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#ga6b1541e4a49d62610899e24bf23f4879">TIM_CHANNEL_1</a>&#160;&#160;&#160;((uint32_t)0x0000U)</td></tr>
<tr class="separator:ga6b1541e4a49d62610899e24bf23f4879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e02d43345a7ac5886f01b39e4f7ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#ga33e02d43345a7ac5886f01b39e4f7ccd">TIM_CHANNEL_2</a>&#160;&#160;&#160;((uint32_t)0x0004U)</td></tr>
<tr class="separator:ga33e02d43345a7ac5886f01b39e4f7ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea100c1789b178f3cb46721b7257e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#ga4ea100c1789b178f3cb46721b7257e2d">TIM_CHANNEL_3</a>&#160;&#160;&#160;((uint32_t)0x0008U)</td></tr>
<tr class="separator:ga4ea100c1789b178f3cb46721b7257e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59ef74820ee8bf77fa1f8d589fde2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#gad59ef74820ee8bf77fa1f8d589fde2ac">TIM_CHANNEL_4</a>&#160;&#160;&#160;((uint32_t)0x000CU)</td></tr>
<tr class="separator:gad59ef74820ee8bf77fa1f8d589fde2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a7e7ef775b2cce4dc5da3821c0703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#gae7a7e7ef775b2cce4dc5da3821c0703f">TIM_CHANNEL_5</a>&#160;&#160;&#160;((uint32_t)0x0010U)</td></tr>
<tr class="separator:gae7a7e7ef775b2cce4dc5da3821c0703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1042743f56a664b152ff0a03597807e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#gaf1042743f56a664b152ff0a03597807e">TIM_CHANNEL_6</a>&#160;&#160;&#160;((uint32_t)0x0014U)</td></tr>
<tr class="separator:gaf1042743f56a664b152ff0a03597807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abf8f9fc695b79d8781ca082dfb48bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___channel.html#ga6abf8f9fc695b79d8781ca082dfb48bc">TIM_CHANNEL_ALL</a>&#160;&#160;&#160;((uint32_t)0x003CU)</td></tr>
<tr class="separator:ga6abf8f9fc695b79d8781ca082dfb48bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae6b98b4b854fbfffd9a5ebc59c8f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#gafae6b98b4b854fbfffd9a5ebc59c8f61">TIM_OCMODE_TIMING</a>&#160;&#160;&#160;((uint32_t)0x0000U)</td></tr>
<tr class="separator:gafae6b98b4b854fbfffd9a5ebc59c8f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111d1023e3ac6ef5544775c3863b4b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga111d1023e3ac6ef5544775c3863b4b12">TIM_OCMODE_ACTIVE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga111d1023e3ac6ef5544775c3863b4b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890fbb44fd16f2bce962983352d23f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga890fbb44fd16f2bce962983352d23f53">TIM_OCMODE_INACTIVE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>)</td></tr>
<tr class="separator:ga890fbb44fd16f2bce962983352d23f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368f80fad76018e2bf76084522e47536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga368f80fad76018e2bf76084522e47536">TIM_OCMODE_TOGGLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga368f80fad76018e2bf76084522e47536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766271da571888dfecd9130c3887e9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga766271da571888dfecd9130c3887e9c6">TIM_OCMODE_PWM1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>)</td></tr>
<tr class="separator:ga766271da571888dfecd9130c3887e9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ce4251743c2c07e19fdd5a0a310580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga88ce4251743c2c07e19fdd5a0a310580">TIM_OCMODE_PWM2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga88ce4251743c2c07e19fdd5a0a310580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a78cecaf884a89963e2a8e6af7e6128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga0a78cecaf884a89963e2a8e6af7e6128">TIM_OCMODE_FORCED_ACTIVE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga0a78cecaf884a89963e2a8e6af7e6128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4572f724ce30ce45557f1dc5141afb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga4572f724ce30ce45557f1dc5141afb3e">TIM_OCMODE_FORCED_INACTIVE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>)</td></tr>
<tr class="separator:ga4572f724ce30ce45557f1dc5141afb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53168a4498dcb4956d9f84419a20841c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga53168a4498dcb4956d9f84419a20841c">TIM_OCMODE_RETRIGERRABLE_OPM1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a>)</td></tr>
<tr class="separator:ga53168a4498dcb4956d9f84419a20841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f39ecc55403f37e930e6f14cb6cc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga83f39ecc55403f37e930e6f14cb6cc76">TIM_OCMODE_RETRIGERRABLE_OPM2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>)</td></tr>
<tr class="separator:ga83f39ecc55403f37e930e6f14cb6cc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13e0cb2370d61cfee1241498733b38b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#gaa13e0cb2370d61cfee1241498733b38b">TIM_OCMODE_COMBINED_PWM1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>)</td></tr>
<tr class="separator:gaa13e0cb2370d61cfee1241498733b38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf983419ff3d5bc0ca8d122bb8f321eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#gaf983419ff3d5bc0ca8d122bb8f321eff">TIM_OCMODE_COMBINED_PWM2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>)</td></tr>
<tr class="separator:gaf983419ff3d5bc0ca8d122bb8f321eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac5cec9a2a20452a800daf0268e4549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#ga4ac5cec9a2a20452a800daf0268e4549">TIM_OCMODE_ASSYMETRIC_PWM1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>)</td></tr>
<tr class="separator:ga4ac5cec9a2a20452a800daf0268e4549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5fb8f08451b9fff093bd79da4e574b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___output___compare__and___p_w_m__modes.html#gaca5fb8f08451b9fff093bd79da4e574b">TIM_OCMODE_ASSYMETRIC_PWM2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">TIM_CCMR1_OC1M_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>)</td></tr>
<tr class="separator:gaca5fb8f08451b9fff093bd79da4e574b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbfe224567e0b568859a4c749c83d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga3dbfe224567e0b568859a4c749c83d1c">TIM_TIM2_TIM8_TRGO</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga3dbfe224567e0b568859a4c749c83d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b5bc00517eecfa1dbf6b7d7cf56135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga63b5bc00517eecfa1dbf6b7d7cf56135">TIM_TIM2_ETH_PTP</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga63b5bc00517eecfa1dbf6b7d7cf56135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263984d585fd682730d3199da47dd803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga263984d585fd682730d3199da47dd803">TIM_TIM2_USBFS_SOF</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga263984d585fd682730d3199da47dd803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e47d56e9e9c9583b85a4c7b9f98931a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga8e47d56e9e9c9583b85a4c7b9f98931a">TIM_TIM2_USBHS_SOF</a>&#160;&#160;&#160;(0x00000C00U)</td></tr>
<tr class="separator:ga8e47d56e9e9c9583b85a4c7b9f98931a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8525d77a5f6fea05530e812e991e4d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga8525d77a5f6fea05530e812e991e4d6d">TIM_TIM5_GPIO</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga8525d77a5f6fea05530e812e991e4d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62000fc12a4ed5909723b881533a2f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga62000fc12a4ed5909723b881533a2f93">TIM_TIM5_LSI</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga62000fc12a4ed5909723b881533a2f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f09de021d2f68730c952b4f0ebb82bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga9f09de021d2f68730c952b4f0ebb82bc">TIM_TIM5_LSE</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga9f09de021d2f68730c952b4f0ebb82bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e312581ffb28601b36b4f8b240df79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga93e312581ffb28601b36b4f8b240df79">TIM_TIM5_RTC</a>&#160;&#160;&#160;(0x000000C0U)</td></tr>
<tr class="separator:ga93e312581ffb28601b36b4f8b240df79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a0bac87924350651da1957081bc9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gac8a0bac87924350651da1957081bc9ae">TIM_TIM11_GPIO</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac8a0bac87924350651da1957081bc9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5af0074a427706f65acb3f60c3def3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga4c5af0074a427706f65acb3f60c3def3">TIM_TIM11_SPDIFRX</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4c5af0074a427706f65acb3f60c3def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b08e8165670e3034401099aada7712d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga3b08e8165670e3034401099aada7712d">TIM_TIM11_HSE</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga3b08e8165670e3034401099aada7712d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddedea383f0cf24559a7b7be00ecd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaaddedea383f0cf24559a7b7be00ecd7e">TIM_TIM11_MCO1</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaaddedea383f0cf24559a7b7be00ecd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28a8cf1db85cf6c845c6c1f02ba5c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___clear_input___source.html#gaa28a8cf1db85cf6c845c6c1f02ba5c8e">TIM_CLEARINPUTSOURCE_ETR</a>&#160;&#160;&#160;((uint32_t)0x0001U)</td></tr>
<tr class="separator:gaa28a8cf1db85cf6c845c6c1f02ba5c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c5312aecd377fab00d62e9b4169e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___clear_input___source.html#ga48c5312aecd377fab00d62e9b4169e9e">TIM_CLEARINPUTSOURCE_NONE</a>&#160;&#160;&#160;((uint32_t)0x0000U)</td></tr>
<tr class="separator:ga48c5312aecd377fab00d62e9b4169e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b7f2a6a7dc5258e097f9ece77265b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break2___input__enable__disable.html#gac57b7f2a6a7dc5258e097f9ece77265b">TIM_BREAK2_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gac57b7f2a6a7dc5258e097f9ece77265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba1d741e2a78566f0bb15c435a63a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break2___input__enable__disable.html#gafba1d741e2a78566f0bb15c435a63a4e">TIM_BREAK2_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>)</td></tr>
<tr class="separator:gafba1d741e2a78566f0bb15c435a63a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7996c33cc0bcaf750550358700008b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break2___polarity.html#gaf7996c33cc0bcaf750550358700008b2">TIM_BREAK2POLARITY_LOW</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaf7996c33cc0bcaf750550358700008b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a8e307c7c6c42ebf5f5d5d2fb259d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break2___polarity.html#ga36a8e307c7c6c42ebf5f5d5d2fb259d4">TIM_BREAK2POLARITY_HIGH</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a>)</td></tr>
<tr class="separator:ga36a8e307c7c6c42ebf5f5d5d2fb259d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac092061c7424b2d05e4788399139a45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___group___channel5.html#gac092061c7424b2d05e4788399139a45b">TIM_GROUPCH5_NONE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)  /* !&lt; No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */</td></tr>
<tr class="separator:gac092061c7424b2d05e4788399139a45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bfca6a62255c5742471044f4b75815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___group___channel5.html#ga22bfca6a62255c5742471044f4b75815">TIM_GROUPCH5_OC1REFC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>)      /* !&lt; OC1REFC is the logical AND of OC1REFC and OC5REF */</td></tr>
<tr class="separator:ga22bfca6a62255c5742471044f4b75815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d87bba35658aa23e11770bf2b6f53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___group___channel5.html#gad6d87bba35658aa23e11770bf2b6f53b">TIM_GROUPCH5_OC2REFC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a>)      /* !&lt; OC2REFC is the logical AND of OC2REFC and OC5REF */</td></tr>
<tr class="separator:gad6d87bba35658aa23e11770bf2b6f53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97b2fdd96918a9f224ce3524c77781b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___group___channel5.html#gaf97b2fdd96918a9f224ce3524c77781b">TIM_GROUPCH5_OC3REFC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a>)       /* !&lt; OC3REFC is the logical AND of OC3REFC and OC5REF */</td></tr>
<tr class="separator:gaf97b2fdd96918a9f224ce3524c77781b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbae68386015bde2e2087787d31a77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga1cbae68386015bde2e2087787d31a77f">TIM_TRGO2_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga1cbae68386015bde2e2087787d31a77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9344703b3c1a7936f6b500a6bc26cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#gab9344703b3c1a7936f6b500a6bc26cb9">TIM_TRGO2_ENABLE</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:gab9344703b3c1a7936f6b500a6bc26cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c09a032f333bd3c1896e53f8c476303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga7c09a032f333bd3c1896e53f8c476303">TIM_TRGO2_UPDATE</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a>))</td></tr>
<tr class="separator:ga7c09a032f333bd3c1896e53f8c476303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6199721bcb0eb5f89dcd0b1055f7376f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga6199721bcb0eb5f89dcd0b1055f7376f">TIM_TRGO2_OC1</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:ga6199721bcb0eb5f89dcd0b1055f7376f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe44de11cdf3f6d151b0d4a4945db092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#gabe44de11cdf3f6d151b0d4a4945db092">TIM_TRGO2_OC1REF</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a>))</td></tr>
<tr class="separator:gabe44de11cdf3f6d151b0d4a4945db092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5b56f4c834853ccf048399f77fbb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#gaaa5b56f4c834853ccf048399f77fbb3b">TIM_TRGO2_OC2REF</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:gaaa5b56f4c834853ccf048399f77fbb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670369673955ede3e33074ad1897c64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga670369673955ede3e33074ad1897c64a">TIM_TRGO2_OC3REF</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a>))</td></tr>
<tr class="separator:ga670369673955ede3e33074ad1897c64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa307bb2aa7beb9f0ea43247a38ca7b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#gaa307bb2aa7beb9f0ea43247a38ca7b36">TIM_TRGO2_OC4REF</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:gaa307bb2aa7beb9f0ea43247a38ca7b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9609da1787a7dcde257de6f96dabed4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga9609da1787a7dcde257de6f96dabed4c">TIM_TRGO2_OC5REF</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a>))</td></tr>
<tr class="separator:ga9609da1787a7dcde257de6f96dabed4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88c0c9c55ffb739dada0bdea37a809d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#gae88c0c9c55ffb739dada0bdea37a809d">TIM_TRGO2_OC6REF</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:gae88c0c9c55ffb739dada0bdea37a809d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0916f567135c5ee60031da2d146ad10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga0916f567135c5ee60031da2d146ad10b">TIM_TRGO2_OC4REF_RISINGFALLING</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a>))</td></tr>
<tr class="separator:ga0916f567135c5ee60031da2d146ad10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa63d8189e6e6fcd592fcf4af8aa416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#gaefa63d8189e6e6fcd592fcf4af8aa416">TIM_TRGO2_OC6REF_RISINGFALLING</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:gaefa63d8189e6e6fcd592fcf4af8aa416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b1addfd2f36bb8ed29e8e70e57024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga367b1addfd2f36bb8ed29e8e70e57024">TIM_TRGO2_OC4REF_RISING_OC6REF_RISING</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a>))</td></tr>
<tr class="separator:ga367b1addfd2f36bb8ed29e8e70e57024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202fe63f92ca564cb18995a11b3946b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga202fe63f92ca564cb18995a11b3946b2">TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:ga202fe63f92ca564cb18995a11b3946b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98299af57d50ec9a0dc1fbd3d4d04c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga98299af57d50ec9a0dc1fbd3d4d04c39">TIM_TRGO2_OC5REF_RISING_OC6REF_RISING</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a> |<a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a>))</td></tr>
<tr class="separator:ga98299af57d50ec9a0dc1fbd3d4d04c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aeea268dbf4be05e4d5f221f40da7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___master___mode___selection__2.html#ga90aeea268dbf4be05e4d5f221f40da7c">TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">TIM_CR2_MMS2_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">TIM_CR2_MMS2_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">TIM_CR2_MMS2_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">TIM_CR2_MMS2_0</a>))</td></tr>
<tr class="separator:ga90aeea268dbf4be05e4d5f221f40da7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b53e1a85d08f125df4371f86bdaf79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___slave___mode.html#ga3b53e1a85d08f125df4371f86bdaf79b">TIM_SLAVEMODE_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x0000U)</td></tr>
<tr class="separator:ga3b53e1a85d08f125df4371f86bdaf79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f28e350c0560dc550f5c0d2f8b39ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___slave___mode.html#ga9f28e350c0560dc550f5c0d2f8b39ba7">TIM_SLAVEMODE_RESET</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>))</td></tr>
<tr class="separator:ga9f28e350c0560dc550f5c0d2f8b39ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4501317fcd7649e5ff46db6fe69938e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___slave___mode.html#ga4501317fcd7649e5ff46db6fe69938e0">TIM_SLAVEMODE_GATED</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>))</td></tr>
<tr class="separator:ga4501317fcd7649e5ff46db6fe69938e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f8f7b4a16b438f54cf811f0bb0a8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___slave___mode.html#ga12f8f7b4a16b438f54cf811f0bb0a8a4">TIM_SLAVEMODE_TRIGGER</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>))</td></tr>
<tr class="separator:ga12f8f7b4a16b438f54cf811f0bb0a8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90dcf32a66dcb250b18da2ff56471328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___slave___mode.html#ga90dcf32a66dcb250b18da2ff56471328">TIM_SLAVEMODE_EXTERNAL1</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>))</td></tr>
<tr class="separator:ga90dcf32a66dcb250b18da2ff56471328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d2132a7fc439038fd021fa8969e4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___slave___mode.html#gad1d2132a7fc439038fd021fa8969e4d7">TIM_SLAVEMODE_COMBINED_RESETTRIGGER</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29">TIM_SMCR_SMS_3</a>))</td></tr>
<tr class="separator:gad1d2132a7fc439038fd021fa8969e4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300d0c9624c3b072d3afeb7cef639b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga300d0c9624c3b072d3afeb7cef639b66">__HAL_TIM_SET_COMPARE</a>(__HANDLE__,  __CHANNEL__,  __COMPARE__)</td></tr>
<tr class="memdesc:ga300d0c9624c3b072d3afeb7cef639b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function.  <a href="group___t_i_m_ex___exported___macros.html#ga300d0c9624c3b072d3afeb7cef639b66">More...</a><br /></td></tr>
<tr class="separator:ga300d0c9624c3b072d3afeb7cef639b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40722f56910966e1da5241b610eed84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#gaa40722f56910966e1da5241b610eed84">__HAL_TIM_GET_COMPARE</a>(__HANDLE__,  __CHANNEL__)</td></tr>
<tr class="memdesc:gaa40722f56910966e1da5241b610eed84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the TIM Capture Compare Register value on runtime.  <a href="group___t_i_m_ex___exported___macros.html#gaa40722f56910966e1da5241b610eed84">More...</a><br /></td></tr>
<tr class="separator:gaa40722f56910966e1da5241b610eed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199e848f0a301987a500faea0db2dd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga199e848f0a301987a500faea0db2dd70">__HAL_TIM_ENABLE_OCxPRELOAD</a>(__HANDLE__,  __CHANNEL__)</td></tr>
<tr class="memdesc:ga199e848f0a301987a500faea0db2dd70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIM Output compare preload.  <a href="group___t_i_m_ex___exported___macros.html#ga199e848f0a301987a500faea0db2dd70">More...</a><br /></td></tr>
<tr class="separator:ga199e848f0a301987a500faea0db2dd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0ec4eb797b54c408a3be067f41a2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga3e0ec4eb797b54c408a3be067f41a2f8">__HAL_TIM_DISABLE_OCxPRELOAD</a>(__HANDLE__,  __CHANNEL__)</td></tr>
<tr class="memdesc:ga3e0ec4eb797b54c408a3be067f41a2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM Output compare preload.  <a href="group___t_i_m_ex___exported___macros.html#ga3e0ec4eb797b54c408a3be067f41a2f8">More...</a><br /></td></tr>
<tr class="separator:ga3e0ec4eb797b54c408a3be067f41a2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3592e45ff6231167d09b24674c24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga7cd3592e45ff6231167d09b24674c24f">IS_TIM_CHANNELS</a>(CHANNEL)</td></tr>
<tr class="separator:ga7cd3592e45ff6231167d09b24674c24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec916c398ee31bce684335fb81c54dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga9ec916c398ee31bce684335fb81c54dc">IS_TIM_PWMI_CHANNELS</a>(CHANNEL)</td></tr>
<tr class="separator:ga9ec916c398ee31bce684335fb81c54dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b1d2b6f27e4c466a01461bc98b6b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gab0b1d2b6f27e4c466a01461bc98b6b81">IS_TIM_OPM_CHANNELS</a>(CHANNEL)</td></tr>
<tr class="separator:gab0b1d2b6f27e4c466a01461bc98b6b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b715bb44f7d3622500f23fafe5598a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga88b715bb44f7d3622500f23fafe5598a">IS_TIM_COMPLEMENTARY_CHANNELS</a>(CHANNEL)</td></tr>
<tr class="separator:ga88b715bb44f7d3622500f23fafe5598a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7910bed799169bcc9dacbd5725769dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga7910bed799169bcc9dacbd5725769dbd">IS_TIM_PWM_MODE</a>(MODE)</td></tr>
<tr class="separator:ga7910bed799169bcc9dacbd5725769dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d898976e236c135bfd02a0c213c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(MODE)</td></tr>
<tr class="separator:ga93d898976e236c135bfd02a0c213c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20934eeb45adb08c627f651afbee60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gae20934eeb45adb08c627f651afbee60d">IS_TIM_REMAP</a>(__TIM_REMAP__)</td></tr>
<tr class="separator:gae20934eeb45adb08c627f651afbee60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223fe03967fab834c92f4159fa2e2817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga223fe03967fab834c92f4159fa2e2817">IS_TIM_DEADTIME</a>(__DEADTIME__)&#160;&#160;&#160;((__DEADTIME__) &lt;= 0xFF)</td></tr>
<tr class="separator:ga223fe03967fab834c92f4159fa2e2817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7e66d706f9798c08a97d8520854e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga7b7e66d706f9798c08a97d8520854e80">IS_TIM_BREAK_FILTER</a>(__FILTER__)&#160;&#160;&#160;((__FILTER__) &lt;= 0xF)</td></tr>
<tr class="separator:ga7b7e66d706f9798c08a97d8520854e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2dcf9b75344567bd29995f7c49d428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gaab2dcf9b75344567bd29995f7c49d428">IS_TIM_CLEARINPUT_SOURCE</a>(MODE)</td></tr>
<tr class="separator:gaab2dcf9b75344567bd29995f7c49d428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9076dcdc6677f7c2fe13b004f2299922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga9076dcdc6677f7c2fe13b004f2299922">IS_TIM_BREAK2_STATE</a>(STATE)</td></tr>
<tr class="separator:ga9076dcdc6677f7c2fe13b004f2299922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7395f6fc431e648b2dcf57cb562d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gabd7395f6fc431e648b2dcf57cb562d9d">IS_TIM_BREAK2_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:gabd7395f6fc431e648b2dcf57cb562d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67afce3b8283fd9baa6ab17dde346c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga67afce3b8283fd9baa6ab17dde346c07">IS_TIM_GROUPCH5</a>(OCREF)&#160;&#160;&#160;((((OCREF) &amp; 0x1FFFFFFF) == 0x00000000))</td></tr>
<tr class="separator:ga67afce3b8283fd9baa6ab17dde346c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2d3a9728640a5a85a9fcfee9ad0ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga6e2d3a9728640a5a85a9fcfee9ad0ad7">IS_TIM_TRGO2_SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga6e2d3a9728640a5a85a9fcfee9ad0ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0e666bc968c56df7f1f6c2465c89fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a>(MODE)</td></tr>
<tr class="separator:ga7f0e666bc968c56df7f1f6c2465c89fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#ga9edc6a00a673eb7c07b0c3cf86a95169">HAL_TIMEx_HallSensor_Init</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a> *sConfig)</td></tr>
<tr class="separator:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#ga61f3c18eb8fe53b65b55ec855072631d">HAL_TIMEx_HallSensor_DeInit</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#ga88d9e7c4bc86e1a1190fda06e04552ea">HAL_TIMEx_HallSensor_MspInit</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#gac19734439bdfa549b7fb5d85f3c0720d">HAL_TIMEx_HallSensor_MspDeInit</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#ga9f4bfa2a4b890a2219ca927bbbb455fc">HAL_TIMEx_HallSensor_Start</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#ga714c2a7a51f4ab61b04df84ab182eb86">HAL_TIMEx_HallSensor_Stop</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#gaf3e7068c5bc6fc74e016cc8e990cbb02">HAL_TIMEx_HallSensor_Start_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#gac6ab7ab0cada425a8d4deb637bd2ad71">HAL_TIMEx_HallSensor_Stop_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d063498f6888d61411d56380f5211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#ga3d0d063498f6888d61411d56380f5211">HAL_TIMEx_HallSensor_Start_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:ga3d0d063498f6888d61411d56380f5211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab361d1aa6e0eb244886b93908beded6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group1.html#gab361d1aa6e0eb244886b93908beded6f">HAL_TIMEx_HallSensor_Stop_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gab361d1aa6e0eb244886b93908beded6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d25f544564ef28a66dca7ec150de00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group2.html#ga56d25f544564ef28a66dca7ec150de00">HAL_TIMEx_OCN_Start</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga56d25f544564ef28a66dca7ec150de00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group2.html#ga576cb1c3e40fc49555f232773cb2cdbc">HAL_TIMEx_OCN_Stop</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group2.html#ga2f4d7c285095d5293b81d2e11cd991af">HAL_TIMEx_OCN_Start_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group2.html#gabe91877781dbd7fb9fdd63262e6ea10f">HAL_TIMEx_OCN_Stop_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9eba45624d72a463fd0f950cf72964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group2.html#gacf9eba45624d72a463fd0f950cf72964">HAL_TIMEx_OCN_Start_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gacf9eba45624d72a463fd0f950cf72964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09216649456d28828492740232b275fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group2.html#ga09216649456d28828492740232b275fd">HAL_TIMEx_OCN_Stop_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga09216649456d28828492740232b275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group3.html#ga4f2b0bb4b66a5acd76eac4e8d32cc498">HAL_TIMEx_PWMN_Start</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group3.html#ga0f2e27f3fb6d8f42d998e2071e5f0482">HAL_TIMEx_PWMN_Stop</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f0b53f6b10e6aafc6835178662c488"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group3.html#ga82f0b53f6b10e6aafc6835178662c488">HAL_TIMEx_PWMN_Start_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga82f0b53f6b10e6aafc6835178662c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group3.html#ga13848e20df29fa552ef4f5b69fef20a6">HAL_TIMEx_PWMN_Stop_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group3.html#gac525533dc108ee4915ca93d5a43cb3b5">HAL_TIMEx_PWMN_Start_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group3.html#ga10afdfdc5eed2e0288ccb969f48bc0e4">HAL_TIMEx_PWMN_Stop_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group4.html#ga41e254708b0215a68acb6e0836d4f8ca">HAL_TIMEx_OnePulseN_Start</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42ab805f75ecece735d600e54cabf83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group4.html#gaf42ab805f75ecece735d600e54cabf83">HAL_TIMEx_OnePulseN_Stop</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:gaf42ab805f75ecece735d600e54cabf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297a97004076cee5734510a0dece7665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group4.html#ga297a97004076cee5734510a0dece7665">HAL_TIMEx_OnePulseN_Start_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga297a97004076cee5734510a0dece7665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6f320c18f453054a5409db6b98254e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group4.html#ga5b6f320c18f453054a5409db6b98254e">HAL_TIMEx_OnePulseN_Stop_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga5b6f320c18f453054a5409db6b98254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0870c20c0412896f6321f71ede9e5a3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#ga0870c20c0412896f6321f71ede9e5a3d">HAL_TIMEx_ConfigCommutationEvent</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:ga0870c20c0412896f6321f71ede9e5a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a50ed8d310449f6535c6627da26ed35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#ga2a50ed8d310449f6535c6627da26ed35">HAL_TIMEx_ConfigCommutationEvent_IT</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:ga2a50ed8d310449f6535c6627da26ed35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac821ce78d607cca00a5f06496beed76e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#gac821ce78d607cca00a5f06496beed76e">HAL_TIMEx_ConfigCommutationEvent_DMA</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gac821ce78d607cca00a5f06496beed76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#ga056fd97d3be6c60dcfa12963f6ec8aad">HAL_TIMEx_MasterConfigSynchronization</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a> *sMasterConfig)</td></tr>
<tr class="separator:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#ga4414f3b3dcbed3f21ee3b06d6db9ffa4">HAL_TIMEx_ConfigBreakDeadTime</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a> *sBreakDeadTimeConfig)</td></tr>
<tr class="separator:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683118282daf3aa2e319eb8eea93af31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#ga683118282daf3aa2e319eb8eea93af31">HAL_TIMEx_RemapConfig</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Remap)</td></tr>
<tr class="separator:ga683118282daf3aa2e319eb8eea93af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ff132ae7b6eb2c17878d0c7123699a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group5.html#ga94ff132ae7b6eb2c17878d0c7123699a">HAL_TIMEx_GroupChannel5</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OCRef)</td></tr>
<tr class="separator:ga94ff132ae7b6eb2c17878d0c7123699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b08c045ccb306ada81a0c8436a0c1ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group6.html#ga5b08c045ccb306ada81a0c8436a0c1ec">HAL_TIMEx_CommutationCallback</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga5b08c045ccb306ada81a0c8436a0c1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group6.html#ga2d868a55ca7c62c4a5ef85dec514402c">HAL_TIMEx_BreakCallback</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b37b501d40501a4f886b7f9c56052be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group6.html#ga7b37b501d40501a4f886b7f9c56052be">HAL_TIMEx_DMACommutationCplt</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga7b37b501d40501a4f886b7f9c56052be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d56afa939909717370413d35311dbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___functions___group7.html#ga69d56afa939909717370413d35311dbd">HAL_TIMEx_HallSensor_GetState</a> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga69d56afa939909717370413d35311dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of TIM HAL Extension module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.2.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>30-December-2016 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__tim__ex_8h.html">stm32f7xx_hal_tim_ex.h</a></li>
    <li class="footer">Generated on Thu Jun 11 2020 00:09:00 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
