macro_line|#ifndef _ASM_M32R_CACHE_H
DECL|macro|_ASM_M32R_CACHE_H
mdefine_line|#define _ASM_M32R_CACHE_H
multiline_comment|/* $Id$ */
multiline_comment|/* L1 cache line size */
DECL|macro|L1_CACHE_SHIFT
mdefine_line|#define L1_CACHE_SHIFT&t;&t;4
DECL|macro|L1_CACHE_BYTES
mdefine_line|#define L1_CACHE_BYTES&t;&t;(1 &lt;&lt; L1_CACHE_SHIFT)
DECL|macro|L1_CACHE_SHIFT_MAX
mdefine_line|#define L1_CACHE_SHIFT_MAX&t;4
macro_line|#endif  /* _ASM_M32R_CACHE_H */
eof
