////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: M.63c
//  \   \         Application: netgen
//  /   /         Filename: softusb_dpram_11_16.v
// /___/   /\     Timestamp: Wed Sep 15 21:29:26 2010
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -insert_glbl false softusb_dpram.ngc softusb_dpram_11_16.v 
// Device	: xc4vlx25-ff668-10
// Input file	: softusb_dpram.ngc
// Output file	: softusb_dpram_11_16.v
// # of Modules	: 1
// Design Name	: softusb_dpram
// Xilinx        : /usr/Xilinx/12.2/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module softusb_dpram_11_16 (
  clk, we2, clk2, we, ce2, do2, do, di, a, a2, di2
);
  input clk;
  input we2;
  input clk2;
  input we;
  input ce2;
  output [15 : 0] do2;
  output [15 : 0] do;
  input [15 : 0] di;
  input [10 : 0] a;
  input [10 : 0] a2;
  input [15 : 0] di2;
  wire N0;
  wire N1;
  wire NLW_Mram_ram1_CASCADEINA_UNCONNECTED;
  wire NLW_Mram_ram1_CASCADEINB_UNCONNECTED;
  wire NLW_Mram_ram1_CASCADEOUTA_UNCONNECTED;
  wire NLW_Mram_ram1_CASCADEOUTB_UNCONNECTED;
  wire \NLW_Mram_ram1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_ram1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_ram1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_ram1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_ram1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_ram1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_ram1_DOPB<1>_UNCONNECTED ;
  wire NLW_Mram_ram2_CASCADEINA_UNCONNECTED;
  wire NLW_Mram_ram2_CASCADEINB_UNCONNECTED;
  wire NLW_Mram_ram2_CASCADEOUTA_UNCONNECTED;
  wire NLW_Mram_ram2_CASCADEOUTB_UNCONNECTED;
  wire \NLW_Mram_ram2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_ram2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_ram2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_ram2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_ram2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_ram2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_ram2_DOPB<0>_UNCONNECTED ;
  GND   XST_GND (
    .G(N0)
  );
  VCC   XST_VCC (
    .P(N1)
  );
  RAMB16 #(
    .WRITE_MODE_A ( "NO_CHANGE" ),
    .WRITE_MODE_B ( "NO_CHANGE" ),
    .READ_WIDTH_A ( 9 ),
    .READ_WIDTH_B ( 9 ),
    .WRITE_WIDTH_A ( 9 ),
    .WRITE_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .INIT_FILE ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INVERT_CLK_DOA_REG ( "FALSE" ),
    .INVERT_CLK_DOB_REG ( "FALSE" ),
    .RAM_EXTENSION_A ( "NONE" ),
    .RAM_EXTENSION_B ( "NONE" ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .SRVAL_B ( 36'h000000000 ))
  Mram_ram1 (
    .CASCADEINA(NLW_Mram_ram1_CASCADEINA_UNCONNECTED),
    .CASCADEINB(NLW_Mram_ram1_CASCADEINB_UNCONNECTED),
    .CLKA(clk),
    .CLKB(clk2),
    .ENA(N1),
    .REGCEA(N0),
    .REGCEB(N0),
    .ENB(ce2),
    .SSRA(N0),
    .SSRB(N0),
    .CASCADEOUTA(NLW_Mram_ram1_CASCADEOUTA_UNCONNECTED),
    .CASCADEOUTB(NLW_Mram_ram1_CASCADEOUTB_UNCONNECTED),
    .ADDRA({N0, a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], \NLW_Mram_ram1_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_ram1_ADDRA<1>_UNCONNECTED , \NLW_Mram_ram1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({N0, a2[10], a2[9], a2[8], a2[7], a2[6], a2[5], a2[4], a2[3], a2[2], a2[1], a2[0], \NLW_Mram_ram1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_ram1_ADDRB<1>_UNCONNECTED , \NLW_Mram_ram1_ADDRB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_ram1_DIA<31>_UNCONNECTED , \NLW_Mram_ram1_DIA<30>_UNCONNECTED , \NLW_Mram_ram1_DIA<29>_UNCONNECTED , 
\NLW_Mram_ram1_DIA<28>_UNCONNECTED , \NLW_Mram_ram1_DIA<27>_UNCONNECTED , \NLW_Mram_ram1_DIA<26>_UNCONNECTED , \NLW_Mram_ram1_DIA<25>_UNCONNECTED , 
\NLW_Mram_ram1_DIA<24>_UNCONNECTED , \NLW_Mram_ram1_DIA<23>_UNCONNECTED , \NLW_Mram_ram1_DIA<22>_UNCONNECTED , \NLW_Mram_ram1_DIA<21>_UNCONNECTED , 
\NLW_Mram_ram1_DIA<20>_UNCONNECTED , \NLW_Mram_ram1_DIA<19>_UNCONNECTED , \NLW_Mram_ram1_DIA<18>_UNCONNECTED , \NLW_Mram_ram1_DIA<17>_UNCONNECTED , 
\NLW_Mram_ram1_DIA<16>_UNCONNECTED , \NLW_Mram_ram1_DIA<15>_UNCONNECTED , \NLW_Mram_ram1_DIA<14>_UNCONNECTED , \NLW_Mram_ram1_DIA<13>_UNCONNECTED , 
\NLW_Mram_ram1_DIA<12>_UNCONNECTED , \NLW_Mram_ram1_DIA<11>_UNCONNECTED , \NLW_Mram_ram1_DIA<10>_UNCONNECTED , \NLW_Mram_ram1_DIA<9>_UNCONNECTED , 
\NLW_Mram_ram1_DIA<8>_UNCONNECTED , di[7], di[6], di[5], di[4], di[3], di[2], di[1], di[0]}),
    .DIB({\NLW_Mram_ram1_DIB<31>_UNCONNECTED , \NLW_Mram_ram1_DIB<30>_UNCONNECTED , \NLW_Mram_ram1_DIB<29>_UNCONNECTED , 
\NLW_Mram_ram1_DIB<28>_UNCONNECTED , \NLW_Mram_ram1_DIB<27>_UNCONNECTED , \NLW_Mram_ram1_DIB<26>_UNCONNECTED , \NLW_Mram_ram1_DIB<25>_UNCONNECTED , 
\NLW_Mram_ram1_DIB<24>_UNCONNECTED , \NLW_Mram_ram1_DIB<23>_UNCONNECTED , \NLW_Mram_ram1_DIB<22>_UNCONNECTED , \NLW_Mram_ram1_DIB<21>_UNCONNECTED , 
\NLW_Mram_ram1_DIB<20>_UNCONNECTED , \NLW_Mram_ram1_DIB<19>_UNCONNECTED , \NLW_Mram_ram1_DIB<18>_UNCONNECTED , \NLW_Mram_ram1_DIB<17>_UNCONNECTED , 
\NLW_Mram_ram1_DIB<16>_UNCONNECTED , \NLW_Mram_ram1_DIB<15>_UNCONNECTED , \NLW_Mram_ram1_DIB<14>_UNCONNECTED , \NLW_Mram_ram1_DIB<13>_UNCONNECTED , 
\NLW_Mram_ram1_DIB<12>_UNCONNECTED , \NLW_Mram_ram1_DIB<11>_UNCONNECTED , \NLW_Mram_ram1_DIB<10>_UNCONNECTED , \NLW_Mram_ram1_DIB<9>_UNCONNECTED , 
\NLW_Mram_ram1_DIB<8>_UNCONNECTED , di2[7], di2[6], di2[5], di2[4], di2[3], di2[2], di2[1], di2[0]}),
    .DIPA({\NLW_Mram_ram1_DIPA<3>_UNCONNECTED , \NLW_Mram_ram1_DIPA<2>_UNCONNECTED , \NLW_Mram_ram1_DIPA<1>_UNCONNECTED , di[8]}),
    .DIPB({\NLW_Mram_ram1_DIPB<3>_UNCONNECTED , \NLW_Mram_ram1_DIPB<2>_UNCONNECTED , \NLW_Mram_ram1_DIPB<1>_UNCONNECTED , di2[8]}),
    .WEA({we, we, we, we}),
    .WEB({we2, we2, we2, we2}),
    .DOA({\NLW_Mram_ram1_DOA<31>_UNCONNECTED , \NLW_Mram_ram1_DOA<30>_UNCONNECTED , \NLW_Mram_ram1_DOA<29>_UNCONNECTED , 
\NLW_Mram_ram1_DOA<28>_UNCONNECTED , \NLW_Mram_ram1_DOA<27>_UNCONNECTED , \NLW_Mram_ram1_DOA<26>_UNCONNECTED , \NLW_Mram_ram1_DOA<25>_UNCONNECTED , 
\NLW_Mram_ram1_DOA<24>_UNCONNECTED , \NLW_Mram_ram1_DOA<23>_UNCONNECTED , \NLW_Mram_ram1_DOA<22>_UNCONNECTED , \NLW_Mram_ram1_DOA<21>_UNCONNECTED , 
\NLW_Mram_ram1_DOA<20>_UNCONNECTED , \NLW_Mram_ram1_DOA<19>_UNCONNECTED , \NLW_Mram_ram1_DOA<18>_UNCONNECTED , \NLW_Mram_ram1_DOA<17>_UNCONNECTED , 
\NLW_Mram_ram1_DOA<16>_UNCONNECTED , \NLW_Mram_ram1_DOA<15>_UNCONNECTED , \NLW_Mram_ram1_DOA<14>_UNCONNECTED , \NLW_Mram_ram1_DOA<13>_UNCONNECTED , 
\NLW_Mram_ram1_DOA<12>_UNCONNECTED , \NLW_Mram_ram1_DOA<11>_UNCONNECTED , \NLW_Mram_ram1_DOA<10>_UNCONNECTED , \NLW_Mram_ram1_DOA<9>_UNCONNECTED , 
\NLW_Mram_ram1_DOA<8>_UNCONNECTED , do[7], do[6], do[5], do[4], do[3], do[2], do[1], do[0]}),
    .DOB({\NLW_Mram_ram1_DOB<31>_UNCONNECTED , \NLW_Mram_ram1_DOB<30>_UNCONNECTED , \NLW_Mram_ram1_DOB<29>_UNCONNECTED , 
\NLW_Mram_ram1_DOB<28>_UNCONNECTED , \NLW_Mram_ram1_DOB<27>_UNCONNECTED , \NLW_Mram_ram1_DOB<26>_UNCONNECTED , \NLW_Mram_ram1_DOB<25>_UNCONNECTED , 
\NLW_Mram_ram1_DOB<24>_UNCONNECTED , \NLW_Mram_ram1_DOB<23>_UNCONNECTED , \NLW_Mram_ram1_DOB<22>_UNCONNECTED , \NLW_Mram_ram1_DOB<21>_UNCONNECTED , 
\NLW_Mram_ram1_DOB<20>_UNCONNECTED , \NLW_Mram_ram1_DOB<19>_UNCONNECTED , \NLW_Mram_ram1_DOB<18>_UNCONNECTED , \NLW_Mram_ram1_DOB<17>_UNCONNECTED , 
\NLW_Mram_ram1_DOB<16>_UNCONNECTED , \NLW_Mram_ram1_DOB<15>_UNCONNECTED , \NLW_Mram_ram1_DOB<14>_UNCONNECTED , \NLW_Mram_ram1_DOB<13>_UNCONNECTED , 
\NLW_Mram_ram1_DOB<12>_UNCONNECTED , \NLW_Mram_ram1_DOB<11>_UNCONNECTED , \NLW_Mram_ram1_DOB<10>_UNCONNECTED , \NLW_Mram_ram1_DOB<9>_UNCONNECTED , 
\NLW_Mram_ram1_DOB<8>_UNCONNECTED , do2[7], do2[6], do2[5], do2[4], do2[3], do2[2], do2[1], do2[0]}),
    .DOPA({\NLW_Mram_ram1_DOPA<3>_UNCONNECTED , \NLW_Mram_ram1_DOPA<2>_UNCONNECTED , \NLW_Mram_ram1_DOPA<1>_UNCONNECTED , do[8]}),
    .DOPB({\NLW_Mram_ram1_DOPB<3>_UNCONNECTED , \NLW_Mram_ram1_DOPB<2>_UNCONNECTED , \NLW_Mram_ram1_DOPB<1>_UNCONNECTED , do2[8]})
  );
  RAMB16 #(
    .WRITE_MODE_A ( "NO_CHANGE" ),
    .WRITE_MODE_B ( "NO_CHANGE" ),
    .READ_WIDTH_A ( 9 ),
    .READ_WIDTH_B ( 9 ),
    .WRITE_WIDTH_A ( 9 ),
    .WRITE_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .INIT_FILE ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INVERT_CLK_DOA_REG ( "FALSE" ),
    .INVERT_CLK_DOB_REG ( "FALSE" ),
    .RAM_EXTENSION_A ( "NONE" ),
    .RAM_EXTENSION_B ( "NONE" ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .SRVAL_B ( 36'h000000000 ))
  Mram_ram2 (
    .CASCADEINA(NLW_Mram_ram2_CASCADEINA_UNCONNECTED),
    .CASCADEINB(NLW_Mram_ram2_CASCADEINB_UNCONNECTED),
    .CLKA(clk),
    .CLKB(clk2),
    .ENA(N1),
    .REGCEA(N0),
    .REGCEB(N0),
    .ENB(ce2),
    .SSRA(N0),
    .SSRB(N0),
    .CASCADEOUTA(NLW_Mram_ram2_CASCADEOUTA_UNCONNECTED),
    .CASCADEOUTB(NLW_Mram_ram2_CASCADEOUTB_UNCONNECTED),
    .ADDRA({N0, a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], \NLW_Mram_ram2_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_ram2_ADDRA<1>_UNCONNECTED , \NLW_Mram_ram2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({N0, a2[10], a2[9], a2[8], a2[7], a2[6], a2[5], a2[4], a2[3], a2[2], a2[1], a2[0], \NLW_Mram_ram2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_ram2_ADDRB<1>_UNCONNECTED , \NLW_Mram_ram2_ADDRB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_ram2_DIA<31>_UNCONNECTED , \NLW_Mram_ram2_DIA<30>_UNCONNECTED , \NLW_Mram_ram2_DIA<29>_UNCONNECTED , 
\NLW_Mram_ram2_DIA<28>_UNCONNECTED , \NLW_Mram_ram2_DIA<27>_UNCONNECTED , \NLW_Mram_ram2_DIA<26>_UNCONNECTED , \NLW_Mram_ram2_DIA<25>_UNCONNECTED , 
\NLW_Mram_ram2_DIA<24>_UNCONNECTED , \NLW_Mram_ram2_DIA<23>_UNCONNECTED , \NLW_Mram_ram2_DIA<22>_UNCONNECTED , \NLW_Mram_ram2_DIA<21>_UNCONNECTED , 
\NLW_Mram_ram2_DIA<20>_UNCONNECTED , \NLW_Mram_ram2_DIA<19>_UNCONNECTED , \NLW_Mram_ram2_DIA<18>_UNCONNECTED , \NLW_Mram_ram2_DIA<17>_UNCONNECTED , 
\NLW_Mram_ram2_DIA<16>_UNCONNECTED , \NLW_Mram_ram2_DIA<15>_UNCONNECTED , \NLW_Mram_ram2_DIA<14>_UNCONNECTED , \NLW_Mram_ram2_DIA<13>_UNCONNECTED , 
\NLW_Mram_ram2_DIA<12>_UNCONNECTED , \NLW_Mram_ram2_DIA<11>_UNCONNECTED , \NLW_Mram_ram2_DIA<10>_UNCONNECTED , \NLW_Mram_ram2_DIA<9>_UNCONNECTED , 
\NLW_Mram_ram2_DIA<8>_UNCONNECTED , N0, di[15], di[14], di[13], di[12], di[11], di[10], di[9]}),
    .DIB({\NLW_Mram_ram2_DIB<31>_UNCONNECTED , \NLW_Mram_ram2_DIB<30>_UNCONNECTED , \NLW_Mram_ram2_DIB<29>_UNCONNECTED , 
\NLW_Mram_ram2_DIB<28>_UNCONNECTED , \NLW_Mram_ram2_DIB<27>_UNCONNECTED , \NLW_Mram_ram2_DIB<26>_UNCONNECTED , \NLW_Mram_ram2_DIB<25>_UNCONNECTED , 
\NLW_Mram_ram2_DIB<24>_UNCONNECTED , \NLW_Mram_ram2_DIB<23>_UNCONNECTED , \NLW_Mram_ram2_DIB<22>_UNCONNECTED , \NLW_Mram_ram2_DIB<21>_UNCONNECTED , 
\NLW_Mram_ram2_DIB<20>_UNCONNECTED , \NLW_Mram_ram2_DIB<19>_UNCONNECTED , \NLW_Mram_ram2_DIB<18>_UNCONNECTED , \NLW_Mram_ram2_DIB<17>_UNCONNECTED , 
\NLW_Mram_ram2_DIB<16>_UNCONNECTED , \NLW_Mram_ram2_DIB<15>_UNCONNECTED , \NLW_Mram_ram2_DIB<14>_UNCONNECTED , \NLW_Mram_ram2_DIB<13>_UNCONNECTED , 
\NLW_Mram_ram2_DIB<12>_UNCONNECTED , \NLW_Mram_ram2_DIB<11>_UNCONNECTED , \NLW_Mram_ram2_DIB<10>_UNCONNECTED , \NLW_Mram_ram2_DIB<9>_UNCONNECTED , 
\NLW_Mram_ram2_DIB<8>_UNCONNECTED , N0, di2[15], di2[14], di2[13], di2[12], di2[11], di2[10], di2[9]}),
    .DIPA({\NLW_Mram_ram2_DIPA<3>_UNCONNECTED , \NLW_Mram_ram2_DIPA<2>_UNCONNECTED , \NLW_Mram_ram2_DIPA<1>_UNCONNECTED , N0}),
    .DIPB({\NLW_Mram_ram2_DIPB<3>_UNCONNECTED , \NLW_Mram_ram2_DIPB<2>_UNCONNECTED , \NLW_Mram_ram2_DIPB<1>_UNCONNECTED , N0}),
    .WEA({we, we, we, we}),
    .WEB({we2, we2, we2, we2}),
    .DOA({\NLW_Mram_ram2_DOA<31>_UNCONNECTED , \NLW_Mram_ram2_DOA<30>_UNCONNECTED , \NLW_Mram_ram2_DOA<29>_UNCONNECTED , 
\NLW_Mram_ram2_DOA<28>_UNCONNECTED , \NLW_Mram_ram2_DOA<27>_UNCONNECTED , \NLW_Mram_ram2_DOA<26>_UNCONNECTED , \NLW_Mram_ram2_DOA<25>_UNCONNECTED , 
\NLW_Mram_ram2_DOA<24>_UNCONNECTED , \NLW_Mram_ram2_DOA<23>_UNCONNECTED , \NLW_Mram_ram2_DOA<22>_UNCONNECTED , \NLW_Mram_ram2_DOA<21>_UNCONNECTED , 
\NLW_Mram_ram2_DOA<20>_UNCONNECTED , \NLW_Mram_ram2_DOA<19>_UNCONNECTED , \NLW_Mram_ram2_DOA<18>_UNCONNECTED , \NLW_Mram_ram2_DOA<17>_UNCONNECTED , 
\NLW_Mram_ram2_DOA<16>_UNCONNECTED , \NLW_Mram_ram2_DOA<15>_UNCONNECTED , \NLW_Mram_ram2_DOA<14>_UNCONNECTED , \NLW_Mram_ram2_DOA<13>_UNCONNECTED , 
\NLW_Mram_ram2_DOA<12>_UNCONNECTED , \NLW_Mram_ram2_DOA<11>_UNCONNECTED , \NLW_Mram_ram2_DOA<10>_UNCONNECTED , \NLW_Mram_ram2_DOA<9>_UNCONNECTED , 
\NLW_Mram_ram2_DOA<8>_UNCONNECTED , \NLW_Mram_ram2_DOA<7>_UNCONNECTED , do[15], do[14], do[13], do[12], do[11], do[10], do[9]}),
    .DOB({\NLW_Mram_ram2_DOB<31>_UNCONNECTED , \NLW_Mram_ram2_DOB<30>_UNCONNECTED , \NLW_Mram_ram2_DOB<29>_UNCONNECTED , 
\NLW_Mram_ram2_DOB<28>_UNCONNECTED , \NLW_Mram_ram2_DOB<27>_UNCONNECTED , \NLW_Mram_ram2_DOB<26>_UNCONNECTED , \NLW_Mram_ram2_DOB<25>_UNCONNECTED , 
\NLW_Mram_ram2_DOB<24>_UNCONNECTED , \NLW_Mram_ram2_DOB<23>_UNCONNECTED , \NLW_Mram_ram2_DOB<22>_UNCONNECTED , \NLW_Mram_ram2_DOB<21>_UNCONNECTED , 
\NLW_Mram_ram2_DOB<20>_UNCONNECTED , \NLW_Mram_ram2_DOB<19>_UNCONNECTED , \NLW_Mram_ram2_DOB<18>_UNCONNECTED , \NLW_Mram_ram2_DOB<17>_UNCONNECTED , 
\NLW_Mram_ram2_DOB<16>_UNCONNECTED , \NLW_Mram_ram2_DOB<15>_UNCONNECTED , \NLW_Mram_ram2_DOB<14>_UNCONNECTED , \NLW_Mram_ram2_DOB<13>_UNCONNECTED , 
\NLW_Mram_ram2_DOB<12>_UNCONNECTED , \NLW_Mram_ram2_DOB<11>_UNCONNECTED , \NLW_Mram_ram2_DOB<10>_UNCONNECTED , \NLW_Mram_ram2_DOB<9>_UNCONNECTED , 
\NLW_Mram_ram2_DOB<8>_UNCONNECTED , \NLW_Mram_ram2_DOB<7>_UNCONNECTED , do2[15], do2[14], do2[13], do2[12], do2[11], do2[10], do2[9]}),
    .DOPA({\NLW_Mram_ram2_DOPA<3>_UNCONNECTED , \NLW_Mram_ram2_DOPA<2>_UNCONNECTED , \NLW_Mram_ram2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_ram2_DOPA<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_ram2_DOPB<3>_UNCONNECTED , \NLW_Mram_ram2_DOPB<2>_UNCONNECTED , \NLW_Mram_ram2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_ram2_DOPB<0>_UNCONNECTED })
  );
endmodule

