INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/Lab3/project_1/project_1.srcs/sim_1/new/Mult_test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_test_tb'
