## Комбінована логічна схема за допомогою process

```VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gates is
	port(a,b : in STD_LOGIC_VECTOR(3 downto 0);
	y1,y2,y3,y4,y5: out STD_LOGIC_VECTOR(3 downto 0));
end;
```

```VHDL
-- combinational logic using a process statement
architecture behav of gates is
begin
	process(all)
	begin
		y1 <= a and b; -- AND
		y2 <= a or b; -- OR
		y3 <= a xor b; -- XOR
		y4 <= not (a and b); -- NAND
		y5 <= not (a or b); -- NOR
	end process;
end;
```

---
Для моделювання комбінаційних логічних схем (КЛС) доцільніше використовувати паралельні (конкурентні) інструкції.

--- 
## Комбінована логічна схема за допомогою case
```VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity seven_seg_decoder is
	port(data: in STD_LOGIC_VECTOR(3 downto 0);
		segments: out STD_LOGIC_VECTOR(6 downto 0));
end;
```
```VHDL
architecture synth of seven_seg_decoder is  
begin  
	process(all) begin  
		case data is  
			–– abcdefg  
			when X"0" => segments <= "1111110";  
			when X"1" => segments <= "0110000";  
			when X"2" => segments <= "1101101";  
			when X"3" => segments <= "1111001";  
			when X"4" => segments <= "0110011";  
			when X"5" => segments <= "1011011";  
			when X"6" => segments <= "1011111";  
			when X"7" => segments <= "1110000";  
			when X"8" => segments <= "1111111";  
			when X"9" => segments <= "1110011";  
			when others => segments <= "0000000"; -- required  
		end case;  
	end process;  
end;
```

```VHDL
-- PRIORITY CIRCUIT USING DON’T CARES
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity priority_casez is
	port(a: in STD_LOGIC_VECTOR(3 downto 0);
	y: out STD_LOGIC_VECTOR(3 downto 0));
end;
```

```VHDL
architecture dontcare of priority_casez is
begin
	process(all) begin
	case? a is
			when "1---" =>y<= "1000";
			when "01--" =>y<= "0100";
			when "001-" =>y<= "0010";
			when "0001"=>y<= "0001";
			when others=>y<= "0000";
		end case?;
	end process;
end;
```
![[Pasted image 20251223002356.png]]
---
• Команда case призводить до синтезу KLO лише тоді, коли ми розглянули всі можливі комбінації вхідних даних