Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Apr 16 20:05:01 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       2           
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                  710        0.036        0.000                      0                  710        4.500        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.284        0.000                      0                  710        0.036        0.000                      0                  710        4.500        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 5.237ns (53.857%)  route 4.487ns (46.143%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841    11.701 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.847    12.549    game/alu/adder/s0_n_96
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    12.673 r  game/alu/adder/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.684    13.357    game/alu/adder/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.667    14.148    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.272 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.484    14.755    game/alu/adder/s0_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.879 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.879    game/alu_n_9
    SLICE_X56Y46         FDRE                                         r  game/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.453    14.858    game/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.081    15.163    game/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 5.237ns (54.681%)  route 4.340ns (45.319%))
  Logic Levels:           7  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841    11.701 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.847    12.549    game/alu/adder/s0_n_96
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    12.673 r  game/alu/adder/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.684    13.357    game/alu/adder/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.667    14.148    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.272 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.337    14.609    game/alu/adder/s0_0
    SLICE_X57Y48         LUT4 (Prop_lut4_I0_O)        0.124    14.733 r  game/alu/adder/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.733    game/alu_n_22
    SLICE_X57Y48         FDRE                                         r  game/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.454    14.859    game/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  game/M_st_win_q_reg[0]/C
                         clock pessimism              0.259    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)        0.032    15.115    game/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 5.113ns (53.890%)  route 4.375ns (46.110%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841    11.701 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.847    12.549    game/alu/adder/s0_n_96
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    12.673 r  game/alu/adder/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.684    13.357    game/alu/adder/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.667    14.148    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.272 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.372    14.643    game/M_alu_out[0]
    SLICE_X57Y47         FDRE                                         r  game/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.454    14.859    game/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.259    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y47         FDRE (Setup_fdre_C_D)       -0.043    15.040    game/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 5.237ns (54.682%)  route 4.340ns (45.318%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841    11.701 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.847    12.549    game/alu/adder/s0_n_96
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    12.673 r  game/alu/adder/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.684    13.357    game/alu/adder/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.667    14.148    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.272 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.337    14.609    game/alu/adder/s0_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    14.733 r  game/alu/adder/M_st_p1curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.733    game/alu_n_0
    SLICE_X54Y48         FDRE                                         r  game/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.453    14.858    game/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X54Y48         FDRE (Setup_fdre_C_D)        0.079    15.175    game/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 5.113ns (56.086%)  route 4.003ns (43.914%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841    11.701 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.847    12.549    game/alu/adder/s0_n_96
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    12.673 r  game/alu/adder/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.684    13.357    game/alu/adder/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.667    14.148    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.272 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.000    14.272    game/M_alu_out[0]
    SLICE_X55Y47         FDRE                                         r  game/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.453    14.858    game/clk_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X55Y47         FDRE (Setup_fdre_C_D)        0.031    15.127    game/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 4.989ns (55.666%)  route 3.973ns (44.334%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      3.841    11.701 r  game/alu/adder/s0/P[1]
                         net (fo=1, routed)           0.781    12.482    game/alu/adder/s0_n_104
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    12.606 r  game/alu/adder/M_st_p1curr_q[1]_i_3/O
                         net (fo=4, routed)           0.664    13.270    game/alu/adder/s0_3
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.394 r  game/alu/adder/M_st_p1acc_q[1]_i_1/O
                         net (fo=2, routed)           0.724    14.118    game/M_alu_out[1]
    SLICE_X55Y44         FDRE                                         r  game/M_st_p1acc_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.452    14.857    game/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  game/M_st_p1acc_q_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)       -0.067    15.028    game/M_st_p1acc_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 4.989ns (55.939%)  route 3.930ns (44.061%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      3.841    11.701 r  game/alu/adder/s0/P[1]
                         net (fo=1, routed)           0.781    12.482    game/alu/adder/s0_n_104
    SLICE_X57Y47         LUT4 (Prop_lut4_I1_O)        0.124    12.606 r  game/alu/adder/M_st_p1curr_q[1]_i_3/O
                         net (fo=4, routed)           0.664    13.270    game/alu/adder/s0_3
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.394 r  game/alu/adder/M_st_p1acc_q[1]_i_1/O
                         net (fo=2, routed)           0.680    14.074    game/M_alu_out[1]
    SLICE_X55Y41         FDRE                                         r  game/M_st_p2acc_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.451    14.856    game/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  game/M_st_p2acc_q_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)       -0.067    15.027    game/M_st_p2acc_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 4.989ns (57.337%)  route 3.712ns (42.663%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841    11.701 r  game/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.495    12.196    game/alu/adder/s0_n_103
    SLICE_X55Y46         LUT4 (Prop_lut4_I0_O)        0.124    12.320 f  game/alu/adder/M_st_p1curr_q[2]_i_3/O
                         net (fo=4, routed)           0.630    12.950    game/alu/adder/s0_6
    SLICE_X54Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.074 r  game/alu/adder/M_st_p1acc_q[2]_i_1/O
                         net (fo=2, routed)           0.783    13.857    game/M_alu_out[2]
    SLICE_X57Y45         FDRE                                         r  game/M_st_p1acc_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.453    14.858    game/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  game/M_st_p1acc_q_reg[2]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)       -0.058    15.024    game/M_st_p1acc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 4.989ns (57.240%)  route 3.727ns (42.760%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841    11.701 r  game/alu/adder/s0/P[7]
                         net (fo=1, routed)           0.780    12.481    game/alu/adder/s0_n_98
    SLICE_X55Y46         LUT4 (Prop_lut4_I1_O)        0.124    12.605 r  game/alu/adder/M_st_p1curr_q[7]_i_4/O
                         net (fo=4, routed)           0.491    13.095    game/alu/adder/s0_2
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  game/alu/adder/M_st_p1acc_q[7]_i_1/O
                         net (fo=2, routed)           0.652    13.871    game/M_alu_out[7]
    SLICE_X52Y45         FDRE                                         r  game/M_st_p2acc_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.452    14.857    game/clk_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  game/M_st_p2acc_q_reg[7]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)       -0.031    15.050    game/M_st_p2acc_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.989ns (57.312%)  route 3.716ns (42.688%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.060     6.694    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.298     6.992 r  game/s0_i_32/O
                         net (fo=2, routed)           0.350     7.342    game/alu/adder/s0_13
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.466 r  game/alu/adder/s0_i_15/O
                         net (fo=1, routed)           0.394     7.860    game/alu/adder/M_alu_a[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841    11.701 r  game/alu/adder/s0/P[6]
                         net (fo=1, routed)           0.915    12.616    game/alu/adder/s0_n_99
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.124    12.740 r  game/alu/adder/M_st_p1curr_q[6]_i_3/O
                         net (fo=4, routed)           0.467    13.207    game/alu/adder/s0_1
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.331 r  game/alu/adder/M_st_p1acc_q[6]_i_1/O
                         net (fo=2, routed)           0.529    13.860    game/M_alu_out[6]
    SLICE_X54Y47         FDRE                                         r  game/M_st_p2acc_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.453    14.858    game/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  game/M_st_p2acc_q_reg[6]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X54Y47         FDRE (Setup_fdre_C_D)       -0.031    15.065    game/M_st_p2acc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.398%)  route 0.214ns (50.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X38Y49         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  game/diceroll/random_number/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.214     1.886    game/diceroll/random_number/M_x_q[16]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  game/diceroll/random_number/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.931    game/diceroll/random_number/M_w_q[8]_i_1_n_0
    SLICE_X38Y50         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.830     2.020    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X38Y50         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDSE (Hold_fdse_C_D)         0.120     1.895    game/diceroll/random_number/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 game/diceroll/slowerclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/diceroll/slowerclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    game/diceroll/slowerclock/M_ctr_q_reg_n_0_[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    game/diceroll/slowerclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game/diceroll/slowerclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/diceroll/slowerclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    game/diceroll/slowerclock/M_ctr_q_reg_n_0_[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    game/diceroll/slowerclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 game/p2hold/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/det_p2hold/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.177%)  route 0.255ns (57.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.565     1.509    game/p2hold/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  game/p2hold/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game/p2hold/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.067     1.717    game/p2hold/M_ctr_q_reg[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  game/p2hold/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.188     1.950    game/det_p2hold/M_det_p2hold_in
    SLICE_X52Y46         FDRE                                         r  game/det_p2hold/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.837     2.027    game/det_p2hold/clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  game/det_p2hold/M_last_q_reg/C
                         clock pessimism             -0.246     1.781    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.059     1.840    game/det_p2hold/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.661%)  route 0.293ns (58.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X38Y49         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  game/diceroll/random_number/M_x_q_reg[13]/Q
                         net (fo=4, routed)           0.293     1.964    game/diceroll/random_number/M_x_q[13]
    SLICE_X38Y50         LUT5 (Prop_lut5_I4_O)        0.045     2.009 r  game/diceroll/random_number/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.009    game/diceroll/random_number/M_w_q[13]_i_1_n_0
    SLICE_X38Y50         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.830     2.020    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X38Y50         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[13]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDSE (Hold_fdse_C_D)         0.121     1.896    game/diceroll/random_number/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 game/diceroll/slowerclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/diceroll/slowerclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    game/diceroll/slowerclock/M_ctr_q_reg_n_0_[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.032 r  game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[21]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    game/diceroll/slowerclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.485%)  route 0.297ns (61.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/diceroll/random_number/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.297     1.946    game/diceroll/random_number/M_x_q[27]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.991 r  game/diceroll/random_number/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.991    game/diceroll/random_number/M_w_d[27]
    SLICE_X40Y50         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.868    game/diceroll/random_number/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 game/diceroll/slowerclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/diceroll/slowerclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    game/diceroll/slowerclock/M_ctr_q_reg_n_0_[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.034 r  game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    game/diceroll/slowerclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 game/diceroll/slowerclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/diceroll/slowerclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    game/diceroll/slowerclock/M_ctr_q_reg_n_0_[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    game/diceroll/slowerclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    game/diceroll/slowerclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  game/diceroll/slowerclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    game/diceroll/slowerclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[24]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    game/diceroll/slowerclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.244%)  route 0.298ns (58.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.508    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X38Y49         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  game/diceroll/random_number/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.298     1.969    game/diceroll/random_number/M_x_q[16]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.014 r  game/diceroll/random_number/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.014    game/diceroll/random_number/M_w_d[19]
    SLICE_X43Y50         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.021    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     1.867    game/diceroll/random_number/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.038ns  (logic 5.286ns (35.148%)  route 9.753ns (64.852%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  game/FSM_onehot_M_game_q_reg[6]/Q
                         net (fo=33, routed)          1.047     6.721    game/FSM_onehot_M_game_q_reg_n_0_[6]
    SLICE_X52Y45         LUT2 (Prop_lut2_I1_O)        0.146     6.867 r  game/s0_carry_i_10/O
                         net (fo=26, routed)          1.442     8.309    game/M_st_win_d
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.328     8.637 r  game/display_p1curr_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.898     9.535    display_p1curr/M_game_p1curr[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.659 f  display_p1curr/display_p1curr_seg_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.824    10.483    game/display_p1curr_seg_OBUF[6]_inst_i_2_1
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.607 f  game/display_p1curr_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.286    game/display_p1curr_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.410 r  game/display_p1curr_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.955    12.365    game/display_p1curr_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.152    12.517 r  game/display_p1curr_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.907    16.424    display_p1curr_seg_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         3.770    20.194 r  display_p1curr_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.194    display_p1curr_seg[5]
    T5                                                                r  display_p1curr_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.956ns  (logic 5.303ns (35.456%)  route 9.653ns (64.544%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  game/FSM_onehot_M_game_q_reg[6]/Q
                         net (fo=33, routed)          1.047     6.721    game/FSM_onehot_M_game_q_reg_n_0_[6]
    SLICE_X52Y45         LUT2 (Prop_lut2_I1_O)        0.146     6.867 r  game/s0_carry_i_10/O
                         net (fo=26, routed)          1.442     8.309    game/M_st_win_d
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.328     8.637 r  game/display_p1curr_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.898     9.535    display_p1curr/M_game_p1curr[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.659 f  display_p1curr/display_p1curr_seg_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.824    10.483    game/display_p1curr_seg_OBUF[6]_inst_i_2_1
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.607 f  game/display_p1curr_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.286    game/display_p1curr_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.410 r  game/display_p1curr_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.958    12.368    game/display_p1curr_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.152    12.520 r  game/display_p1curr_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.805    16.324    display_p1curr_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    20.111 r  display_p1curr_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.111    display_p1curr_seg[3]
    R6                                                                r  display_p1curr_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.837ns  (logic 4.848ns (32.675%)  route 9.989ns (67.325%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.796     7.429    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.298     7.727 f  game/display_dice_seg_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          1.244     8.972    game/display_dice_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.096 r  game/display_p2curr_seg_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           0.831     9.926    display_p2curr/M_game_p2curr[5]
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.050 r  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.789    10.840    game/display_p2curr_seg_OBUF[3]_inst_i_1_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.964 r  game/display_p2curr_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.990    11.953    game/display_p2curr_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y49         LUT4 (Prop_lut4_I3_O)        0.124    12.077 r  game/display_p2curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.339    16.417    display_p2curr_seg_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         3.576    19.993 r  display_p2curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.993    display_p2curr_seg[0]
    R8                                                                r  display_p2curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.674ns  (logic 5.280ns (35.978%)  route 9.395ns (64.022%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.572     5.156    game/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  game/FSM_onehot_M_game_q_reg[16]/Q
                         net (fo=14, routed)          1.053     6.728    game/FSM_onehot_M_game_q_reg_n_0_[16]
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.152     6.880 r  game/display_p1curr_seg_OBUF[6]_inst_i_19/O
                         net (fo=29, routed)          1.176     8.055    game/display_p1curr_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.381 r  game/display_p1acc_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           1.029     9.410    display_p1acc/M_game_p1acc[3]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.534 r  display_p1acc/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.165    10.699    game/display_p1acc_seg_OBUF[2]_inst_i_1_0
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.823 r  game/display_p1acc_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.502    game/display_p1acc_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.626 f  game/display_p1acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           1.037    12.663    game/display_p1acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.153    12.816 r  game/display_p1acc_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.256    16.072    display_p1acc_seg_OBUF[1]
    A7                   OBUF (Prop_obuf_I_O)         3.759    19.831 r  display_p1acc_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.831    display_p1acc_seg[1]
    A7                                                                r  display_p1acc_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.637ns  (logic 5.183ns (35.407%)  route 9.455ns (64.593%))
  Logic Levels:           7  (LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.796     7.429    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.298     7.727 f  game/display_dice_seg_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          1.507     9.234    game/display_dice_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.358 r  game/display_p2acc_seg_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.688    10.046    display_p2acc/M_game_p2acc[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.170 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.983    11.152    game/display_p2acc_seg_OBUF[3]_inst_i_1_4
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.276 r  game/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           0.679    11.955    game/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.079 r  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.908    12.988    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I4_O)        0.148    13.136 r  game/display_p2acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.895    16.030    display_p2acc_seg_OBUF[5]
    A2                   OBUF (Prop_obuf_I_O)         3.763    19.793 r  display_p2acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.793    display_p2acc_seg[5]
    A2                                                                r  display_p2acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.591ns  (logic 5.054ns (34.641%)  route 9.536ns (65.359%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  game/FSM_onehot_M_game_q_reg[6]/Q
                         net (fo=33, routed)          1.047     6.721    game/FSM_onehot_M_game_q_reg_n_0_[6]
    SLICE_X52Y45         LUT2 (Prop_lut2_I1_O)        0.146     6.867 r  game/s0_carry_i_10/O
                         net (fo=26, routed)          1.442     8.309    game/M_st_win_d
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.328     8.637 r  game/display_p1curr_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.898     9.535    display_p1curr/M_game_p1curr[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.659 r  display_p1curr/display_p1curr_seg_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.824    10.483    game/display_p1curr_seg_OBUF[6]_inst_i_2_1
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.607 r  game/display_p1curr_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.286    game/display_p1curr_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.410 f  game/display_p1curr_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.958    12.368    game/display_p1curr_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124    12.492 r  game/display_p1curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.688    16.180    display_p1curr_seg_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.566    19.746 r  display_p1curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.746    display_p1curr_seg[1]
    T10                                                               r  display_p1curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.549ns  (logic 5.038ns (34.625%)  route 9.512ns (65.375%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.572     5.156    game/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  game/FSM_onehot_M_game_q_reg[16]/Q
                         net (fo=14, routed)          1.053     6.728    game/FSM_onehot_M_game_q_reg_n_0_[16]
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.152     6.880 r  game/display_p1curr_seg_OBUF[6]_inst_i_19/O
                         net (fo=29, routed)          1.176     8.055    game/display_p1curr_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.381 r  game/display_p1acc_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           1.029     9.410    display_p1acc/M_game_p1acc[3]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.534 f  display_p1acc/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.165    10.699    game/display_p1acc_seg_OBUF[2]_inst_i_1_0
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.823 f  game/display_p1acc_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.502    game/display_p1acc_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.626 r  game/display_p1acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           1.037    12.663    game/display_p1acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.787 r  game/display_p1acc_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.373    16.160    display_p1acc_seg_OBUF[3]
    B5                   OBUF (Prop_obuf_I_O)         3.546    19.706 r  display_p1acc_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.706    display_p1acc_seg[3]
    B5                                                                r  display_p1acc_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.537ns  (logic 5.168ns (35.555%)  route 9.368ns (64.445%))
  Logic Levels:           7  (LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.571     5.155    game/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=23, routed)          1.796     7.429    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.298     7.727 f  game/display_dice_seg_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          1.507     9.234    game/display_dice_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.358 r  game/display_p2acc_seg_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.688    10.046    display_p2acc/M_game_p2acc[4]
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.170 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.983    11.152    game/display_p2acc_seg_OBUF[3]_inst_i_1_4
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.276 r  game/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           0.679    11.955    game/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.079 r  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.673    12.753    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.117    12.870 r  game/display_p2acc_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.043    15.913    display_p2acc_seg_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.779    19.692 r  display_p2acc_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.692    display_p2acc_seg[3]
    C2                                                                r  display_p2acc_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.503ns  (logic 5.245ns (36.167%)  route 9.258ns (63.833%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.572     5.156    game/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  game/FSM_onehot_M_game_q_reg[16]/Q
                         net (fo=14, routed)          1.053     6.728    game/FSM_onehot_M_game_q_reg_n_0_[16]
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.152     6.880 r  game/display_p1curr_seg_OBUF[6]_inst_i_19/O
                         net (fo=29, routed)          1.176     8.055    game/display_p1curr_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.381 r  game/display_p1acc_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           1.029     9.410    display_p1acc/M_game_p1acc[3]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.534 f  display_p1acc/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.165    10.699    game/display_p1acc_seg_OBUF[2]_inst_i_1_0
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.823 f  game/display_p1acc_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.502    game/display_p1acc_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.626 r  game/display_p1acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.814    12.440    game/display_p1acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.119    12.559 r  game/display_p1acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.342    15.901    display_p1acc_seg_OBUF[6]
    B4                   OBUF (Prop_obuf_I_O)         3.758    19.659 r  display_p1acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.659    display_p1acc_seg[6]
    B4                                                                r  display_p1acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.499ns  (logic 5.237ns (36.123%)  route 9.261ns (63.877%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.572     5.156    game/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  game/FSM_onehot_M_game_q_reg[16]/Q
                         net (fo=14, routed)          1.053     6.728    game/FSM_onehot_M_game_q_reg_n_0_[16]
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.152     6.880 r  game/display_p1curr_seg_OBUF[6]_inst_i_19/O
                         net (fo=29, routed)          1.176     8.055    game/display_p1curr_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.381 r  game/display_p1acc_seg_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           1.029     9.410    display_p1acc/M_game_p1acc[3]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.534 f  display_p1acc/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.165    10.699    game/display_p1acc_seg_OBUF[2]_inst_i_1_0
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.823 f  game/display_p1acc_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679    11.502    game/display_p1acc_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.626 r  game/display_p1acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.810    12.436    game/display_p1acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.118    12.554 r  game/display_p1acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.350    15.904    display_p1acc_seg_OBUF[5]
    A4                   OBUF (Prop_obuf_I_O)         3.751    19.655 r  display_p1acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.655    display_p1acc_seg[5]
    A4                                                                r  display_p1acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.433ns (64.488%)  route 0.789ns (35.512%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.568     1.512    game/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  game/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.164     1.676 f  game/M_st_currdice_q_reg[1]/Q
                         net (fo=15, routed)          0.305     1.981    game/M_st_currdice_q[1]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  game/display_dice_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.510    display_dice_seg_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.734 r  display_dice_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.734    display_dice_seg[2]
    N3                                                                r  display_dice_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.409ns (57.375%)  route 1.047ns (42.625%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.568     1.512    game/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  game/M_st_currdice_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  game/M_st_currdice_q_reg[2]/Q
                         net (fo=15, routed)          0.470     2.123    game/M_st_currdice_q[2]
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.045     2.168 r  game/display_dice_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.576     2.744    display_dice_seg_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.967 r  display_dice_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.967    display_dice_seg[1]
    N2                                                                r  display_dice_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.425ns (56.409%)  route 1.101ns (43.591%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.568     1.512    game/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  game/M_st_currdice_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  game/M_st_currdice_q_reg[0]/Q
                         net (fo=15, routed)          0.455     2.108    game/M_st_currdice_q[0]
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.045     2.153 r  game/display_dice_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.646     2.799    display_dice_seg_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         1.239     4.038 r  display_dice_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.038    display_dice_seg[0]
    M2                                                                r  display_dice_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.474ns (58.579%)  route 1.042ns (41.421%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.593     1.537    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.261     1.926    display_p1acc/seg_display/ctr/Q[0]
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.098     2.024 r  display_p1acc/seg_display/ctr/display_p1acc_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.805    display_p1acc_sel_OBUF[1]
    C6                   OBUF (Prop_obuf_I_O)         1.248     4.052 r  display_p1acc_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.052    display_p1acc_sel[1]
    C6                                                                r  display_p1acc_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.490ns (56.453%)  route 1.150ns (43.547%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.594     1.538    display_p2curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.442     2.107    game/display_p2curr_seg_OBUF[4]_inst_i_1_0[0]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.098     2.205 f  game/display_p2curr_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.218     2.424    game/display_p2curr_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.469 r  game/display_p2curr_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.958    display_p2curr_seg_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.178 r  display_p2curr_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.178    display_p2curr_seg[2]
    K2                                                                r  display_p2curr_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.476ns (55.014%)  route 1.207ns (44.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.596     1.540    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.348     2.015    display_p2acc/seg_display/ctr/Q[0]
    SLICE_X63Y50         LUT2 (Prop_lut2_I1_O)        0.098     2.113 r  display_p2acc/seg_display/ctr/display_p2acc_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.859     2.972    display_p2acc_sel_OBUF[0]
    C1                   OBUF (Prop_obuf_I_O)         1.250     4.222 r  display_p2acc_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.222    display_p2acc_sel[0]
    C1                                                                r  display_p2acc_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.463ns (53.359%)  route 1.278ns (46.641%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.566     1.510    game/clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  game/M_st_p2curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.674 f  game/M_st_p2curr_q_reg[7]/Q
                         net (fo=7, routed)           0.494     2.168    game/M_st_p2curr_q[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.213 r  game/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.237     2.450    game/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.495 r  game/display_p2curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.547     3.042    display_p2curr_seg_OBUF[1]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.251 r  display_p2curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.251    display_p2curr_seg[1]
    K3                                                                r  display_p2curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.538ns (56.579%)  route 1.180ns (43.421%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.596     1.540    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.128     1.668 f  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.348     2.015    display_p2acc/seg_display/ctr/Q[0]
    SLICE_X63Y50         LUT2 (Prop_lut2_I1_O)        0.097     2.112 r  display_p2acc/seg_display/ctr/display_p2acc_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.832     2.945    display_p2acc_sel_OBUF[1]
    B1                   OBUF (Prop_obuf_I_O)         1.313     4.257 r  display_p2acc_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.257    display_p2acc_sel[1]
    B1                                                                r  display_p2acc_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.529ns (56.085%)  route 1.198ns (43.916%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.593     1.537    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.261     1.926    display_p1acc/seg_display/ctr/Q[0]
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.095     2.021 r  display_p1acc/seg_display/ctr/display_p1acc_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.957    display_p1acc_sel_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.306     4.264 r  display_p1acc_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.264    display_p1acc_sel[0]
    C7                                                                r  display_p1acc_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.531ns (54.471%)  route 1.280ns (45.529%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.567     1.511    game/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game/FSM_onehot_M_game_q_reg[16]/Q
                         net (fo=14, routed)          0.198     1.873    game/FSM_onehot_M_game_q_reg_n_0_[16]
    SLICE_X49Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.918 f  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=32, routed)          0.276     2.194    game/FSM_onehot_M_game_q_reg[14]_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.239 f  game/display_p2curr_seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           0.248     2.487    game/display_p2curr_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.532 r  game/display_p2curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.558     3.090    display_p2curr_seg_OBUF[4]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.322 r  display_p2curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.322    display_p2curr_seg[4]
    L2                                                                r  display_p2curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           315 Endpoints
Min Delay           315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.598ns (19.171%)  route 6.736ns (80.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.888     8.334    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.598ns (19.171%)  route 6.736ns (80.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.888     8.334    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.598ns (19.171%)  route 6.736ns (80.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.888     8.334    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.334ns  (logic 1.598ns (19.171%)  route 6.736ns (80.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.888     8.334    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.268ns  (logic 1.598ns (19.326%)  route 6.670ns (80.674%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.822     8.268    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X39Y51         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.436     4.840    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X39Y51         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[21]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.598ns (19.601%)  route 6.554ns (80.399%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.706     8.152    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.598ns (19.601%)  route 6.554ns (80.399%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.706     8.152    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.598ns (19.601%)  route 6.554ns (80.399%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.706     8.152    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.598ns (19.601%)  route 6.554ns (80.399%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.706     8.152    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X41Y52         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.150ns  (logic 1.598ns (19.604%)  route 6.553ns (80.396%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         5.848     7.322    game/diceroll/edge_rng/resetbutton_IBUF
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.446 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.705     8.150    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X40Y50         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.438     4.842    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2rollbutton
                            (input port)
  Destination:            game/p2roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.230ns (35.058%)  route 0.426ns (64.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  p2rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p2rollbutton
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  p2rollbutton_IBUF_inst/O
                         net (fo=1, routed)           0.426     0.656    game/p2roll/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y60         FDRE                                         r  game/p2roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.860     2.049    game/p2roll/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  game/p2roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1rollbutton
                            (input port)
  Destination:            game/p1roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.253ns (31.250%)  route 0.557ns (68.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p1rollbutton
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1rollbutton_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.811    game/p1roll/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.860     2.049    game/p1roll/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1holdbutton
                            (input port)
  Destination:            game/p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.254ns (26.813%)  route 0.693ns (73.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p1holdbutton
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.947    game/p1hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X54Y60         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/p1hold/sync/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2holdbutton
                            (input port)
  Destination:            game/p2hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.239ns (23.347%)  route 0.784ns (76.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  p2holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p2holdbutton
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  p2holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.023    game/p2hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X54Y60         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/p2hold/sync/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.242ns (19.310%)  route 1.010ns (80.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         1.010     1.252    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     2.056    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.242ns (19.310%)  route 1.010ns (80.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         1.010     1.252    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     2.056    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.242ns (19.310%)  route 1.010ns (80.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         1.010     1.252    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     2.056    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.242ns (19.310%)  route 1.010ns (80.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         1.010     1.252    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     2.056    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.242ns (18.566%)  route 1.060ns (81.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         1.060     1.302    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y48         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.867     2.057    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.242ns (18.566%)  route 1.060ns (81.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=280, routed)         1.060     1.302    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y48         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.867     2.057    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[12]/C





