<profile>

<section name = "Vivado HLS Report for 'StreamingDataWidthCo'" level="0">
<item name = "Date">Tue May 10 21:15:46 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.500 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 128, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 165, 49, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 129, -</column>
<column name="Register">-, -, 267, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="ultra_net_mul_32sbkb_U9">ultra_net_mul_32sbkb, 0, 2, 165, 49, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_136_p2">+, 0, 0, 39, 32, 1</column>
<column name="t_fu_127_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln225_fu_122_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln234_fu_142_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_1_fu_58">9, 2, 32, 64</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="numReps_out_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="r_V_reg_89">9, 2, 128, 256</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="t_0_i_reg_101">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_fu_58">32, 0, 32, 0</column>
<column name="icmp_ln225_reg_197">1, 0, 1, 0</column>
<column name="icmp_ln234_reg_206">1, 0, 1, 0</column>
<column name="numReps_read_reg_187">32, 0, 32, 0</column>
<column name="r_V_reg_89">128, 0, 128, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_0_i_reg_101">32, 0, 32, 0</column>
<column name="totalIters_reg_192">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="in_V_V_dout">in, 64, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 192, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_out_din">out, 32, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_full_n">in, 1, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_write">out, 1, ap_fifo, numReps_out, pointer</column>
</table>
</item>
</section>
</profile>
