// Seed: 319846561
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2;
  assign id_2 = 1'b0 ? id_1 : 1;
  type_4(
      id_1 && id_1, id_1
  );
  assign id_2 = id_1;
endmodule
