// Seed: 1190621983
module module_0 ();
  wire id_2;
  assign module_1.id_0 = 0;
  assign id_1 = -1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input wor id_0
);
  tri id_2 = 1, id_3, id_4;
  tri1 id_5;
  module_0 modCall_1 ();
  assign id_2 = id_3 == id_2;
  supply1 id_6, id_7 = -1, id_8;
  assign id_5 = (id_6);
  assign id_7 = -1;
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    input wor id_2,
    output wand id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    output uwire id_15,
    input supply1 id_16
);
  wire id_18 = id_5 & -1;
  module_0 modCall_1 ();
  integer id_19;
endmodule
