#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 13 17:33:32 2022
# Process ID: 19764
# Current directory: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15924 C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.xpr
# Log file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/vivado.log
# Journal file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.xpr
update_compile_order -fileset sources_1
update_files -from_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml -to_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/component.xml -filesets [get_filesets *]
add_files -norecurse C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v]
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/oAXI] [get_bd_intf_pins axi4stream_vip_1/S_AXIS]
connect_bd_net [get_bd_pins AXI_FIFO_0/oAXI_aclk] [get_bd_pins axi4stream_vip_1/aclk]
startgroup
set_property -dict [list CONFIG.INTERFACE_MODE {SLAVE} CONFIG.HAS_ARESETN {0}] [get_bd_cells axi4stream_vip_1]
endgroup
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces iAXI_aclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces iAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::add_bus_parameter HAS_TREADY [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
set_property CONFIG.FREQ_HZ 2000000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property CONFIG.FREQ_HZ 200000 [get_bd_intf_pins /AXI_FIFO_0/oAXI]
set_property CONFIG.FREQ_HZ 2000000 [get_bd_intf_pins /AXI_FIFO_0/oAXI]
validate_bd_design
validate_bd_design
set_property CONFIG.CLK_DOMAIN design_1_AXI_FIFO_0_0_oAXI_aclk [get_bd_intf_pins /AXI_FIFO_0/oAXI]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::remove_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::remove_bus_parameter HAS_TREADY [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
set_property CONFIG.CLK_DOMAIN design_1_clk [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
startgroup
endgroup
validate_bd_design
save_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
regenerate_bd_layout
reset_property CONFIG.FREQ_HZ [get_bd_intf_pins S_AXIS]
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk] [get_bd_intf_nets AXI_FIFO_0_oAXI] [get_bd_cells axi4stream_vip_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axi4stream_vip_1
endgroup
set_property location {3 532 87} [get_bd_cells axi4stream_vip_1]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/oAXI] [get_bd_intf_pins axi4stream_vip_1/S_AXIS]
connect_bd_net [get_bd_pins axi4stream_vip_1/aclk] [get_bd_pins AXI_FIFO_0/oAXI_aclk]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
delete_bd_objs [get_bd_intf_nets axi4stream_vip_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4stream_vip_1/M_AXIS] [get_bd_intf_pins AXI_FIFO_0/iAXI]
undo
undo
delete_bd_objs [get_bd_intf_nets AXI_FIFO_0_oAXI] [get_bd_nets AXI_FIFO_0_oAXI_aclk] [get_bd_cells axi4stream_vip_1]
undo
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
delete_bd_objs [get_bd_intf_nets AXI_FIFO_0_oAXI]
regenerate_bd_layout
validate_bd_design
set_property location {3.5 772 121} [get_bd_cells axi4stream_vip_1]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/oAXI] [get_bd_intf_pins axi4stream_vip_1/S_AXIS]
connect_bd_net [get_bd_pins axi4stream_vip_1/aclk] [get_bd_pins AXI_FIFO_0/oAXI_aclk]
startgroup
set_property -dict [list CONFIG.INTERFACE_MODE {SLAVE} CONFIG.HAS_ARESETN {0}] [get_bd_cells axi4stream_vip_1]
endgroup
validate_bd_design
set_property CONFIG.CLK_DOMAIN design_1_clk [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/AXI_FIFO_0/oAXI_aclk (0 MHz)" }  [get_bd_pins axi4stream_vip_1/aclk]
validate_bd_design
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi4stream_vip_1_1] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 {design_1_AXI_FIFO_0_0_synth_1 design_1_axi4stream_vip_1_1_synth_1}
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/AXI_FIFO_0/oAXI_aclk (0 MHz)" }  [get_bd_pins axi4stream_vip_1/aclk]
save_bd_design
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/AXI_FIFO_0/oAXI_aclk (0 MHz)" }  [get_bd_pins axi4stream_vip_1/aclk]
save_bd_design
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces iAXI_aclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::add_bus_parameter PHASE [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif iAXI -clock iAXI_aclk [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_AXI_FIFO_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
