do modelsim.inicasdf
# Cannot open macro file: modelsim.inicasdf
dir
# create-this-app  dma_test.objdump  main.cpp  modelsim.ini  transcript
# dma_test.elf	 genbsp.sh	   Makefile  obj
# dma_test.map	 libraries	   mem_init  readme.txt
cd ..
# reading /home/diego/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
cd ..
cd ..
dir
# aca	    astolfi.txt  dsd	   german  imperial-rag  pathfinder  RISC-V-CPU
# alstom.txt  docml	 embedded  hlp	   nativefier	 placement
sasdfasdf
# invalid command name "sasdfasdf"
cd pathfinder/quartus/nios2_system/testbench/mentor
# reading modelsim.ini
do msim_setup.tcl
# nios2_system_tb
# ./../
# /home/diego/intelFPGA_lite/20.1/quartus/
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev ./libraries/cyclonev/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap error_adapter_0 ./libraries/error_adapter_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter_006 ./libraries/avalon_st_adapter_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter ./libraries/avalon_st_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_rsp_width_adapter ./libraries/sdram_s1_rsp_width_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_002 ./libraries/rsp_mux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_001 ./libraries/rsp_mux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux ./libraries/rsp_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_006 ./libraries/rsp_demux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_003 ./libraries/rsp_demux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_006 ./libraries/cmd_mux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_003 ./libraries/cmd_mux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux ./libraries/cmd_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_002 ./libraries/cmd_demux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_001 ./libraries/cmd_demux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux ./libraries/cmd_demux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_burst_adapter ./libraries/sdram_s1_burst_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_limiter ./libraries/cpu_data_master_limiter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_009 ./libraries/router_009/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_006 ./libraries/router_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_003 ./libraries/router_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_002 ./libraries/router_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_001 ./libraries/router_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router ./libraries/router/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent_rsp_fifo ./libraries/jtag_uart_avalon_jtag_slave_agent_rsp_fifo/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent ./libraries/jtag_uart_avalon_jtag_slave_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_agent ./libraries/cpu_data_master_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_translator ./libraries/jtag_uart_avalon_jtag_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_translator ./libraries/cpu_data_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu ./libraries/cpu/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap irq_mapper ./libraries/irq_mapper/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_1 ./libraries/mm_interconnect_1/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_multi_xconnect ./libraries/cpu_custom_instruction_master_multi_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_slave_translator0 ./libraries/cpu_custom_instruction_master_comb_slave_translator0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_xconnect ./libraries/cpu_custom_instruction_master_comb_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_translator ./libraries/cpu_custom_instruction_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timestamp_timer ./libraries/timestamp_timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timer ./libraries/timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sysid ./libraries/sysid/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap spi ./libraries/spi/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram ./libraries/sdram/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio_debug ./libraries/pio_debug/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio ./libraries/pio/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mem_access ./libraries/mem_access/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap ltf ./libraries/ltf/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lef ./libraries/lef/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart ./libraries/jtag_uart/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dma ./libraries/dma/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dijkstra_check_step ./libraries/dijkstra_check_step/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_my_partner ./libraries/sdram_my_partner/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_reset_bfm ./libraries/nios2_system_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_clk_bfm ./libraries/nios2_system_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst ./libraries/nios2_system_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:04 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:33:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:04 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:33:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:04 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:33:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:04 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:33:05 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:05 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:33:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:05 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:33:07 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:33:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 17:33:08 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:08 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 17:33:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:08 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 17:33:09 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:09 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:33:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:11 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:33:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:11 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:33:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:11 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 17:33:12 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:12 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 17:33:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:12 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 17:33:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 17:33:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 17:33:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# ** Error (suppressible): ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv(29): (vlog-7033) Variable 'done' driven in a combinational block, may not be driven by any other process. See ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv(23).
# End time: 17:33:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/diego/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
ld_debug
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:36 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:35:37 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:37 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:35:37 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:37 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:35:37 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:37 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:35:38 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:38 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:35:38 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:38 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:35:40 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:40 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:35:41 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:41 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 17:35:41 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:41 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 17:35:42 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:42 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 17:35:43 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:43 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 17:35:44 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:44 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 17:35:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:44 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:35:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:44 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:35:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:44 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:35:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:45 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:35:46 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:46 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 17:35:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:46 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 17:35:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:46 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:48 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:35:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 17:35:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:49 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 17:35:50 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:50 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 17:35:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:51 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 17:35:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:52 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:53 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:53 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:53 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:53 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:53 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:53 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 17:35:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 17:35:53 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20122 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
run
# 101950 ns: ERROR: nios2_system_cpu_cpu_test_bench/A_en is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(740)
#    Time: 101950 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 740
ld_debug
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:55 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:53:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:55 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:53:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:55 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:53:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:55 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:53:56 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:56 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:53:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:56 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:53:58 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:58 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:53:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:58 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 17:53:59 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:59 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 17:53:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:59 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 17:53:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:00 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:54:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:54:02 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:54:02 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 17:54:03 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:03 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 17:54:03 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 17:54:04 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:04 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 17:54:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:04 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 17:54:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:04 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:54:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:04 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 17:54:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:04 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:54:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:04 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 17:54:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:54:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 17:54:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 17:54:08 on Jun 17,2024, Elapsed time: 0:18:15
# Errors: 0, Warnings: 198
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 17:54:08 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20122 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
quit -sim
# End time: 17:54:55 on Jun 17,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 198
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev ./libraries/cyclonev/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap error_adapter_0 ./libraries/error_adapter_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter_006 ./libraries/avalon_st_adapter_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter ./libraries/avalon_st_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_rsp_width_adapter ./libraries/sdram_s1_rsp_width_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_002 ./libraries/rsp_mux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_001 ./libraries/rsp_mux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux ./libraries/rsp_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_006 ./libraries/rsp_demux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_003 ./libraries/rsp_demux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_006 ./libraries/cmd_mux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_003 ./libraries/cmd_mux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux ./libraries/cmd_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_002 ./libraries/cmd_demux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_001 ./libraries/cmd_demux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux ./libraries/cmd_demux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_burst_adapter ./libraries/sdram_s1_burst_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_limiter ./libraries/cpu_data_master_limiter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_009 ./libraries/router_009/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_006 ./libraries/router_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_003 ./libraries/router_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_002 ./libraries/router_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_001 ./libraries/router_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router ./libraries/router/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent_rsp_fifo ./libraries/jtag_uart_avalon_jtag_slave_agent_rsp_fifo/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent ./libraries/jtag_uart_avalon_jtag_slave_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_agent ./libraries/cpu_data_master_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_translator ./libraries/jtag_uart_avalon_jtag_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_translator ./libraries/cpu_data_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu ./libraries/cpu/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap irq_mapper ./libraries/irq_mapper/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_1 ./libraries/mm_interconnect_1/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_multi_xconnect ./libraries/cpu_custom_instruction_master_multi_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_slave_translator0 ./libraries/cpu_custom_instruction_master_comb_slave_translator0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_xconnect ./libraries/cpu_custom_instruction_master_comb_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_translator ./libraries/cpu_custom_instruction_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timestamp_timer ./libraries/timestamp_timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timer ./libraries/timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sysid ./libraries/sysid/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap spi ./libraries/spi/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram ./libraries/sdram/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio_debug ./libraries/pio_debug/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio ./libraries/pio/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mem_access ./libraries/mem_access/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap ltf ./libraries/ltf/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lef ./libraries/lef/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart ./libraries/jtag_uart/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dma ./libraries/dma/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dijkstra_check_step ./libraries/dijkstra_check_step/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_my_partner ./libraries/sdram_my_partner/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_reset_bfm ./libraries/nios2_system_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_clk_bfm ./libraries/nios2_system_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst ./libraries/nios2_system_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld_debug
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:06 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:55:07 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:55:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:55:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:55:08 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:08 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:55:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:08 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:55:09 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:09 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 17:55:10 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:10 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 17:55:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:10 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 17:55:11 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:11 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 17:55:12 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:12 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:55:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:13 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:55:14 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:14 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:55:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:14 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:55:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:14 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:55:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:14 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:55:15 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:15 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 17:55:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:15 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 17:55:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:15 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 17:55:17 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:17 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 17:55:17 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:17 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 17:55:17 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:17 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:18 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:55:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:19 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 17:55:19 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:55:20 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:20 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 17:55:21 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:22 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 17:55:22 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 17:55:23 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 17:55:23 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20122 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev ./libraries/cyclonev/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap error_adapter_0 ./libraries/error_adapter_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter_006 ./libraries/avalon_st_adapter_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter ./libraries/avalon_st_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_rsp_width_adapter ./libraries/sdram_s1_rsp_width_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_002 ./libraries/rsp_mux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_001 ./libraries/rsp_mux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux ./libraries/rsp_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_006 ./libraries/rsp_demux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_003 ./libraries/rsp_demux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_006 ./libraries/cmd_mux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_003 ./libraries/cmd_mux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux ./libraries/cmd_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_002 ./libraries/cmd_demux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_001 ./libraries/cmd_demux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux ./libraries/cmd_demux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_burst_adapter ./libraries/sdram_s1_burst_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_limiter ./libraries/cpu_data_master_limiter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_009 ./libraries/router_009/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_006 ./libraries/router_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_003 ./libraries/router_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_002 ./libraries/router_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_001 ./libraries/router_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router ./libraries/router/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent_rsp_fifo ./libraries/jtag_uart_avalon_jtag_slave_agent_rsp_fifo/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent ./libraries/jtag_uart_avalon_jtag_slave_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_agent ./libraries/cpu_data_master_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_translator ./libraries/jtag_uart_avalon_jtag_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_translator ./libraries/cpu_data_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu ./libraries/cpu/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap irq_mapper ./libraries/irq_mapper/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_1 ./libraries/mm_interconnect_1/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_multi_xconnect ./libraries/cpu_custom_instruction_master_multi_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_slave_translator0 ./libraries/cpu_custom_instruction_master_comb_slave_translator0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_xconnect ./libraries/cpu_custom_instruction_master_comb_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_translator ./libraries/cpu_custom_instruction_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timestamp_timer ./libraries/timestamp_timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timer ./libraries/timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sysid ./libraries/sysid/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap spi ./libraries/spi/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram ./libraries/sdram/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio_debug ./libraries/pio_debug/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio ./libraries/pio/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mem_access ./libraries/mem_access/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap ltf ./libraries/ltf/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lef ./libraries/lef/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart ./libraries/jtag_uart/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dma ./libraries/dma/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dijkstra_check_step ./libraries/dijkstra_check_step/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_my_partner ./libraries/sdram_my_partner/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_reset_bfm ./libraries/nios2_system_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_clk_bfm ./libraries/nios2_system_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst ./libraries/nios2_system_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:44 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:02:45 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:45 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:02:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:45 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:02:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:45 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:02:46 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:46 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:02:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:46 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:02:47 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:47 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:02:48 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:48 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:02:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:49 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 18:02:49 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:49 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:02:50 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:50 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:51 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 18:02:51 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:52 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 18:02:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:52 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 18:02:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:52 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 18:02:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:52 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 18:02:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:52 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 18:02:53 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:53 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 18:02:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:53 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 18:02:54 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:54 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 18:02:54 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:54 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 18:02:54 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:54 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:02:54 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:54 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 18:02:55 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:55 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 18:02:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:56 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 18:02:57 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:57 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:58 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 18:02:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:59 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 18:02:59 on Jun 17,2024, Elapsed time: 0:07:36
# Errors: 0, Warnings: 198
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 18:02:59 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20122 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev ./libraries/cyclonev/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap error_adapter_0 ./libraries/error_adapter_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter_006 ./libraries/avalon_st_adapter_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter ./libraries/avalon_st_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_rsp_width_adapter ./libraries/sdram_s1_rsp_width_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_002 ./libraries/rsp_mux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_001 ./libraries/rsp_mux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux ./libraries/rsp_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_006 ./libraries/rsp_demux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_003 ./libraries/rsp_demux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_006 ./libraries/cmd_mux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_003 ./libraries/cmd_mux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux ./libraries/cmd_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_002 ./libraries/cmd_demux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_001 ./libraries/cmd_demux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux ./libraries/cmd_demux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_burst_adapter ./libraries/sdram_s1_burst_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_limiter ./libraries/cpu_data_master_limiter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_009 ./libraries/router_009/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_006 ./libraries/router_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_003 ./libraries/router_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_002 ./libraries/router_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_001 ./libraries/router_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router ./libraries/router/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent_rsp_fifo ./libraries/jtag_uart_avalon_jtag_slave_agent_rsp_fifo/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent ./libraries/jtag_uart_avalon_jtag_slave_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_agent ./libraries/cpu_data_master_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_translator ./libraries/jtag_uart_avalon_jtag_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_translator ./libraries/cpu_data_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu ./libraries/cpu/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap irq_mapper ./libraries/irq_mapper/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_1 ./libraries/mm_interconnect_1/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_multi_xconnect ./libraries/cpu_custom_instruction_master_multi_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_slave_translator0 ./libraries/cpu_custom_instruction_master_comb_slave_translator0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_xconnect ./libraries/cpu_custom_instruction_master_comb_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_translator ./libraries/cpu_custom_instruction_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timestamp_timer ./libraries/timestamp_timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timer ./libraries/timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sysid ./libraries/sysid/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap spi ./libraries/spi/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram ./libraries/sdram/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio_debug ./libraries/pio_debug/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio ./libraries/pio/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mem_access ./libraries/mem_access/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap ltf ./libraries/ltf/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lef ./libraries/lef/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart ./libraries/jtag_uart/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dma ./libraries/dma/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dijkstra_check_step ./libraries/dijkstra_check_step/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_my_partner ./libraries/sdram_my_partner/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_reset_bfm ./libraries/nios2_system_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_clk_bfm ./libraries/nios2_system_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst ./libraries/nios2_system_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.

file_copy
# [exec] file_copy
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:33 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:07:33 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:33 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:07:33 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:33 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:07:33 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:34 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:07:34 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:34 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:07:35 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:35 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:07:36 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:36 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:07:36 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:36 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:07:37 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:37 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 18:07:37 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:37 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:07:38 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:38 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:39 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 18:07:39 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:40 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 18:07:40 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:40 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 18:07:40 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:40 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 18:07:41 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:41 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 18:07:41 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:41 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 18:07:42 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:42 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:43 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 18:07:43 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:44 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 18:07:44 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 18:07:45 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:45 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:46 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:46 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:46 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:46 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:46 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:46 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 18:07:46 on Jun 17,2024, Elapsed time: 0:04:47
# Errors: 0, Warnings: 198
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 18:07:46 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20122 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:58 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:11:59 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:59 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:11:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:59 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:11:59 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:59 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:12:00 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:00 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:12:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:00 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:12:02 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:02 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:12:02 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:02 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:12:03 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 18:12:04 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:04 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:12:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:04 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:05 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 18:12:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:06 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 18:12:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:06 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 18:12:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:06 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 18:12:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:06 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 18:12:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:06 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 18:12:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:06 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 18:12:07 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:07 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 18:12:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:07 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 18:12:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 18:12:08 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:08 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 18:12:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:12:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:10 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:12:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 18:12:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:11 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 18:12:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:12 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:13 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 18:12:13 on Jun 17,2024, Elapsed time: 0:04:27
# Errors: 0, Warnings: 198
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 18:12:13 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20122 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 2ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
run 2ms
# address: 0x817d20
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
run 2ms
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:52 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:38:52 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:53 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:38:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:53 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:38:53 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:53 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:38:54 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:54 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:38:54 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:54 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:38:55 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:55 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 18:38:56 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:56 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 18:38:56 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:57 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 18:38:58 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:58 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 18:38:58 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:58 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 18:38:59 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:59 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:00 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 18:39:00 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 18:39:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 18:39:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 18:39:01 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:01 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 18:39:02 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:02 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 18:39:03 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:03 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 18:39:03 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 18:39:04 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:04 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 18:39:04 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:04 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:05 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:39:05 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 18:39:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:06 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 18:39:07 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:07 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 18:39:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 18:39:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:09 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 18:39:10 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:10 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 18:39:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 18:39:17 on Jun 17,2024, Elapsed time: 0:27:04
# Errors: 0, Warnings: 195
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 18:39:17 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'mem_access'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/mem_access File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 378
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(378): [TFMPC] - Missing connection for port 'waitrequest'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
save
# invalid command name "save"
help save
# No help for save available.
help write
# Partial command name. Choices are: write format, write list, write preferences, write report, write timing, write transcript, write tssi, write wave
# Usage: write cell_report|format|list|preferences|report|transcript|tssi|wave
help write wave
# The write wave command records the contents of the Wave window in PostScript format.
# Usage: write wave <filename> [-end <time>] [-landscape] [-height <real_num>] [-margin <real_num>] [-perpage <time>] [-portrait] [-start <time>] [-width <real_num>] 
write wave mywave.do
# printing wave to file mywave.do
dir
# libraries
# modelsim.ini
# msim_setup.tcl
# mywave.do
# nios2_system_cpu_cpu_bht_ram.dat
# nios2_system_cpu_cpu_bht_ram.hex
# nios2_system_cpu_cpu_bht_ram.mif
# nios2_system_cpu_cpu_bht_ram.ver
# nios2_system_cpu_cpu_dc_tag_ram.dat
# nios2_system_cpu_cpu_dc_tag_ram.hex
# nios2_system_cpu_cpu_dc_tag_ram.mif
# nios2_system_cpu_cpu_dc_tag_ram.ver
# nios2_system_cpu_cpu_ic_tag_ram.dat
# nios2_system_cpu_cpu_ic_tag_ram.hex
# nios2_system_cpu_cpu_ic_tag_ram.mif
# nios2_system_cpu_cpu_ic_tag_ram.ver
# nios2_system_cpu_cpu_ociram_default_contents.dat
# nios2_system_cpu_cpu_ociram_default_contents.hex
# nios2_system_cpu_cpu_ociram_default_contents.mif
# nios2_system_cpu_cpu_ociram_default_contents.ver
# nios2_system_cpu_cpu_rf_ram_a.dat
# nios2_system_cpu_cpu_rf_ram_a.hex
# nios2_system_cpu_cpu_rf_ram_a.mif
# nios2_system_cpu_cpu_rf_ram_a.ver
# nios2_system_cpu_cpu_rf_ram_b.dat
# nios2_system_cpu_cpu_rf_ram_b.hex
# nios2_system_cpu_cpu_rf_ram_b.mif
# nios2_system_cpu_cpu_rf_ram_b.ver
# sdram.dat
# vsim.wlf
ls
# libraries
# modelsim.ini
# msim_setup.tcl
# mywave.do
# nios2_system_cpu_cpu_bht_ram.dat
# nios2_system_cpu_cpu_bht_ram.hex
# nios2_system_cpu_cpu_bht_ram.mif
# nios2_system_cpu_cpu_bht_ram.ver
# nios2_system_cpu_cpu_dc_tag_ram.dat
# nios2_system_cpu_cpu_dc_tag_ram.hex
# nios2_system_cpu_cpu_dc_tag_ram.mif
# nios2_system_cpu_cpu_dc_tag_ram.ver
# nios2_system_cpu_cpu_ic_tag_ram.dat
# nios2_system_cpu_cpu_ic_tag_ram.hex
# nios2_system_cpu_cpu_ic_tag_ram.mif
# nios2_system_cpu_cpu_ic_tag_ram.ver
# nios2_system_cpu_cpu_ociram_default_contents.dat
# nios2_system_cpu_cpu_ociram_default_contents.hex
# nios2_system_cpu_cpu_ociram_default_contents.mif
# nios2_system_cpu_cpu_ociram_default_contents.ver
# nios2_system_cpu_cpu_rf_ram_a.dat
# nios2_system_cpu_cpu_rf_ram_a.hex
# nios2_system_cpu_cpu_rf_ram_a.mif
# nios2_system_cpu_cpu_rf_ram_a.ver
# nios2_system_cpu_cpu_rf_ram_b.dat
# nios2_system_cpu_cpu_rf_ram_b.hex
# nios2_system_cpu_cpu_rf_ram_b.mif
# nios2_system_cpu_cpu_rf_ram_b.ver
# sdram.dat
# vsim.wlf
ls -la
# total 800
# drwxr-xr-x  3 diego diego   4096 Jun 17 18:42 .
# drwxr-xr-x  7 diego diego   4096 Jun 17 18:38 ..
# drwxr-xr-x 72 diego diego   4096 Jun 17 12:05 libraries
# -rw-r--r--  1 diego diego  14116 Jun 17 18:06 modelsim.ini
# -rw-r--r--  1 diego diego  63047 Jun 17 18:38 msim_setup.tcl
# -rw-r--r--  1 diego diego    525 Jun 17 18:42 mywave.do
# -rw-r--r--  1 diego diego    574 Jun 17 17:35 nios2_system_cpu_cpu_bht_ram.dat
# -rw-r--r--  1 diego diego   3612 Jun 17 17:35 nios2_system_cpu_cpu_bht_ram.hex
# -rw-r--r--  1 diego diego   2184 Jun 17 17:35 nios2_system_cpu_cpu_bht_ram.mif
# -rw-r--r--  1 diego diego   1520 Jun 17 18:13 nios2_system_cpu_cpu_bht_ram.ver
# -rw-r--r--  1 diego diego   1342 Jun 17 17:35 nios2_system_cpu_cpu_dc_tag_ram.dat
# -rw-r--r--  1 diego diego   4124 Jun 17 17:35 nios2_system_cpu_cpu_dc_tag_ram.hex
# -rw-r--r--  1 diego diego   2953 Jun 17 17:35 nios2_system_cpu_cpu_dc_tag_ram.mif
# -rw-r--r--  1 diego diego   2288 Jun 17 18:13 nios2_system_cpu_cpu_dc_tag_ram.ver
# -rw-r--r--  1 diego diego   1598 Jun 17 17:35 nios2_system_cpu_cpu_ic_tag_ram.dat
# -rw-r--r--  1 diego diego   4636 Jun 17 17:35 nios2_system_cpu_cpu_ic_tag_ram.hex
# -rw-r--r--  1 diego diego   3209 Jun 17 17:35 nios2_system_cpu_cpu_ic_tag_ram.mif
# -rw-r--r--  1 diego diego   2544 Jun 17 18:13 nios2_system_cpu_cpu_ic_tag_ram.ver
# -rw-r--r--  1 diego diego   2366 Jun 17 17:35 nios2_system_cpu_cpu_ociram_default_contents.dat
# -rw-r--r--  1 diego diego   5148 Jun 17 17:35 nios2_system_cpu_cpu_ociram_default_contents.hex
# -rw-r--r--  1 diego diego   3977 Jun 17 17:35 nios2_system_cpu_cpu_ociram_default_contents.mif
# -rw-r--r--  1 diego diego   3312 Jun 17 18:13 nios2_system_cpu_cpu_ociram_default_contents.ver
# -rw-r--r--  1 diego diego    292 Jun 17 17:35 nios2_system_cpu_cpu_rf_ram_a.dat
# -rw-r--r--  1 diego diego    668 Jun 17 17:35 nios2_system_cpu_cpu_rf_ram_a.hex
# -rw-r--r--  1 diego diego    558 Jun 17 17:35 nios2_system_cpu_cpu_rf_ram_a.mif
# -rw-r--r--  1 diego diego    400 Jun 17 18:13 nios2_system_cpu_cpu_rf_ram_a.ver
# -rw-r--r--  1 diego diego    292 Jun 17 17:35 nios2_system_cpu_cpu_rf_ram_b.dat
# -rw-r--r--  1 diego diego    668 Jun 17 17:35 nios2_system_cpu_cpu_rf_ram_b.hex
# -rw-r--r--  1 diego diego    558 Jun 17 17:35 nios2_system_cpu_cpu_rf_ram_b.mif
# -rw-r--r--  1 diego diego    400 Jun 17 18:13 nios2_system_cpu_cpu_rf_ram_b.ver
# -rw-r--r--  1 diego diego 568516 Jun 17 11:46 sdram.dat
# -rw-r--r--  1 diego diego  49152 Jun 17 18:40 vsim.wlf
readlink -f mywave.do
# /home/diego/documents/pathfinder/quartus/nios2_system/testbench/mentor/mywave.do
vim mywave.do
# [?1049h[22;0;0t[?1h=[?2004h[1;24r[27m[24m[23m[0m[H[2J[?2004l[?2004h[?25l[24;1H"mywave.do"[?2004l[?2004h 24L, 525B[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[1;1H%!PS-Adobe-3.0[?2004l[?2004h[?2004l[?2004h
# %%Creator: Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 2020.1 Sii[3;1Hmulator 2020.02 Feb 28 2020
# 
# %%Title: mywave.[35mdo[?2004l[?2004h[0m
# %%CreationDate: 2024-06-17 06:42:24 pm
# %%DocumentData: Clean8Bit[?2004l[?2004h
# %%DocumentNeededResources: font Helvetica
# %%Orientation: Landscape[?2004l[?2004h
# %%PageOrder: ascend
# %%Pages: 1
# %%EndComments[?2004l[?2004h
# %%BeginSetup
# %%BeginFeature: *PageSize 8.5x11.0
# << /PageSize [612.0 792.0][?2004l[?2004h
# /ImagingBBox null
# >> setpagedevice
# %%EndFeature
# %%EndSetup[?2004l[?2004h
# %%Page: 1 1
# gsave
# 90 rotate 0.12 dup neg scale
# grestore[24;63H1,1[11CTop]2;mywave.do (~/documents/pathfinde...s2_system/testbench/mentor) - VIM[1;1H[?12l[?25h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[?2004l[?2004h[24;1H[?2004l[?2004l[?1l>[?1049l[23;0;0tVim: Error reading input, exiting...
# Vim: Finished.
# [24;1H]2;diego@archlinux:~/documents/pathfinder/software/dma_testVim: Warning: Output is not to a terminal
# Vim: Warning: Input is not from a terminal
# 
asdfnano
# invalid command name "asdfnano"
nano
# [?2004h[?1049h[22;0;0t[1;24r(B[m[4l[?7h[39;49m[?1h=[?1h=[?25l[?12l[?25h[39;49m(B[m[24;1H[?1049l[23;0;0t
# [?1l>[?2004lStandard input is not a terminal
more mywave.do
# ::::::::::::::
# mywave.do
# ::::::::::::::
# %!PS-Adobe-3.0
# %%Creator: Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 2020.1 Simulator 2020.02 Feb 28 2020
# 
# %%Title: mywave.do
# %%CreationDate: 2024-06-17 06:42:24 pm
# %%DocumentData: Clean8Bit
# %%DocumentNeededResources: font Helvetica
# %%Orientation: Landscape
# %%PageOrder: ascend
# %%Pages: 1
# %%EndComments
# %%BeginSetup
# %%BeginFeature: *PageSize 8.5x11.0
# << /PageSize [612.0 792.0]
# /ImagingBBox null
# >> setpagedevice
# %%EndFeature
# %%EndSetup
# %%Page: 1 1
# gsave
# 90 rotate 0.12 dup neg scale
# grestore
# showpage
# %%EOF
log -r *
run
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'mem_access'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/mem_access File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 378
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(378): [TFMPC] - Missing connection for port 'waitrequest'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
run
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
ld_debug
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 19:01:03 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 19:01:03 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 19:01:03 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:03 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 19:01:04 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:04 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:01:05 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:05 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 19:01:06 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:06 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 19:01:06 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:06 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 19:01:07 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:07 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 19:01:08 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:08 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 19:01:08 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:08 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 19:01:09 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:09 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 19:01:10 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 19:01:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 19:01:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 19:01:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:10 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 19:01:10 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:10 on Jun 17,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 19:01:11 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:11 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 19:01:11 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:11 on Jun 17,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 19:01:12 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:12 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:13 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 19:01:13 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:14 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 19:01:14 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 19:01:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 17,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 19:01:16 on Jun 17,2024, Elapsed time: 0:21:59
# Errors: 0, Warnings: 198
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 19:01:16 on Jun 17,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'mem_access'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/mem_access File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 378
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(378): [TFMPC] - Missing connection for port 'waitrequest'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d20
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/waitrequest
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/waitrequest
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 351
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(351): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 364
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(364): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 371
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(371): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'mem_access'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/mem_access File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 378
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(378): [TFMPC] - Missing connection for port 'waitrequest'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 439
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(439): [TFMPC] - Missing connection for port 'readyfordata'.
run
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d20
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:04 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 10:26:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:05 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 10:26:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:05 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 10:26:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:05 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 10:26:06 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:06 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 10:26:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:07 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 10:26:08 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:08 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 10:26:09 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:09 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 10:26:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:09 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 10:26:10 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:10 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 10:26:11 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:11 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 10:26:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 10:26:13 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 10:26:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 10:26:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 10:26:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 10:26:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 10:26:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 10:26:14 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:14 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 10:26:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:14 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 10:26:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:14 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 10:26:16 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:16 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 10:26:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 10:26:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:18 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 10:26:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:19 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 10:26:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 10:26:23 on Jun 18,2024, Elapsed time: 15:25:07
# Errors: 0, Warnings: 197
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 10:26:23 on Jun 18,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 101930 ns: ERROR: nios2_system_cpu_cpu_test_bench/M_valid is 'x'
# ** Note: $stop    : ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v(751)
#    Time: 101930 ns  Iteration: 1  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_test_bench
# Break in Module nios2_system_cpu_cpu_test_bench at ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v line 751
elab
# [exec] elab
# End time: 10:32:12 on Jun 18,2024, Elapsed time: 0:05:49
# Errors: 0, Warnings: 198
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 10:32:12 on Jun 18,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
# ** Warning: (vsim-7) Failed to open readmem file "altera_sdram_partner_module.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v(105)
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/sdram_my_partner
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted


ld_debug
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:49 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 10:32:50 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:50 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 10:32:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:50 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 10:32:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:50 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 10:32:51 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:51 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 10:32:51 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:51 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 10:32:53 on Jun 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:53 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 10:32:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:53 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 10:32:54 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:54 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 10:32:55 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:55 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 10:32:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:55 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 10:32:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:57 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 10:32:58 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:58 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 10:32:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:58 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 10:32:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:58 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 10:32:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:58 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 10:32:59 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:59 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 10:32:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:59 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 10:32:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:59 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:01 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 10:33:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 10:33:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:02 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:03 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 10:33:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 10:33:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:05 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 10:33:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 10:33:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:33:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 10:33:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 10:33:07 on Jun 18,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 198
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 10:33:07 on Jun 18,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run cd
# Invalid time value: cd
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d20
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
# yay? 0
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/waitrequest
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d20
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
# yay? 0
vsim -view mywaves.wlf
# dataset open: file not found: mywaves.wlf
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
vsim -view mywaves.wlf
# dataset open: file not found: mywaves.wlf
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev ./libraries/cyclonev/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap error_adapter_0 ./libraries/error_adapter_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter_006 ./libraries/avalon_st_adapter_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter ./libraries/avalon_st_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_rsp_width_adapter ./libraries/sdram_s1_rsp_width_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_002 ./libraries/rsp_mux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux_001 ./libraries/rsp_mux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux ./libraries/rsp_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_006 ./libraries/rsp_demux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux_003 ./libraries/rsp_demux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_006 ./libraries/cmd_mux_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux_003 ./libraries/cmd_mux_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux ./libraries/cmd_mux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_002 ./libraries/cmd_demux_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux_001 ./libraries/cmd_demux_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux ./libraries/cmd_demux/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_s1_burst_adapter ./libraries/sdram_s1_burst_adapter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_limiter ./libraries/cpu_data_master_limiter/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_009 ./libraries/router_009/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_006 ./libraries/router_006/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_003 ./libraries/router_003/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_002 ./libraries/router_002/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_001 ./libraries/router_001/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router ./libraries/router/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent_rsp_fifo ./libraries/jtag_uart_avalon_jtag_slave_agent_rsp_fifo/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_agent ./libraries/jtag_uart_avalon_jtag_slave_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_agent ./libraries/cpu_data_master_agent/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart_avalon_jtag_slave_translator ./libraries/jtag_uart_avalon_jtag_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_data_master_translator ./libraries/cpu_data_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu ./libraries/cpu/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap irq_mapper ./libraries/irq_mapper/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_1 ./libraries/mm_interconnect_1/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_multi_xconnect ./libraries/cpu_custom_instruction_master_multi_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_slave_translator0 ./libraries/cpu_custom_instruction_master_comb_slave_translator0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_comb_xconnect ./libraries/cpu_custom_instruction_master_comb_xconnect/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cpu_custom_instruction_master_translator ./libraries/cpu_custom_instruction_master_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timestamp_timer ./libraries/timestamp_timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap timer ./libraries/timer/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sysid ./libraries/sysid/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap spi ./libraries/spi/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram ./libraries/sdram/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio_debug ./libraries/pio_debug/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pio ./libraries/pio/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mem_access ./libraries/mem_access/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap ltf ./libraries/ltf/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lef ./libraries/lef/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap jtag_uart ./libraries/jtag_uart/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dma ./libraries/dma/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap dijkstra_check_step ./libraries/dijkstra_check_step/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_my_partner ./libraries/sdram_my_partner/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_reset_bfm ./libraries/nios2_system_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst_clk_bfm ./libraries/nios2_system_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap nios2_system_inst ./libraries/nios2_system_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:52 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 11:17:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:52 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 11:17:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:52 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 11:17:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:53 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 11:17:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:53 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 11:17:54 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:54 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 11:17:55 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:55 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 11:17:56 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:56 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 11:17:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 11:17:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 11:17:58 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 11:17:59 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 11:17:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 11:17:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 11:17:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 11:17:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 11:17:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:18:00 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:00 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:18:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:00 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 11:18:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:00 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 11:18:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:00 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 11:18:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:00 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 11:18:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:00 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 11:18:01 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:01 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 11:18:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:01 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 11:18:02 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:02 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 11:18:02 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:02 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 11:18:03 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:03 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 11:18:03 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 11:18:04 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:04 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 11:18:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:05 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:18:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:06 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 11:18:07 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:07 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:08 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 11:18:08 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:09 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 11:18:09 on Jun 18,2024, Elapsed time: 0:45:02
# Errors: 0, Warnings: 195
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 11:18:09 on Jun 18,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
ld_debug 
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:05 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 11:20:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:05 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 11:20:05 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:05 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 11:20:06 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:06 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 11:20:06 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:06 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 11:20:07 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:07 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 11:20:08 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:08 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v -work cyclonev_ver 
# 
# Top level modules:
# End time: 11:20:09 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:09 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.v -work cyclonev_ver 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 11:20:09 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:10 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v -work cyclonev_hssi_ver 
# 
# Top level modules:
# End time: 11:20:11 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:11 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_hssi_atoms.v -work cyclonev_hssi_ver 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 11:20:11 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:11 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v -work cyclonev_pcie_hip_ver 
# 
# Top level modules:
# End time: 11:20:12 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:12 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v -work cyclonev_pcie_hip_ver 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 11:20:12 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:12 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 11:20:13 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:13 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 11:20:14 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:14 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 11:20:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:14 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 11:20:14 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:15 on Jun 18,2024
# vlog -reportprogress 300 -sv /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 11:20:15 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:15 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 11:20:15 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:15 on Jun 18,2024
# vlog -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v -work cyclonev 
# 
# Top level modules:
# End time: 11:20:16 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:16 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vcom -reportprogress 300 /home/diego/intelFPGA_lite/20.1/quartus/eda/sim_lib/cyclonev_components.vhd -work cyclonev 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_006.v -work avalon_st_adapter_006 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter_006
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nios2_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_avalon_st_adapter
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_002.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_002
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux_001
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:20:17 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:17 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_mux
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_006.sv -L altera_common_sv_packages -work rsp_demux_006 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_006
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_rsp_demux_003.sv -L altera_common_sv_packages -work rsp_demux_003 
# -- Compiling module nios2_system_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_rsp_demux_003
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_006.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_006
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_006 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux_003.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux_003
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_mux
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_002.sv -L altera_common_sv_packages -work cmd_demux_002 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_002
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux_001
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nios2_system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_cmd_demux
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:18 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 11:20:18 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_009.sv -L altera_common_sv_packages -work router_009 
# -- Compiling module nios2_system_mm_interconnect_0_router_009_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_009
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_009
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_006.sv -L altera_common_sv_packages -work router_006 
# -- Compiling module nios2_system_mm_interconnect_0_router_006_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_006
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_006
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module nios2_system_mm_interconnect_0_router_003_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_003
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:19 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nios2_system_mm_interconnect_0_router_002_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_002
# End time: 11:20:19 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nios2_system_mm_interconnect_0_router_001_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router_001
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nios2_system_mm_interconnect_0_router_default_decode
# -- Compiling module nios2_system_mm_interconnect_0_router
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0_router
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_test_bench
# 
# Top level modules:
# 	nios2_system_cpu_cpu_test_bench
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_tck
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_sysclk
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios2_system_cpu_cpu_debug_slave_wrapper
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu_cpu_ic_data_module
# -- Compiling module nios2_system_cpu_cpu_ic_tag_module
# -- Compiling module nios2_system_cpu_cpu_bht_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_a_module
# -- Compiling module nios2_system_cpu_cpu_register_bank_b_module
# -- Compiling module nios2_system_cpu_cpu_dc_tag_module
# -- Compiling module nios2_system_cpu_cpu_dc_data_module
# -- Compiling module nios2_system_cpu_cpu_dc_victim_module
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_debug
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_break
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_xbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dbrk
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_itrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_td_mode
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_dtrace
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_fifo
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_pib
# -- Compiling module nios2_system_cpu_cpu_nios2_oci_im
# -- Compiling module nios2_system_cpu_cpu_nios2_performance_monitors
# -- Compiling module nios2_system_cpu_cpu_nios2_avalon_reg
# -- Compiling module nios2_system_cpu_cpu_ociram_sp_ram_module
# -- Compiling module nios2_system_cpu_cpu_nios2_ocimem
# -- Compiling module nios2_system_cpu_cpu_nios2_oci
# -- Compiling module nios2_system_cpu_cpu
# 
# Top level modules:
# 	nios2_system_cpu_cpu_nios2_performance_monitors
# 	nios2_system_cpu_cpu
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -L altera_common_sv_packages -work cpu 
# 
# Top level modules:
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:20:20 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:20 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nios2_system_irq_mapper
# 
# Top level modules:
# 	nios2_system_irq_mapper
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module nios2_system_mm_interconnect_1
# 
# Top level modules:
# 	nios2_system_mm_interconnect_1
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nios2_system_mm_interconnect_0
# 
# Top level modules:
# 	nios2_system_mm_interconnect_0
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_multi_xconnect
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_custom_instruction_master_comb_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_comb_xconnect 
# -- Compiling module nios2_system_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_system_cpu_custom_instruction_master_comb_xconnect
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timestamp_timer.v -work timestamp_timer 
# -- Compiling module nios2_system_timestamp_timer
# 
# Top level modules:
# 	nios2_system_timestamp_timer
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_timer.v -work timer 
# -- Compiling module nios2_system_timer
# 
# Top level modules:
# 	nios2_system_timer
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sysid.v -work sysid 
# -- Compiling module nios2_system_sysid
# 
# Top level modules:
# 	nios2_system_sysid
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_spi.v -work spi 
# -- Compiling module nios2_system_spi
# 
# Top level modules:
# 	nios2_system_spi
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram.v -work sdram 
# -- Compiling module nios2_system_sdram_input_efifo_module
# -- Compiling module nios2_system_sdram
# 
# Top level modules:
# 	nios2_system_sdram
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_sdram_test_component.v -work sdram 
# -- Compiling module nios2_system_sdram_test_component_ram_module
# -- Compiling module nios2_system_sdram_test_component
# 
# Top level modules:
# 	nios2_system_sdram_test_component
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio_debug.v -work pio_debug 
# -- Compiling module nios2_system_pio_debug
# 
# Top level modules:
# 	nios2_system_pio_debug
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_pio.v -work pio 
# -- Compiling module nios2_system_pio
# 
# Top level modules:
# 	nios2_system_pio
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/direct_dijkstra.sv -L altera_common_sv_packages -work mem_access 
# -- Compiling module direct_dijkstra
# 
# Top level modules:
# 	direct_dijkstra
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf.v -work ltf 
# -- Compiling module ltf
# 
# Top level modules:
# 	ltf
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/ltf_0002.vhd -work ltf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ltf_0002
# -- Compiling architecture normal of ltf_0002
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:20:21 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:21 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef.v -work lef 
# -- Compiling module lef
# 
# Top level modules:
# 	lef
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/lef_0002.vhd -work lef 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity lef_0002
# -- Compiling architecture normal of lef_0002
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_jtag_uart.v -work jtag_uart 
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_system_jtag_uart_scfifo_w
# -- Compiling module nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_system_jtag_uart_scfifo_r
# -- Compiling module nios2_system_jtag_uart
# 
# Top level modules:
# 	nios2_system_jtag_uart
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_dma.v -work dma 
# -- Compiling module nios2_system_dma_read_data_mux
# -- Compiling module nios2_system_dma_byteenables
# -- Compiling module nios2_system_dma_fifo_module_fifo_ram_module
# -- Compiling module nios2_system_dma_fifo_module
# -- Compiling module nios2_system_dma_mem_read
# -- Compiling module nios2_system_dma_mem_write
# -- Compiling module nios2_system_dma
# 
# Top level modules:
# 	nios2_system_dma
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/dspba_library_package.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/dijkstra_check_step.sv -L altera_common_sv_packages -work dijkstra_check_step 
# -- Compiling module dijkstra_check_step
# 
# Top level modules:
# 	dijkstra_check_step
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add.v -work dijkstra_check_step 
# -- Compiling module fp_add
# 
# Top level modules:
# 	fp_add
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vcom -reportprogress 300 ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd -work dijkstra_check_step 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fp_add_0002
# -- Compiling architecture normal of fp_add_0002
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v -work cpu 
# -- Compiling module nios2_system_cpu
# 
# Top level modules:
# 	nios2_system_cpu
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nios2_system_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 -sv ./../nios2_system_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nios2_system_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/submodules/nios2_system.v -work nios2_system_inst 
# -- Compiling module nios2_system
# 
# Top level modules:
# 	nios2_system
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:22 on Jun 18,2024
# vlog -reportprogress 300 ./../nios2_system_tb/simulation/nios2_system_tb.v 
# -- Compiling module nios2_system_tb
# 
# Top level modules:
# 	nios2_system_tb
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# End time: 11:20:22 on Jun 18,2024, Elapsed time: 0:02:13
# Errors: 0, Warnings: 197
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_006 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_002 -L rsp_mux_001 -L rsp_mux -L rsp_demux_006 -L rsp_demux_003 -L cmd_mux_006 -L cmd_mux_003 -L cmd_mux -L cmd_demux_002 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_009 -L router_006 -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L timestamp_timer -L timer -L sysid -L spi -L sdram -L pio_debug -L pio -L mem_access -L ltf -L lef -L jtag_uart -L dma -L dijkstra_check_step -L sdram_my_partner -L nios2_system_inst_reset_bfm -L nios2_system_inst_clk_bfm -L nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev nios2_system_tb 
# Start time: 11:20:22 on Jun 18,2024
# Loading work.nios2_system_tb
# Loading nios2_system_inst.nios2_system
# Loading cpu.nios2_system_cpu
# Loading cpu.nios2_system_cpu_cpu
# Loading cpu.nios2_system_cpu_cpu_test_bench
# Loading cpu.nios2_system_cpu_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.nios2_system_cpu_cpu_ic_tag_module
# Loading cpu.nios2_system_cpu_cpu_bht_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_a_module
# Loading cpu.nios2_system_cpu_cpu_register_bank_b_module
# Loading cpu.nios2_system_cpu_cpu_dc_tag_module
# Loading cpu.nios2_system_cpu_cpu_dc_data_module
# Loading cpu.nios2_system_cpu_cpu_dc_victim_module
# Loading sv_std.std
# Loading cpu.nios2_system_cpu_cpu_nios2_oci
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_break
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_xbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dbrk
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_itrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_dtrace
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_td_mode
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_pib
# Loading cpu.nios2_system_cpu_cpu_nios2_oci_im
# Loading cpu.nios2_system_cpu_cpu_nios2_avalon_reg
# Loading cpu.nios2_system_cpu_cpu_nios2_ocimem
# Loading cpu.nios2_system_cpu_cpu_ociram_sp_ram_module
# Loading cpu.nios2_system_cpu_cpu_debug_slave_wrapper
# Loading cpu.nios2_system_cpu_cpu_debug_slave_tck
# Loading cpu.nios2_system_cpu_cpu_debug_slave_sysclk
# Loading dijkstra_check_step.dijkstra_check_step
# Loading dijkstra_check_step.fp_add
# Loading dma.nios2_system_dma
# Loading dma.nios2_system_dma_read_data_mux
# Loading dma.nios2_system_dma_byteenables
# Loading dma.nios2_system_dma_fifo_module
# Loading dma.nios2_system_dma_fifo_module_fifo_ram_module
# Loading dma.nios2_system_dma_mem_read
# Loading dma.nios2_system_dma_mem_write
# Loading jtag_uart.nios2_system_jtag_uart
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_system_jtag_uart_sim_scfifo_r
# Loading lef.lef
# Loading ltf.ltf
# Loading mem_access.direct_dijkstra
# Loading pio.nios2_system_pio
# Loading pio_debug.nios2_system_pio_debug
# Loading sdram.nios2_system_sdram
# Loading sdram.nios2_system_sdram_input_efifo_module
# Loading spi.nios2_system_spi
# Loading sysid.nios2_system_sysid
# Loading timer.nios2_system_timer
# Loading timestamp_timer.nios2_system_timestamp_timer
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_system_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_custom_instruction_master_multi_xconnect.nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading mm_interconnect_0.nios2_system_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nios2_system_mm_interconnect_0_router
# Loading router.nios2_system_mm_interconnect_0_router_default_decode
# Loading router_001.nios2_system_mm_interconnect_0_router_001
# Loading router_001.nios2_system_mm_interconnect_0_router_001_default_decode
# Loading router_002.nios2_system_mm_interconnect_0_router_002
# Loading router_002.nios2_system_mm_interconnect_0_router_002_default_decode
# Loading router_003.nios2_system_mm_interconnect_0_router_003
# Loading router_003.nios2_system_mm_interconnect_0_router_003_default_decode
# Loading router_006.nios2_system_mm_interconnect_0_router_006
# Loading router_006.nios2_system_mm_interconnect_0_router_006_default_decode
# Loading router_009.nios2_system_mm_interconnect_0_router_009
# Loading router_009.nios2_system_mm_interconnect_0_router_009_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nios2_system_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nios2_system_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_002.nios2_system_mm_interconnect_0_cmd_demux_002
# Loading cmd_mux.nios2_system_mm_interconnect_0_cmd_mux
# Loading cmd_mux_003.nios2_system_mm_interconnect_0_cmd_mux_003
# Loading cmd_mux_003.altera_merlin_arbitrator
# Loading cmd_mux_003.altera_merlin_arb_adder
# Loading cmd_mux_006.nios2_system_mm_interconnect_0_cmd_mux_006
# Loading cmd_mux_006.altera_merlin_arbitrator
# Loading cmd_mux_006.altera_merlin_arb_adder
# Loading rsp_demux_003.nios2_system_mm_interconnect_0_rsp_demux_003
# Loading rsp_demux_006.nios2_system_mm_interconnect_0_rsp_demux_006
# Loading rsp_mux.nios2_system_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nios2_system_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading rsp_mux_002.nios2_system_mm_interconnect_0_rsp_mux_002
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nios2_system_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_006.nios2_system_mm_interconnect_0_avalon_st_adapter_006
# Loading error_adapter_0.nios2_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# Loading mm_interconnect_1.nios2_system_mm_interconnect_1
# Loading irq_mapper.nios2_system_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading dijkstra_check_step.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading dijkstra_check_step.fp_add_0002(normal)
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# Loading lef.dspba_library_package
# Loading lef.lef_0002(normal)
# Loading ltf.dspba_library_package
# Loading ltf.ltf_0002(normal)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 20125 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk \
sim:/nios2_system_tb/nios2_system_inst/mem_access/clk_en \
sim:/nios2_system_tb/nios2_system_inst/mem_access/av_reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/reset \
sim:/nios2_system_tb/nios2_system_inst/mem_access/dataa \
sim:/nios2_system_tb/nios2_system_inst/mem_access/datab \
sim:/nios2_system_tb/nios2_system_inst/mem_access/start \
sim:/nios2_system_tb/nios2_system_inst/mem_access/write \
sim:/nios2_system_tb/nios2_system_inst/mem_access/writedata \
sim:/nios2_system_tb/nios2_system_inst/mem_access/result \
sim:/nios2_system_tb/nios2_system_inst/mem_access/done \
sim:/nios2_system_tb/nios2_system_inst/mem_access/waitrequest \
sim:/nios2_system_tb/nios2_system_inst/mem_access/started \
sim:/nios2_system_tb/nios2_system_inst/mem_access/i
add wave -position insertpoint  \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_irq \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_address \
sim:/nios2_system_tb/nios2_system_inst/dma/read_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/read_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_address \
sim:/nios2_system_tb/nios2_system_inst/dma/write_byteenable \
sim:/nios2_system_tb/nios2_system_inst/dma/write_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/write_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/clk \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_address \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_chipselect \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/dma_ctl_writedata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/read_readdatavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/read_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/system_reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/write_waitrequest \
sim:/nios2_system_tb/nios2_system_inst/dma/busy \
sim:/nios2_system_tb/nios2_system_inst/dma/byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/clk_en \
sim:/nios2_system_tb/nios2_system_inst/dma/control \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/d1_softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/done \
sim:/nios2_system_tb/nios2_system_inst/dma/done_transaction \
sim:/nios2_system_tb/nios2_system_inst/dma/done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/doubleword \
sim:/nios2_system_tb/nios2_system_inst/dma/enabled_write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_datavalid \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_empty \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_byte_access \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_hw \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_rd_data_as_word \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_read \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_wr_data \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write \
sim:/nios2_system_tb/nios2_system_inst/dma/fifo_write_data_valid \
sim:/nios2_system_tb/nios2_system_inst/dma/flush_fifo \
sim:/nios2_system_tb/nios2_system_inst/dma/go \
sim:/nios2_system_tb/nios2_system_inst/dma/hw \
sim:/nios2_system_tb/nios2_system_inst/dma/i_en \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_read \
sim:/nios2_system_tb/nios2_system_inst/dma/inc_write \
sim:/nios2_system_tb/nios2_system_inst/dma/leen \
sim:/nios2_system_tb/nios2_system_inst/dma/len \
sim:/nios2_system_tb/nios2_system_inst/dma/length \
sim:/nios2_system_tb/nios2_system_inst/dma/length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_read_n \
sim:/nios2_system_tb/nios2_system_inst/dma/mem_write_n \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_control \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_dma_ctl_readdata \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_read \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_done_write \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_fifo_full \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_length_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/p1_writelength_eq_0 \
sim:/nios2_system_tb/nios2_system_inst/dma/quadword \
sim:/nios2_system_tb/nios2_system_inst/dma/rcon \
sim:/nios2_system_tb/nios2_system_inst/dma/read_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/read_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/readaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/reen \
sim:/nios2_system_tb/nios2_system_inst/dma/reop \
sim:/nios2_system_tb/nios2_system_inst/dma/reset_n \
sim:/nios2_system_tb/nios2_system_inst/dma/set_software_reset_bit \
sim:/nios2_system_tb/nios2_system_inst/dma/software_reset_request \
sim:/nios2_system_tb/nios2_system_inst/dma/softwarereset \
sim:/nios2_system_tb/nios2_system_inst/dma/status \
sim:/nios2_system_tb/nios2_system_inst/dma/status_register_write \
sim:/nios2_system_tb/nios2_system_inst/dma/wcon \
sim:/nios2_system_tb/nios2_system_inst/dma/ween \
sim:/nios2_system_tb/nios2_system_inst/dma/weop \
sim:/nios2_system_tb/nios2_system_inst/dma/word \
sim:/nios2_system_tb/nios2_system_inst/dma/write_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_got_endofpacket \
sim:/nios2_system_tb/nios2_system_inst/dma/write_select \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress \
sim:/nios2_system_tb/nios2_system_inst/dma/writeaddress_inc \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength \
sim:/nios2_system_tb/nios2_system_inst/dma/writelength_eq_0
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d20
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
# yay? 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d40
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
run 6msasdasd
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d40
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: 2fc
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d40
# readaddress: 0, writeaddress: 0, length: 0, status: 0, control: fc
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "effSub_uid52_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist11_frac_aSig_uid22_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist6_sigA_uid50_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid38_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist9_expXIsMax_uid38_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist7_InvExpXIsZero_uid44_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist12_exp_aSig_uid21_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "expXIsMax_uid24_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist5_sigB_uid51_fpAddTest_b_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid39_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist8_fracXIsZero_uid39_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "fracXIsZero_uid25_fpAddTest_delay : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist4_effSub_uid52_fpAddTest_q_2 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-3473) Component instance "redist3_fracGRS_uid84_fpAddTest_q_1 : dspba_delay" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/dijkstra_check_step/adder/fp_add_inst File: ./../nios2_system_tb/simulation/submodules/fp_add_0002.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v Line: 67
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu.v(67): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 52
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_ic_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 120
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_bht/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 189
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_a/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 256
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_register_bank_b/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 322
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_tag/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 388
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_data/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 456
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/nios2_system_cpu_cpu_dc_victim/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 525
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(1478).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_oci_itrace File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 3180
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/cpu/cpu/the_nios2_system_cpu_cpu_nios2_oci/the_nios2_system_cpu_cpu_nios2_ocimem/nios2_system_cpu_cpu_ociram_sp_ram/the_altsyncram File: ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v Line: 2666
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system_cpu_cpu.v(2666): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jtag_uart'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/jtag_uart File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 352
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(352): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lef'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/lef.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/lef File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 365
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(365): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ltf'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: ./../nios2_system_tb/simulation/submodules/ltf.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/ltf File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 372
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(372): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi'.  Expected 16, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /nios2_system_tb/nios2_system_inst/spi File: ./../nios2_system_tb/simulation/submodules/nios2_system.v Line: 441
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'endofpacket'.
# ** Warning: (vsim-3722) ./../nios2_system_tb/simulation/submodules/nios2_system.v(441): [TFMPC] - Missing connection for port 'readyfordata'.
run 6ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: nios2_system_tb.nios2_system_inst.cpu.cpu.the_nios2_system_cpu_cpu_nios2_oci.the_nios2_system_cpu_cpu_nios2_ocimem.nios2_system_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   $Date: 2019/10/06 $
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nios2_system_tb.nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# address: 0x817d50
# readaddress: 0, writeaddress: 10, length: 0, status: 0, control: 2fc
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
add dataflow /nios2_system_tb/nios2_system_inst/mm_interconnect_1/mem_access_data_slave_translator/uav_writedata /nios2_system_tb/nios2_system_inst/mm_interconnect_1/mem_access_data_slave_translator/av_writedata
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
