// Seed: 1976766789
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    output wor id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    output supply1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    input tri id_17
);
  assign id_9 = 1;
  module_0(
      id_4, id_16
  );
endmodule
