Analysis & Elaboration report for CPU
Mon Nov 28 16:40:16 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Nov 28 16:40:16 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 28 16:40:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 50
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 62
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 73
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 84
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 95
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 107
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 118
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 129
    Info (12023): Found entity 1: INVERTER File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 46
    Info (12023): Found entity 2: AND_2 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 58
    Info (12023): Found entity 3: NAND_2 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 69
    Info (12023): Found entity 4: OR_2 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 80
    Info (12023): Found entity 5: NOR_2 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 91
    Info (12023): Found entity 6: XOR_2 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 103
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 114
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Gates.vhdl Line: 125
Info (12021): Found 29 design units, including 14 entities, in source file components.vhd
    Info (12022): Found design unit 1: Components File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 9
    Info (12022): Found design unit 2: Temp_reg3-bhv File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 126
    Info (12022): Found design unit 3: T_reg-bhv File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 151
    Info (12022): Found design unit 4: flag_reg-bhv File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 176
    Info (12022): Found design unit 5: DEMUX_4-struct File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 207
    Info (12022): Found design unit 6: ALU_unit_cell-unit File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 226
    Info (12022): Found design unit 7: ALU-addsubnand File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 261
    Info (12022): Found design unit 8: T1_reg-bhv File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 304
    Info (12022): Found design unit 9: prog_reg-pr File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 347
    Info (12022): Found design unit 10: Priority-bhv File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 432
    Info (12022): Found design unit 11: decoder_3to8-dec File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 452
    Info (12022): Found design unit 12: Lshifter7-sidehoja File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 479
    Info (12022): Found design unit 13: extender8-sidehojana File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 497
    Info (12022): Found design unit 14: signed_extender-ext File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 511
    Info (12022): Found design unit 15: Memory-memorykakaam File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 536
    Info (12023): Found entity 1: Temp_reg3 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 120
    Info (12023): Found entity 2: T_reg File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 145
    Info (12023): Found entity 3: flag_reg File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 170
    Info (12023): Found entity 4: DEMUX_4 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 201
    Info (12023): Found entity 5: ALU_unit_cell File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 219
    Info (12023): Found entity 6: ALU File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 253
    Info (12023): Found entity 7: T1_reg File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 292
    Info (12023): Found entity 8: prog_reg File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 336
    Info (12023): Found entity 9: Priority File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 426
    Info (12023): Found entity 10: decoder_3to8 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 447
    Info (12023): Found entity 11: Lshifter7 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 474
    Info (12023): Found entity 12: extender8 File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 492
    Info (12023): Found entity 13: signed_extender File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 506
    Info (12023): Found entity 14: Memory File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 528
Info (12021): Found 6 design units, including 3 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: FSM-shatranj File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 17
    Info (12022): Found design unit 2: DataPath-trivial File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 192
    Info (12022): Found design unit 3: CPU-completete File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 719
    Info (12023): Found entity 1: FSM File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 8
    Info (12023): Found entity 2: DataPath File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 185
    Info (12023): Found entity 3: CPU File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 715
Info (12021): Found 2 design units, including 1 entities, in source file cpu_tb.vhd
    Info (12022): Found design unit 1: CPU_tb-bhv File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU_tb.vhd Line: 7
    Info (12023): Found entity 1: CPU_tb File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU_tb.vhd Line: 4
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12129): Elaborating entity "DataPath" using architecture "A:trivial" for hierarchy "DataPath:Main_Data" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 747
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "a1", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "m_a", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "alu_a", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "s5_0", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "s1_0", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "d3", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "a3", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "a2", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "s2_0", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "s3_0", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "s6_0", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "s4_0", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Warning (10631): VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable "m_in", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_in[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s4_0[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s6_0[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s6_0[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s6_0[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s3_0[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s2_0[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a2[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a2[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a2[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a3[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a3[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a3[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "d3[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_b[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s1_0[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "s5_0[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "alu_a[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[3]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[4]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[5]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[6]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[7]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[8]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[9]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[10]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[11]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[12]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[13]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[14]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "m_a[15]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a1[0]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a1[1]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (10041): Inferred latch for "a1[2]" at CPU.vhd(305) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 305
Info (12129): Elaborating entity "T1_reg" using architecture "A:bhv" for hierarchy "DataPath:Main_Data|T1_reg:T1" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 255
Warning (10492): VHDL Process Statement warning at Components.vhd(312): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 312
Warning (10492): VHDL Process Statement warning at Components.vhd(315): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 315
Info (12129): Elaborating entity "T_reg" using architecture "A:bhv" for hierarchy "DataPath:Main_Data|T_reg:T2" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 258
Warning (10492): VHDL Process Statement warning at Components.vhd(157): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 157
Warning (10492): VHDL Process Statement warning at Components.vhd(160): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 160
Info (12129): Elaborating entity "Temp_reg3" using architecture "A:bhv" for hierarchy "DataPath:Main_Data|Temp_reg3:T6" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 271
Warning (10492): VHDL Process Statement warning at Components.vhd(132): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 132
Warning (10492): VHDL Process Statement warning at Components.vhd(135): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 135
Info (12129): Elaborating entity "flag_reg" using architecture "A:bhv" for hierarchy "DataPath:Main_Data|flag_reg:flag" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 274
Warning (10492): VHDL Process Statement warning at Components.vhd(183): signal "c_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 183
Warning (10492): VHDL Process Statement warning at Components.vhd(186): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 186
Warning (10492): VHDL Process Statement warning at Components.vhd(188): signal "z_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 188
Warning (10492): VHDL Process Statement warning at Components.vhd(191): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 191
Info (12129): Elaborating entity "prog_reg" using architecture "A:pr" for hierarchy "DataPath:Main_Data|prog_reg:reg_file" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 279
Warning (10492): VHDL Process Statement warning at Components.vhd(410): signal "prog_storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 410
Warning (10492): VHDL Process Statement warning at Components.vhd(411): signal "prog_storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 411
Info (12129): Elaborating entity "Priority" using architecture "A:bhv" for hierarchy "DataPath:Main_Data|Priority:priori_enc" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 283
Info (12129): Elaborating entity "decoder_3to8" using architecture "A:dec" for hierarchy "DataPath:Main_Data|decoder_3to8:decoder" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 286
Info (12129): Elaborating entity "extender8" using architecture "A:sidehojana" for hierarchy "DataPath:Main_Data|extender8:e8" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 289
Info (12129): Elaborating entity "Lshifter7" using architecture "A:sidehoja" for hierarchy "DataPath:Main_Data|Lshifter7:lshift7" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 292
Info (12128): Elaborating entity "signed_extender" for hierarchy "DataPath:Main_Data|signed_extender:se6" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 295
Info (12129): Elaborating entity "Memory" using architecture "A:memorykakaam" for hierarchy "DataPath:Main_Data|Memory:mem" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 298
Warning (10492): VHDL Process Statement warning at Components.vhd(570): signal "memorykagyaan" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 570
Warning (10631): VHDL Process Statement warning at Components.vhd(567): inferring latch(es) for signal or variable "mem_out", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[0]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[1]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[2]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[3]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[4]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[5]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[6]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[7]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[8]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[9]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[10]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[11]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[12]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[13]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[14]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (10041): Inferred latch for "mem_out[15]" at Components.vhd(567) File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 567
Info (12129): Elaborating entity "ALU" using architecture "A:addsubnand" for hierarchy "DataPath:Main_Data|ALU:alu_comp" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 301
Info (12128): Elaborating entity "ALU_unit_cell" for hierarchy "DataPath:Main_Data|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:0:unit" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/Components.vhd Line: 277
Info (12129): Elaborating entity "FSM" using architecture "A:shatranj" for hierarchy "FSM:Main_FSM" File: C:/Users/aryav/Desktop/IITB-CPU/CPU/CPU.vhd Line: 750
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Mon Nov 28 16:40:16 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:17


