Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Mar 12 13:33:41 2024
| Host         : heinecantor-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     33          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: system/UART_R/rClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system/UART_T/FSM_sequential_stbeCur_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: system/UART_T/rClkDiv_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: system/UART_T/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.953        0.000                      0                  247        0.169        0.000                      0                  247        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.953        0.000                      0                  247        0.169        0.000                      0                  247        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.923ns (21.298%)  route 3.411ns (78.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.647    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597    15.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[21]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.660    14.600    debouncerWrite/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.923ns (21.298%)  route 3.411ns (78.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.647    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597    15.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[22]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.660    14.600    debouncerWrite/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.923ns (21.298%)  route 3.411ns (78.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.647    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597    15.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[23]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.660    14.600    debouncerWrite/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.923ns (21.298%)  route 3.411ns (78.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.647    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597    15.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[24]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.660    14.600    debouncerWrite/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.923ns (22.333%)  route 3.210ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.912     9.447    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  debouncerWrite/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.598    15.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  debouncerWrite/deb.count_reg[29]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.660    14.601    debouncerWrite/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.923ns (22.333%)  route 3.210ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.912     9.447    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  debouncerWrite/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.598    15.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  debouncerWrite/deb.count_reg[30]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.660    14.601    debouncerWrite/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.923ns (22.333%)  route 3.210ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.912     9.447    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  debouncerWrite/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.598    15.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  debouncerWrite/deb.count_reg[31]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.660    14.601    debouncerWrite/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.923ns (22.765%)  route 3.131ns (77.235%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.833     9.368    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  debouncerWrite/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.595    15.018    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  debouncerWrite/deb.count_reg[13]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.660    14.598    debouncerWrite/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.923ns (22.765%)  route 3.131ns (77.235%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.833     9.368    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  debouncerWrite/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.595    15.018    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  debouncerWrite/deb.count_reg[14]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.660    14.598    debouncerWrite/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 debouncerWrite/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.923ns (22.765%)  route 3.131ns (77.235%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.711     5.314    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  debouncerWrite/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  debouncerWrite/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.542     6.374    debouncerWrite/deb.count_reg_n_0_[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.498 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=2, routed)           0.943     7.441    debouncerWrite/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.565 f  debouncerWrite/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.813     8.378    debouncerWrite/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.157     8.535 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.833     9.368    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  debouncerWrite/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.595    15.018    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  debouncerWrite/deb.count_reg[15]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.660    14.598    debouncerWrite/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system/UART_R/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/clkDiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.600     1.519    system/UART_R/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  system/UART_R/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  system/UART_R/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.126     1.786    system/UART_R/clkDiv_reg[0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I1_O)        0.048     1.834 r  system/UART_R/clkDiv[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    system/UART_R/plusOp__2[4]
    SLICE_X2Y85          FDRE                                         r  system/UART_R/clkDiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.872     2.037    system/UART_R/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  system/UART_R/clkDiv_reg[4]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.133     1.665    system/UART_R/clkDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debouncerRead/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.722%)  route 0.120ns (39.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    debouncerRead/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debouncerRead/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.120     1.779    system/COMP_B/CU_B/readSignal
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  system/COMP_B/CU_B/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    system/COMP_B/CU_B/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.652    system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 debouncerRead/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.328%)  route 0.122ns (39.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    debouncerRead/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  debouncerRead/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.122     1.781    system/COMP_B/CU_B/readSignal
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y82          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.120     1.651    system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system/UART_R/clkDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.560%)  route 0.071ns (25.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.600     1.519    system/UART_R/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  system/UART_R/clkDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  system/UART_R/clkDiv_reg[4]/Q
                         net (fo=4, routed)           0.071     1.755    system/UART_R/clkDiv_reg[4]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  system/UART_R/clkDiv[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    system/UART_R/plusOp__2[5]
    SLICE_X3Y85          FDRE                                         r  system/UART_R/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.872     2.037    system/UART_R/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  system/UART_R/clkDiv_reg[5]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.624    system/UART_R/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 system/UART_T/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/clkDiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    system/UART_T/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  system/UART_T/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  system/UART_T/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.120     1.778    system/UART_T/clkDiv_reg[0]
    SLICE_X4Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  system/UART_T/clkDiv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    system/UART_T/plusOp__1[4]
    SLICE_X4Y83          FDRE                                         r  system/UART_T/clkDiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.867     2.032    system/UART_T/clock_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  system/UART_T/clkDiv_reg[4]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.091     1.621    system/UART_T/clkDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debouncerWrite/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.123%)  route 0.139ns (39.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  debouncerWrite/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  debouncerWrite/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.139     1.820    debouncerWrite/BTN_state[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  debouncerWrite/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.865    debouncerWrite/CLEARED_BTN_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  debouncerWrite/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  debouncerWrite/CLEARED_BTN_reg/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.120     1.649    debouncerWrite/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 system/UART_R/clkDiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.147%)  route 0.163ns (43.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.600     1.519    system/UART_R/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  system/UART_R/clkDiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  system/UART_R/clkDiv_reg[7]/Q
                         net (fo=4, routed)           0.163     1.847    system/UART_R/clkDiv_reg[7]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  system/UART_R/rClk_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    system/UART_R/rClk_i_1__0_n_0
    SLICE_X2Y84          FDRE                                         r  system/UART_R/rClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.871     2.036    system/UART_R/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  system/UART_R/rClk_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.653    system/UART_R/rClk_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_A/COUNTER_A/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.348%)  route 0.137ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.515    system/COMP_A/CU_A/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.137     1.817    system/COMP_A/COUNTER_A/Q[0]
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  system/COMP_A/COUNTER_A/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    system/COMP_A/COUNTER_A/c[2]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    system/COMP_A/COUNTER_A/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[2]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    system/COMP_A/COUNTER_A/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_A/COUNTER_A/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.659%)  route 0.149ns (41.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.515    system/COMP_A/CU_A/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.149     1.829    system/COMP_A/COUNTER_A/Q[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.048     1.877 r  system/COMP_A/COUNTER_A/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    system/COMP_A/COUNTER_A/c[1]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    system/COMP_A/COUNTER_A/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.107     1.636    system/COMP_A/COUNTER_A/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system/UART_T/clkDiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/rClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.428%)  route 0.148ns (39.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    system/UART_T/clock_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  system/UART_T/clkDiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  system/UART_T/clkDiv_reg[8]/Q
                         net (fo=3, routed)           0.148     1.793    system/UART_T/clkDiv_reg[8]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.098     1.891 r  system/UART_T/rClk_i_1/O
                         net (fo=1, routed)           0.000     1.891    system/UART_T/rClk_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  system/UART_T/rClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.870     2.035    system/UART_T/clock_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  system/UART_T/rClk_reg/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091     1.646    system/UART_T/rClk_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     debouncerRead/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     debouncerRead/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     debouncerRead/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     debouncerRead/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     debouncerRead/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     debouncerRead/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     debouncerRead/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     debouncerRead/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     debouncerRead/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     debouncerRead/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     debouncerRead/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     debouncerRead/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     debouncerRead/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     debouncerRead/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     debouncerRead/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/UART_R/OE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ledOE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.973ns (67.895%)  route 1.879ns (32.105%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  system/UART_R/OE_reg/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system/UART_R/OE_reg/Q
                         net (fo=1, routed)           1.879     2.335    ledOE_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     5.852 r  ledOE_OBUF_inst/O
                         net (fo=0)                   0.000     5.852    ledOE
    N15                                                               r  ledOE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_R/OE_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.072ns  (logic 1.610ns (39.530%)  route 2.463ns (60.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          1.766     3.252    system/COMP_B/CU_B/btnReset_IBUF
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.376 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.697     4.072    system/UART_R/RDA_reg_0
    SLICE_X4Y81          FDCE                                         f  system/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_R/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.072ns  (logic 1.610ns (39.530%)  route 2.463ns (60.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          1.766     3.252    system/COMP_B/CU_B/btnReset_IBUF
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.376 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.697     4.072    system/UART_R/RDA_reg_0
    SLICE_X4Y81          FDCE                                         f  system/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_T/FSM_onehot_sttCur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.837ns  (logic 1.610ns (41.952%)  route 2.227ns (58.048%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.227     3.713    system/UART_T/btnReset_IBUF
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124     3.837 r  system/UART_T/FSM_onehot_sttCur[1]_i_1/O
                         net (fo=1, routed)           0.000     3.837    system/UART_T/FSM_onehot_sttCur[1]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  system/UART_T/FSM_onehot_sttCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_T/FSM_onehot_sttCur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 1.610ns (41.981%)  route 2.225ns (58.019%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.225     3.711    system/UART_T/btnReset_IBUF
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     3.835 r  system/UART_T/FSM_onehot_sttCur[0]_i_1/O
                         net (fo=1, routed)           0.000     3.835    system/UART_T/FSM_onehot_sttCur[0]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  system/UART_T/FSM_onehot_sttCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_T/FSM_onehot_sttCur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.805ns  (logic 1.610ns (42.303%)  route 2.196ns (57.697%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.196     3.681    system/UART_T/btnReset_IBUF
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  system/UART_T/FSM_onehot_sttCur[2]_i_1/O
                         net (fo=1, routed)           0.000     3.805    system/UART_T/FSM_onehot_sttCur[2]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  system/UART_T/FSM_onehot_sttCur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_R/FSM_sequential_strCur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.543ns  (logic 1.610ns (45.433%)  route 1.933ns (54.567%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          1.933     3.419    system/UART_R/btnReset_IBUF
    SLICE_X3Y81          LUT5 (Prop_lut5_I4_O)        0.124     3.543 r  system/UART_R/FSM_sequential_strCur[0]_i_1/O
                         net (fo=1, routed)           0.000     3.543    system/UART_R/FSM_sequential_strCur[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  system/UART_R/FSM_sequential_strCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_R/FSM_sequential_strCur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.451ns  (logic 1.610ns (46.652%)  route 1.841ns (53.349%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          1.841     3.327    system/UART_R/btnReset_IBUF
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.124     3.451 r  system/UART_R/FSM_sequential_strCur[1]_i_1/O
                         net (fo=1, routed)           0.000     3.451    system/UART_R/FSM_sequential_strCur[1]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  system/UART_R/FSM_sequential_strCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/ctr_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.820ns  (logic 0.897ns (31.811%)  route 1.923ns (68.189%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  system/UART_R/ctr_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system/UART_R/ctr_reg[1]/Q
                         net (fo=8, routed)           0.875     1.353    system/UART_R/ctr_reg[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.295     1.648 r  system/UART_R/ctr[3]_i_3/O
                         net (fo=1, routed)           0.286     1.934    system/UART_R/ctr[3]_i_3_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.058 r  system/UART_R/ctr[3]_i_1/O
                         net (fo=4, routed)           0.762     2.820    system/UART_R/ctr[3]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  system/UART_R/ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/ctr_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.820ns  (logic 0.897ns (31.811%)  route 1.923ns (68.189%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  system/UART_R/ctr_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system/UART_R/ctr_reg[1]/Q
                         net (fo=8, routed)           0.875     1.353    system/UART_R/ctr_reg[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.295     1.648 r  system/UART_R/ctr[3]_i_3/O
                         net (fo=1, routed)           0.286     1.934    system/UART_R/ctr[3]_i_3_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.058 r  system/UART_R/ctr[3]_i_1/O
                         net (fo=4, routed)           0.762     2.820    system/UART_R/ctr[3]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  system/UART_R/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/UART_T/tfSReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfSReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.182ns (60.268%)  route 0.120ns (39.732%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  system/UART_T/tfSReg_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  system/UART_T/tfSReg_reg[8]/Q
                         net (fo=1, routed)           0.120     0.302    system/UART_T/tfSReg_reg_n_0_[8]
    SLICE_X2Y78          FDRE                                         r  system/UART_T/tfSReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/FSM_sequential_strCur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  system/UART_R/ctr_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system/UART_R/ctr_reg[0]/Q
                         net (fo=9, routed)           0.117     0.281    system/UART_R/ctr_reg[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.045     0.326 r  system/UART_R/FSM_sequential_strCur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    system/UART_R/FSM_sequential_strCur[1]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  system/UART_R/FSM_sequential_strCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfCtr_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.195ns (55.258%)  route 0.158ns (44.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.158     0.353    system/UART_T/tClkRST
    SLICE_X4Y77          FDRE                                         r  system/UART_T/tfCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfCtr_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.195ns (55.258%)  route 0.158ns (44.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.158     0.353    system/UART_T/tClkRST
    SLICE_X4Y77          FDRE                                         r  system/UART_T/tfCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfCtr_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.195ns (55.258%)  route 0.158ns (44.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.158     0.353    system/UART_T/tClkRST
    SLICE_X4Y77          FDRE                                         r  system/UART_T/tfCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfCtr_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.195ns (55.258%)  route 0.158ns (44.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.158     0.353    system/UART_T/tClkRST
    SLICE_X4Y77          FDRE                                         r  system/UART_T/tfCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/tfSReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfSReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.195ns (53.566%)  route 0.169ns (46.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  system/UART_T/tfSReg_reg[1]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  system/UART_T/tfSReg_reg[1]/Q
                         net (fo=1, routed)           0.169     0.364    system/UART_T/tfSReg_reg_n_0_[1]
    SLICE_X3Y78          FDRE                                         r  system/UART_T/tfSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/FSM_sequential_strCur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/FSM_sequential_strCur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  system/UART_R/FSM_sequential_strCur_reg[0]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system/UART_R/FSM_sequential_strCur_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    system/UART_R/strCur[0]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.045     0.365 r  system/UART_R/FSM_sequential_strCur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    system/UART_R/FSM_sequential_strCur[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  system/UART_R/FSM_sequential_strCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/rClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/rClkDiv_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  system/UART_T/rClkDiv_reg[0]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system/UART_T/rClkDiv_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    system/UART_T/rClkDiv_reg_n_0_[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.043     0.381 r  system/UART_T/rClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    system/UART_T/plusOp[1]
    SLICE_X6Y77          FDRE                                         r  system/UART_T/rClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/rClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/rClkDiv_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  system/UART_T/rClkDiv_reg[0]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system/UART_T/rClkDiv_reg[0]/Q
                         net (fo=4, routed)           0.174     0.338    system/UART_T/rClkDiv_reg_n_0_[0]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  system/UART_T/rClkDiv[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    system/UART_T/plusOp[3]
    SLICE_X6Y77          FDRE                                         r  system/UART_T/rClkDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/OE_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.027ns  (logic 0.642ns (31.670%)  route 1.385ns (68.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.716     5.319    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.688     6.525    system/COMP_B/CU_B/RD
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.649 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.697     7.346    system/UART_R/RDA_reg_0
    SLICE_X4Y81          FDCE                                         f  system/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.027ns  (logic 0.642ns (31.670%)  route 1.385ns (68.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.716     5.319    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.688     6.525    system/COMP_B/CU_B/RD
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.649 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.697     7.346    system/UART_R/RDA_reg_0
    SLICE_X4Y81          FDCE                                         f  system/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/TBE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.580ns  (logic 0.642ns (40.634%)  route 0.938ns (59.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.713     5.316    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  system/UART_T/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.314     6.148    system/UART_T/stbeCur[0]
    SLICE_X6Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.272 r  system/UART_T/TBE_reg_i_1/O
                         net (fo=1, routed)           0.624     6.896    system/UART_T/TBE_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         r  system/UART_T/TBE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.565ns  (logic 0.608ns (38.845%)  route 0.957ns (61.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.712     5.315    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  system/COMP_A/ROM_A/data_out_reg[2]/Q
                         net (fo=3, routed)           0.957     6.728    system/UART_T/data_out[2]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.152     6.880 r  system/UART_T/tfSReg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.880    system/UART_T/p_1_in[3]
    SLICE_X5Y78          FDRE                                         r  system/UART_T/tfSReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.580ns (41.145%)  route 0.830ns (58.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.712     5.315    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  system/COMP_A/ROM_A/data_out_reg[0]/Q
                         net (fo=3, routed)           0.830     6.600    system/UART_T/data_out[0]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  system/UART_T/tfSReg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.724    system/UART_T/p_1_in[1]
    SLICE_X5Y78          FDRE                                         r  system/UART_T/tfSReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.401ns  (logic 0.580ns (41.385%)  route 0.821ns (58.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.712     5.315    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  system/COMP_A/ROM_A/data_out_reg[1]/Q
                         net (fo=3, routed)           0.821     6.592    system/UART_T/data_out[1]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     6.716 r  system/UART_T/tfSReg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.716    system/UART_T/tfSReg[9]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  system/UART_T/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.013ns  (logic 0.580ns (57.275%)  route 0.433ns (42.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.712     5.315    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  system/COMP_A/ROM_A/data_out_reg[1]/Q
                         net (fo=3, routed)           0.433     6.203    system/UART_T/data_out[1]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.124     6.327 r  system/UART_T/tfSReg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.327    system/UART_T/p_1_in[2]
    SLICE_X5Y78          FDRE                                         r  system/UART_T/tfSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.514    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  system/COMP_A/ROM_A/data_out_reg[0]/Q
                         net (fo=3, routed)           0.128     1.784    system/UART_T/data_out[0]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  system/UART_T/tfSReg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.829    system/UART_T/tfSReg[9]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  system/UART_T/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.743%)  route 0.167ns (47.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.514    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  system/COMP_A/ROM_A/data_out_reg[1]/Q
                         net (fo=3, routed)           0.167     1.822    system/UART_T/data_out[1]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.867 r  system/UART_T/tfSReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    system/UART_T/p_1_in[2]
    SLICE_X5Y78          FDRE                                         r  system/UART_T/tfSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.986%)  route 0.304ns (62.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.514    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  system/COMP_A/ROM_A/data_out_reg[0]/Q
                         net (fo=3, routed)           0.304     1.959    system/UART_T/data_out[0]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.004 r  system/UART_T/tfSReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.004    system/UART_T/p_1_in[1]
    SLICE_X5Y78          FDRE                                         r  system/UART_T/tfSReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.184ns (34.639%)  route 0.347ns (65.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.514    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  system/COMP_A/ROM_A/data_out_reg[2]/Q
                         net (fo=3, routed)           0.347     2.003    system/UART_T/data_out[2]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.043     2.046 r  system/UART_T/tfSReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.046    system/UART_T/p_1_in[3]
    SLICE_X5Y78          FDRE                                         r  system/UART_T/tfSReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/TBE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.209ns (37.865%)  route 0.343ns (62.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.596     1.515    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  system/UART_T/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.119     1.799    system/UART_T/stbeCur[0]
    SLICE_X6Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  system/UART_T/TBE_reg_i_1/O
                         net (fo=1, routed)           0.224     2.067    system/UART_T/TBE_reg_i_1_n_0
    SLICE_X6Y80          LDCE                                         r  system/UART_T/TBE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/OE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.209ns (32.047%)  route 0.443ns (67.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.206     1.888    system/COMP_B/CU_B/RD
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.933 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.237     2.169    system/UART_R/RDA_reg_0
    SLICE_X4Y81          FDCE                                         f  system/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.209ns (32.047%)  route 0.443ns (67.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.206     1.888    system/COMP_B/CU_B/RD
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.933 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.237     2.169    system/UART_R/RDA_reg_0
    SLICE_X4Y81          FDCE                                         f  system/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.610ns (31.270%)  route 3.538ns (68.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.908 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.241     5.148    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.015    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.610ns (31.270%)  route 3.538ns (68.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.908 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.241     5.148    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.015    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.610ns (31.270%)  route 3.538ns (68.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.908 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.241     5.148    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.015    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.610ns (31.270%)  route 3.538ns (68.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.908 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.241     5.148    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.015    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  debouncerWrite/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.635ns (32.405%)  route 3.410ns (67.595%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.149     3.933 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     5.045    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[21]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.635ns (32.405%)  route 3.410ns (67.595%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.149     3.933 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     5.045    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[22]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.635ns (32.405%)  route 3.410ns (67.595%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.149     3.933 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     5.045    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[23]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.635ns (32.405%)  route 3.410ns (67.595%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.149     3.933 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.112     5.045    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  debouncerWrite/deb.count_reg[24]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 1.610ns (32.143%)  route 3.398ns (67.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.908 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.101     5.008    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X7Y80          FDRE                                         r  debouncerWrite/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.015    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  debouncerWrite/deb.count_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 1.610ns (32.143%)  route 3.398ns (67.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=30, routed)          2.298     3.784    debouncerWrite/btnReset_IBUF
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.908 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.101     5.008    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X7Y80          FDRE                                         r  debouncerWrite/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592     5.015    debouncerWrite/clock_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  debouncerWrite/deb.count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.017%)  route 0.303ns (61.983%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  system/UART_R/RDA_reg/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system/UART_R/RDA_reg/Q
                         net (fo=3, routed)           0.303     0.444    system/COMP_B/CU_B/RDA
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.045     0.489 r  system/COMP_B/CU_B/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.489    system/COMP_B/CU_B/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 system/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.862%)  route 0.305ns (62.138%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  system/UART_R/RDA_reg/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  system/UART_R/RDA_reg/Q
                         net (fo=3, routed)           0.305     0.446    system/COMP_B/CU_B/RDA
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.045     0.491 r  system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y82          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 system/UART_T/TBE_reg/G
                            (positive level-sensitive latch)
  Destination:            system/COMP_A/CU_A/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.277ns (54.495%)  route 0.231ns (45.505%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  system/UART_T/TBE_reg/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.234     0.234 f  system/UART_T/TBE_reg/Q
                         net (fo=5, routed)           0.231     0.465    system/COMP_A/CU_A/TBE
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.043     0.508 r  system/COMP_A/CU_A/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.508    system/COMP_A/CU_A/next_state[1]
    SLICE_X6Y81          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    system/COMP_A/CU_A/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 system/UART_T/TBE_reg/G
                            (positive level-sensitive latch)
  Destination:            system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.279ns (54.673%)  route 0.231ns (45.327%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  system/UART_T/TBE_reg/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.234     0.234 f  system/UART_T/TBE_reg/Q
                         net (fo=5, routed)           0.231     0.465    system/COMP_A/CU_A/TBE
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.045     0.510 r  system/COMP_A/CU_A/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.510    system/COMP_A/CU_A/next_state[0]
    SLICE_X6Y81          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    system/COMP_A/CU_A/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/FSM_sequential_stbeCur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.238ns (36.898%)  route 0.407ns (63.102%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.407     0.602    system/UART_T/tClkRST
    SLICE_X6Y81          LUT4 (Prop_lut4_I2_O)        0.043     0.645 r  system/UART_T/FSM_sequential_stbeCur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.645    system/UART_T/stbeNext[1]
    SLICE_X6Y81          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[1]/C

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/FSM_sequential_stbeCur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.240ns (37.093%)  route 0.407ns (62.907%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.407     0.602    system/UART_T/tClkRST
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.045     0.647 r  system/UART_T/FSM_sequential_stbeCur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.647    system/UART_T/stbeNext[0]
    SLICE_X6Y81          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/C

Slack:                    inf
  Source:                 btnRead
                            (input port)
  Destination:            debouncerRead/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.280ns (40.438%)  route 0.413ns (59.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnRead (IN)
                         net (fo=0)                   0.000     0.000    btnRead
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnRead_IBUF_inst/O
                         net (fo=3, routed)           0.413     0.648    debouncerRead/btnRead_IBUF
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.693 r  debouncerRead/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.693    debouncerRead/CLEARED_BTN_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    debouncerRead/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnWrite
                            (input port)
  Destination:            debouncerWrite/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.301ns (39.195%)  route 0.466ns (60.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnWrite (IN)
                         net (fo=0)                   0.000     0.000    btnWrite
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnWrite_IBUF_inst/O
                         net (fo=3, routed)           0.466     0.722    debouncerWrite/btnWrite_IBUF
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.045     0.767 r  debouncerWrite/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.767    debouncerWrite/CLEARED_BTN_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  debouncerWrite/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.865     2.030    debouncerWrite/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  debouncerWrite/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnRead
                            (input port)
  Destination:            debouncerRead/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.280ns (36.444%)  route 0.489ns (63.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnRead (IN)
                         net (fo=0)                   0.000     0.000    btnRead
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnRead_IBUF_inst/O
                         net (fo=3, routed)           0.489     0.724    debouncerRead/btnRead_IBUF
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.769 r  debouncerRead/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.769    debouncerRead/BTN_state__0[0]
    SLICE_X1Y82          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    debouncerRead/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnRead
                            (input port)
  Destination:            debouncerRead/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.280ns (33.645%)  route 0.553ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnRead (IN)
                         net (fo=0)                   0.000     0.000    btnRead
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnRead_IBUF_inst/O
                         net (fo=3, routed)           0.553     0.788    debouncerRead/btnRead_IBUF
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045     0.833 r  debouncerRead/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.833    debouncerRead/BTN_state__0[1]
    SLICE_X1Y82          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    debouncerRead/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[1]/C





