$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  8 # a [7:0] $end
  $var wire  8 $ b [7:0] $end
  $var wire  1 % c $end
  $var wire  1 ' d $end
  $var wire  8 & s [7:0] $end
  $scope module top $end
   $var wire  8 # a [7:0] $end
   $var wire  8 $ b [7:0] $end
   $var wire  1 % c $end
   $var wire  1 ' d $end
   $var wire  8 & s [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000001 #
b00000001 $
0%
b00000010 &
0'
#2
b00000011 #
b00000011 $
b00000110 &
#3
b00000111 #
b00000111 $
b00001110 &
#4
b11111111 #
b00000001 $
b00000000 &
1'
#5
b00000001 #
1%
b00000011 &
0'
#6
b00000011 #
b00000011 $
b00000111 &
#7
b00000111 #
b00000111 $
b00001111 &
#8
b11111111 #
b00000000 $
b00000000 &
1'
#9
