;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB -207, <-120
	CMP @81, 910
	CMP 12, 200
	CMP @81, 910
	JMP <-127, 100
	ADD 240, <60
	MOV @127, 106
	SUB -207, <-126
	SLT 240, <60
	MOV @-127, 100
	MOV @-127, 100
	CMP @80, @2
	SUB #-1, <20
	SUB -207, <-120
	JMN 12, 200
	SUB -207, <-126
	MOV @-127, 100
	SUB @121, 103
	SLT 297, 60
	SLT 240, <60
	DJN <-127, 170
	MOV @-127, 100
	CMP @121, 103
	MOV -207, <-120
	JMN 12, 200
	SUB -207, <-120
	SUB @127, -106
	JMN @12, #200
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 12, 200
	CMP @-127, 100
	SUB @127, 106
	SUB @121, 103
	SUB -207, <-120
	SUB @-127, 100
	MOV 0, @91
	SUB 12, 200
	CMP @80, @2
	MOV @-127, 100
	SUB 271, 60
	SPL 0, <314
	SPL 0, <314
	MOV @-127, 100
	MOV -1, <-20
