12-07 03:09 MAIN           INFO     STARTING MIPS SIMULATOR
12-07 03:09 MIPS Simulator INFO     Starting simulator...
12-07 03:09 MIPS Parser    DEBUG    

12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R5 256', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'GG: L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F2 8(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '8(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'DADDI R4 R4 20', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '20', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'BRANCH', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 18, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'BRANCH', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Parser    DEBUG    Total Number of instructions: 18

12-07 03:09 MIPS Parser    DEBUG    {'GG': 6}
12-07 03:09 MIPS Parser    DEBUG    Total Number of labels: 1

12-07 03:09 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'ADDER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-07 03:09 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MULTIPLIER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 30, 'availableCycleCounts': 30, 'instructionsOccupying': []}
12-07 03:09 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'DIVIDER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 50, 'availableCycleCounts': 50, 'instructionsOccupying': []}
12-07 03:09 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'INTEGER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-07 03:09 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MEMORY', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-07 03:09 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'BRANCH', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-07 03:09 MIPS Helper    DEBUG    I-Cache number of blocks:  4
12-07 03:09 MIPS Helper    DEBUG    I-Cache block size      :  4
12-07 03:09 MIPS Pipeline  DEBUG    Starting Pipeline...


12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 1
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 1: LI R4 256 at clock cycle 1
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 2
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    1
12-07 03:09 MIPS Helper    DEBUG    Instruction 1 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 1: LI R4 256 at clock cycle 2
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 2: LI R5 256 at clock cycle 2
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 3
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    1
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 1: LI R4 256 at clock cycle 3
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 4
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    1
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 1: LI R4 256 at clock cycle 4
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 5
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    1
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 1: LI R4 256 at clock cycle 5
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '1', 'ID': '2', 'IR': '3', 'EX': '4', 'WB': '5', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 6
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Helper    DEBUG    Instruction 2 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 2: LI R5 256 at clock cycle 6
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 3: LI R1 3 at clock cycle 6
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 7
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 2: LI R5 256 at clock cycle 7
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 8
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 2: LI R5 256 at clock cycle 8
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 9
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    2
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 2: LI R5 256 at clock cycle 9
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R5 256', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '2', 'ID': '6', 'IR': '7', 'EX': '8', 'WB': '9', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 10
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Helper    DEBUG    Instruction 3 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 3: LI R1 3 at clock cycle 10
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 4: LI R2 1 at clock cycle 10
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 11
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 3: LI R1 3 at clock cycle 11
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 4
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 4. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 12
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 3: LI R1 3 at clock cycle 12
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 4
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 4. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 13
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    3
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 3: LI R1 3 at clock cycle 13
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '6', 'ID': '10', 'IR': '11', 'EX': '12', 'WB': '13', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 4
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 4. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 14
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Helper    DEBUG    Instruction 4 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 4: LI R2 1 at clock cycle 14
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 5: LI R3 1 at clock cycle 14
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 15
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 4: LI R2 1 at clock cycle 15
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 16
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R2': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 4: LI R2 1 at clock cycle 16
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 17
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R2': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    4
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 4: LI R2 1 at clock cycle 17
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '10', 'ID': '14', 'IR': '15', 'EX': '16', 'WB': '17', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 18
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Helper    DEBUG    Instruction 5 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 5: LI R3 1 at clock cycle 18
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 6: GG: L.D F1 4(R4) at clock cycle 18
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 19
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 5: LI R3 1 at clock cycle 19
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    6
12-07 03:09 MIPS Helper    DEBUG    Instruction 6 is occupying unit MEMORY
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 6: GG: L.D F1 4(R4) at clock cycle 19
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 7: L.D F2 8(R5) at clock cycle 19
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 20
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R3': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 5: LI R3 1 at clock cycle 20
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    6
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 6: GG: L.D F1 4(R4) at clock cycle 20
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 21
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'R3': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    5
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: LI R3 1 at clock cycle 21
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '14', 'ID': '18', 'IR': '19', 'EX': '20', 'WB': '21', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    6
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 6: GG: L.D F1 4(R4) at clock cycle 21
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    6
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 22
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    6
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 6: GG: L.D F1 4(R4) at clock cycle 22
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 23
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    6
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: GG: L.D F1 4(R4) at clock cycle 23
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'GG: L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': True, 'IF': '18', 'ID': '19', 'IR': '20', 'EX': '22', 'WB': '23', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 24
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Helper    DEBUG    Instruction 7 is occupying unit MEMORY
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 7: L.D F2 8(R5) at clock cycle 24
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 8: ADD.D F4 F6 F2 at clock cycle 24
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 25
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 7: L.D F2 8(R5) at clock cycle 25
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    8
12-07 03:09 MIPS Helper    DEBUG    Instruction 8 is occupying unit ADDER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 8: ADD.D F4 F6 F2 at clock cycle 25
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 9: SUB.D F5 F7 F1 at clock cycle 25
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 26
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 7: L.D F2 8(R5) at clock cycle 26
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    8
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 8: ADD.D F4 F6 F2 at clock cycle 26
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    9
12-07 03:09 MIPS Helper    DEBUG    Instruction 9 is occupying unit ADDER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 9: SUB.D F5 F7 F1 at clock cycle 26
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 10: MUL.D F6 F1 F5 at clock cycle 26
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 27
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F4': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7, 8
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 7: L.D F2 8(R5) at clock cycle 27
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    8
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    9
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 9: SUB.D F5 F7 F1 at clock cycle 27
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Helper    DEBUG    Instruction 10 is occupying unit MULTIPLIER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 10: MUL.D F6 F1 F5 at clock cycle 27
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 11: ADD.D F6 F1 F7 at clock cycle 27
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 28
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F4': 1, 'F5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    7
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: L.D F2 8(R5) at clock cycle 28
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F2 8(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '8(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': True, 'IF': '19', 'ID': '24', 'IR': '25', 'EX': '27', 'WB': '28', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    8, 9
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 8: ADD.D F4 F6 F2 at clock cycle 28
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    9
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 29
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F4': 1, 'F5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    8
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: ADD.D F4 F6 F2 at clock cycle 29
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '24', 'ID': '25', 'IR': '26', 'EX': '28', 'WB': '29', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    9
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 9: SUB.D F5 F7 F1 at clock cycle 29
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 30
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    9
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: SUB.D F5 F7 F1 at clock cycle 30
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '25', 'ID': '26', 'IR': '27', 'EX': '29', 'WB': '30', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 11: ADD.D F6 F1 F7 at clock cycle 30
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 12: ADD.D F7 F2 F6 at clock cycle 30
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 31
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10, 11
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 10: MUL.D F6 F1 F5 at clock cycle 31
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Helper    DEBUG    Instruction 12 is occupying unit ADDER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 12: ADD.D F7 F2 F6 at clock cycle 31
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 13: DADDI R4 R4 20 at clock cycle 31
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 32
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 32
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    13
12-07 03:09 MIPS Helper    DEBUG    Instruction 13 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 13: DADDI R4 R4 20 at clock cycle 32
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 14: DADDI R5 R5 4 at clock cycle 32
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 33
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 33
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 13
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 13: DADDI R4 R4 20 at clock cycle 33
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    14
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 34
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1, 'R4': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10, 13
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 34
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 13: DADDI R4 R4 20 at clock cycle 34
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    14
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 35
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1, 'R4': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    13
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: DADDI R4 R4 20 at clock cycle 35
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'DADDI R4 R4 20', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '20', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '31', 'ID': '32', 'IR': '33', 'EX': '34', 'WB': '35', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 35
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    14
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 36
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 36
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    14
12-07 03:09 MIPS Helper    DEBUG    Instruction 14 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 14: DADDI R5 R5 4 at clock cycle 36
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 15: DSUB R1 R1 R2 at clock cycle 36
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 37
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 37
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 14
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 14: DADDI R5 R5 4 at clock cycle 37
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    15
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 38
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1, 'R5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10, 14
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 38
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 14: DADDI R5 R5 4 at clock cycle 38
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    15
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 39
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1, 'R5': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    14
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 14: DADDI R5 R5 4 at clock cycle 39
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '32', 'ID': '36', 'IR': '37', 'EX': '38', 'WB': '39', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 39
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    15
12-07 03:09 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-07 03:09 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 40
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 40
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    15
12-07 03:09 MIPS Helper    DEBUG    Instruction 15 is occupying unit INTEGER
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 15: DSUB R1 R1 R2 at clock cycle 40
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Fetched instruction 16: BNE R1 R3 GG at clock cycle 40
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 41
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 41
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 15
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 15: DSUB R1 R1 R2 at clock cycle 41
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    16
12-07 03:09 MIPS Helper    DEBUG    Instruction 16 is occupying unit BRANCH
12-07 03:09 MIPS Pipeline  DEBUG    Issued instruction 16: BNE R1 R3 GG at clock cycle 41
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 42
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1, 'R1': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10, 15
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 42
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 15: DSUB R1 R1 R2 at clock cycle 42
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 16
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 16. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 16
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 43
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1, 'R1': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    15
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 15: DSUB R1 R1 R2 at clock cycle 43
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '36', 'ID': '40', 'IR': '41', 'EX': '42', 'WB': '43', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 43
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 16
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 16. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 16
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 44
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 44
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12, 16
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 16: BNE R1 R3 GG at clock cycle 44
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 45
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10, 16
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 45
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 16: BNE R1 R3 GG at clock cycle 45
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 46
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    16
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 16: BNE R1 R3 GG at clock cycle 46
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isExecutionDone': True, 'IF': '40', 'ID': '41', 'IR': '44', 'EX': '45', 'WB': '46', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 46
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 47
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 47
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 48
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 48
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 49
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 49
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 50
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 50
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 51
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 51
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 52
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 52
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 53
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 53
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 54
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 54
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 55
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 55
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 56
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 56
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 57
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 57
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 58
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 58
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 59
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 59
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 60
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 60
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 61
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 10: MUL.D F6 F1 F5 at clock cycle 61
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 62
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    10
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: MUL.D F6 F1 F5 at clock cycle 62
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': True, 'IF': '26', 'ID': '27', 'IR': '31', 'EX': '61', 'WB': '62', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 63
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11, 12
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 11: ADD.D F6 F1 F7 at clock cycle 63
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 64
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 11: ADD.D F6 F1 F7 at clock cycle 64
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 65
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 11: ADD.D F6 F1 F7 at clock cycle 65
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 66
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    11
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: ADD.D F6 F1 F7 at clock cycle 66
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '27', 'ID': '30', 'IR': '63', 'EX': '65', 'WB': '66', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 67
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Read instruction 12: ADD.D F7 F2 F6 at clock cycle 67
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 68
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F7': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Currently executing instruction 12: ADD.D F7 F2 F6 at clock cycle 68
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 69
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F7': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Executed instruction 12: ADD.D F7 F2 F6 at clock cycle 69
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    Clock Cycle: 70
12-07 03:09 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 03:09 MIPS Pipeline  DEBUG    {'F7': 1}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 03:09 MIPS Simulator DEBUG    12
12-07 03:09 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: ADD.D F7 F2 F6 at clock cycle 70
12-07 03:09 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 03:09 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '30', 'ID': '31', 'IR': '67', 'EX': '69', 'WB': '70', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 03:09 MIPS Pipeline  DEBUG    Write Queue After
12-07 03:09 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 03:09 MIPS Pipeline  DEBUG    

12-07 03:09 MIPS Pipeline  DEBUG    ['1 - LI R4 256 - 1 - 2 - 3 - 4 - 5 - Y - Y - N\n', '2 - LI R5 256 - 2 - 6 - 7 - 8 - 9 - Y - Y - Y\n', '3 - LI R1 3 - 6 - 10 - 11 - 12 - 13 - Y - Y - Y\n', '4 - LI R2 1 - 10 - 14 - 15 - 16 - 17 - Y - Y - Y\n', '5 - LI R3 1 - 14 - 18 - 19 - 20 - 21 - Y - Y - Y\n', '6 - GG: L.D F1 4(R4) - 18 - 19 - 20 - 22 - 23 - Y - Y - N\n', '7 - L.D F2 8(R5) - 19 - 24 - 25 - 27 - 28 - Y - Y - Y\n', '8 - ADD.D F4 F6 F2 - 24 - 25 - 26 - 28 - 29 - Y - Y - N\n', '9 - SUB.D F5 F7 F1 - 25 - 26 - 27 - 29 - 30 - Y - Y - N\n', '13 - DADDI R4 R4 20 - 31 - 32 - 33 - 34 - 35 - Y - Y - N\n', '14 - DADDI R5 R5 4 - 32 - 36 - 37 - 38 - 39 - Y - Y - Y\n', '15 - DSUB R1 R1 R2 - 36 - 40 - 41 - 42 - 43 - Y - Y - Y\n', '16 - BNE R1 R3 GG - 40 - 41 - 44 - 45 - 46 - Y - Y - N\n', '10 - MUL.D F6 F1 F5 - 26 - 27 - 31 - 61 - 62 - Y - Y - N\n', '11 - ADD.D F6 F1 F7 - 27 - 30 - 63 - 65 - 66 - Y - Y - Y\n', '12 - ADD.D F7 F2 F6 - 30 - 31 - 67 - 69 - 70 - Y - Y - N\n']
