Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 18 16:55:02 2023
| Host         : PA02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[2]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[2]_replica_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[3]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[4]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[7]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[8]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[8]_replica_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_c_reg[9]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_rf_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_rf_wr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_rf_wr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_rf_wr_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/EX_MEM/mem_rf_wr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_A_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_alu_op_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_alu_op_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_alu_op_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_alu_op_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_alub_sel_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_alub_sel_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ext_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_opcode_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rD2_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR1_flag_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR1_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR1_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR1_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR1_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR1_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR2_flag_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR2_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR2_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR2_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR2_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rR2_reg[4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_ram_re_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rf_wr_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rf_wr_reg[3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX/ex_rf_wr_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[0]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[0]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[12]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[12]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[13]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[13]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[14]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[14]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[1]_P/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[24]_LDC/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[24]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[25]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[25]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[26]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[26]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[27]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[27]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[28]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[28]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[29]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[29]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[2]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[30]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[30]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[31]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[31]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[5]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[6]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID/id_inst_reg[6]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_c_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_load_use_flag_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_opcode_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rdo_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rf_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rf_wr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rf_wr_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rf_wr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rf_wr_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Core_cpu/MEM_WB/wb_rf_wr_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[0]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[10]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[11]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[12]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[13]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[14]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[21]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[29]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[31]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[3]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[5]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[6]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[7]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[8]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                83472        0.090        0.000                      0                83472        3.000        0.000                       0                  9121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 6.667}      13.333          75.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.610        0.000                      0                83370        0.090        0.000                      0                83370        5.417        0.000                       0                  9117  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk          2.227        0.000                      0                  102        0.631        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 3.794ns (30.383%)  route 8.693ns (69.617%))
  Logic Levels:           15  (CARRY4=3 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 14.308 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.291 r  Core_cpu/PC/pc_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.940    12.231    Core_cpu/ID_EX/pc_reg[4][2]
    SLICE_X79Y103        LUT2 (Prop_lut2_I0_O)        0.332    12.563 r  Core_cpu/ID_EX/pc[4]_i_2/O
                         net (fo=1, routed)           0.557    13.120    Core_cpu/ID_EX/pc[4]_i_2_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I0_O)        0.326    13.446 r  Core_cpu/ID_EX/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    13.446    Core_cpu/PC/D[4]
    SLICE_X79Y101        FDCE                                         r  Core_cpu/PC/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.588    14.308    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y101        FDCE                                         r  Core_cpu/PC/pc_reg[4]/C
                         clock pessimism             -0.144    14.164    
                         clock uncertainty           -0.141    14.023    
    SLICE_X79Y101        FDCE (Setup_fdce_C_D)        0.032    14.055    Core_cpu/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.548ns  (logic 4.041ns (32.206%)  route 8.507ns (67.794%))
  Logic Levels:           16  (CARRY4=4 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 14.318 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.535 r  Core_cpu/PC/pc_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.718    12.253    Core_cpu/ID_EX/pc_reg[8][1]
    SLICE_X75Y97         LUT2 (Prop_lut2_I0_O)        0.329    12.582 r  Core_cpu/ID_EX/pc[6]_i_2/O
                         net (fo=1, routed)           0.592    13.174    Core_cpu/ID_EX/pc[6]_i_2_n_0
    SLICE_X79Y97         LUT6 (Prop_lut6_I0_O)        0.332    13.506 r  Core_cpu/ID_EX/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    13.506    Core_cpu/PC/D[6]
    SLICE_X79Y97         FDCE                                         r  Core_cpu/PC/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.598    14.318    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y97         FDCE                                         r  Core_cpu/PC/pc_reg[6]/C
                         clock pessimism             -0.064    14.255    
                         clock uncertainty           -0.141    14.114    
    SLICE_X79Y97         FDCE (Setup_fdce_C_D)        0.031    14.145    Core_cpu/PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 4.245ns (34.213%)  route 8.163ns (65.787%))
  Logic Levels:           20  (CARRY4=8 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.973ns = ( 14.307 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.429 r  Core_cpu/PC/pc_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    Core_cpu/PC/pc_reg[9]_i_2_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  Core_cpu/PC/pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.543    Core_cpu/PC/pc_reg[16]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  Core_cpu/PC/pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.657    Core_cpu/PC/pc_reg[20]_i_2_n_0
    SLICE_X75Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.970 r  Core_cpu/PC/pc_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.563    12.534    Core_cpu/ID_EX/pc_reg[24][3]
    SLICE_X79Y103        LUT2 (Prop_lut2_I0_O)        0.306    12.840 r  Core_cpu/ID_EX/pc[24]_i_2/O
                         net (fo=1, routed)           0.402    13.242    Core_cpu/ID_EX/pc[24]_i_2_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.366 r  Core_cpu/ID_EX/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    13.366    Core_cpu/PC/D[24]
    SLICE_X79Y104        FDCE                                         r  Core_cpu/PC/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.587    14.307    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y104        FDCE                                         r  Core_cpu/PC/pc_reg[24]/C
                         clock pessimism             -0.144    14.163    
                         clock uncertainty           -0.141    14.022    
    SLICE_X79Y104        FDCE (Setup_fdce_C_D)        0.029    14.051    Core_cpu/PC/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.381ns  (logic 4.263ns (34.431%)  route 8.118ns (65.569%))
  Logic Levels:           20  (CARRY4=8 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 14.308 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.429 r  Core_cpu/PC/pc_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    Core_cpu/PC/pc_reg[9]_i_2_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  Core_cpu/PC/pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.543    Core_cpu/PC/pc_reg[16]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  Core_cpu/PC/pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.657    Core_cpu/PC/pc_reg[20]_i_2_n_0
    SLICE_X75Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.991 r  Core_cpu/PC/pc_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.604    12.595    Core_cpu/ID_EX/pc_reg[24][1]
    SLICE_X81Y101        LUT2 (Prop_lut2_I0_O)        0.303    12.898 r  Core_cpu/ID_EX/pc[22]_i_2/O
                         net (fo=1, routed)           0.318    13.216    Core_cpu/ID_EX/pc[22]_i_2_n_0
    SLICE_X79Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.340 r  Core_cpu/ID_EX/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    13.340    Core_cpu/PC/D[22]
    SLICE_X79Y100        FDCE                                         r  Core_cpu/PC/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.588    14.308    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y100        FDCE                                         r  Core_cpu/PC/pc_reg[22]/C
                         clock pessimism             -0.144    14.164    
                         clock uncertainty           -0.141    14.023    
    SLICE_X79Y100        FDCE (Setup_fdce_C_D)        0.029    14.052    Core_cpu/PC/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 4.053ns (32.603%)  route 8.378ns (67.397%))
  Logic Levels:           19  (CARRY4=7 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 14.321 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.429 r  Core_cpu/PC/pc_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    Core_cpu/PC/pc_reg[9]_i_2_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  Core_cpu/PC/pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.543    Core_cpu/PC/pc_reg[16]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.782 r  Core_cpu/PC/pc_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.749    12.531    Core_cpu/ID_EX/pc_reg[20][2]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.302    12.833 r  Core_cpu/ID_EX/pc[19]_i_2/O
                         net (fo=1, routed)           0.433    13.266    Core_cpu/ID_EX/pc[19]_i_2_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.390 r  Core_cpu/ID_EX/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    13.390    Core_cpu/PC/D[19]
    SLICE_X81Y99         FDCE                                         r  Core_cpu/PC/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.601    14.321    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X81Y99         FDCE                                         r  Core_cpu/PC/pc_reg[19]/C
                         clock pessimism             -0.064    14.258    
                         clock uncertainty           -0.141    14.117    
    SLICE_X81Y99         FDCE (Setup_fdce_C_D)        0.029    14.146    Core_cpu/PC/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.363ns  (logic 4.035ns (32.637%)  route 8.328ns (67.363%))
  Logic Levels:           18  (CARRY4=6 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.982ns = ( 14.315 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.429 r  Core_cpu/PC/pc_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    Core_cpu/PC/pc_reg[9]_i_2_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.763 r  Core_cpu/PC/pc_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.699    12.462    Core_cpu/ID_EX/pc_reg[16][1]
    SLICE_X75Y97         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  Core_cpu/ID_EX/pc[14]_i_2/O
                         net (fo=1, routed)           0.433    13.198    Core_cpu/ID_EX/pc[14]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.322 r  Core_cpu/ID_EX/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    13.322    Core_cpu/PC/D[14]
    SLICE_X75Y97         FDCE                                         r  Core_cpu/PC/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.595    14.315    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X75Y97         FDCE                                         r  Core_cpu/PC/pc_reg[14]/C
                         clock pessimism             -0.048    14.268    
                         clock uncertainty           -0.141    14.127    
    SLICE_X75Y97         FDCE (Setup_fdce_C_D)        0.029    14.156    Core_cpu/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.903ns (31.825%)  route 8.361ns (68.175%))
  Logic Levels:           17  (CARRY4=5 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 14.318 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.628 r  Core_cpu/PC/pc_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.720    12.348    Core_cpu/ID_EX/pc_reg[12][3]
    SLICE_X82Y100        LUT2 (Prop_lut2_I0_O)        0.306    12.654 r  Core_cpu/ID_EX/pc[12]_i_2/O
                         net (fo=1, routed)           0.444    13.098    Core_cpu/ID_EX/pc[12]_i_2_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.222 r  Core_cpu/ID_EX/pc[12]_i_1/O
                         net (fo=1, routed)           0.000    13.222    Core_cpu/PC/D[12]
    SLICE_X82Y100        FDCE                                         r  Core_cpu/PC/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.598    14.318    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X82Y100        FDCE                                         r  Core_cpu/PC/pc_reg[12]/C
                         clock pessimism             -0.144    14.174    
                         clock uncertainty           -0.141    14.033    
    SLICE_X82Y100        FDCE (Setup_fdce_C_D)        0.029    14.062    Core_cpu/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 4.061ns (32.908%)  route 8.279ns (67.092%))
  Logic Levels:           17  (CARRY4=5 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 14.318 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.554 r  Core_cpu/PC/pc_reg[9]_i_2/O[2]
                         net (fo=1, routed)           0.816    12.370    Core_cpu/ID_EX/pc_reg[12][2]
    SLICE_X79Y99         LUT2 (Prop_lut2_I0_O)        0.330    12.700 r  Core_cpu/ID_EX/pc[11]_i_2/O
                         net (fo=1, routed)           0.267    12.967    Core_cpu/ID_EX/pc[11]_i_2_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I0_O)        0.332    13.299 r  Core_cpu/ID_EX/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    13.299    Core_cpu/PC/D[11]
    SLICE_X79Y99         FDCE                                         r  Core_cpu/PC/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.598    14.318    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y99         FDCE                                         r  Core_cpu/PC/pc_reg[11]/C
                         clock pessimism             -0.064    14.255    
                         clock uncertainty           -0.141    14.114    
    SLICE_X79Y99         FDCE (Setup_fdce_C_D)        0.031    14.145    Core_cpu/PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.331ns  (logic 3.927ns (31.845%)  route 8.404ns (68.155%))
  Logic Levels:           16  (CARRY4=4 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 14.321 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.423 r  Core_cpu/PC/pc_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.942    12.364    Core_cpu/ID_EX/pc_reg[8][0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.327    12.691 r  Core_cpu/ID_EX/pc[5]_i_2/O
                         net (fo=1, routed)           0.267    12.958    Core_cpu/ID_EX/pc[5]_i_2_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I0_O)        0.332    13.290 r  Core_cpu/ID_EX/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    13.290    Core_cpu/PC/D[5]
    SLICE_X81Y99         FDCE                                         r  Core_cpu/PC/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.601    14.321    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X81Y99         FDCE                                         r  Core_cpu/PC/pc_reg[5]/C
                         clock pessimism             -0.064    14.258    
                         clock uncertainty           -0.141    14.117    
    SLICE_X81Y99         FDCE (Setup_fdce_C_D)        0.031    14.148    Core_cpu/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/PC/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        12.195ns  (logic 4.147ns (34.006%)  route 8.048ns (65.994%))
  Logic Levels:           20  (CARRY4=8 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 14.308 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 f  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 f  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         0.776     9.781    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X72Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.905 r  Core_cpu/IF_ID/ex_rR1_flag_i_2/O
                         net (fo=135, routed)         0.622    10.527    Core_cpu/IF_ID/fpga_rst
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.651 r  Core_cpu/IF_ID/pc[8]_i_5/O
                         net (fo=1, routed)           0.000    10.651    Core_cpu/PC/S[0]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.201 r  Core_cpu/PC/pc_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.201    Core_cpu/PC/pc_reg[8]_i_3_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.315 r  Core_cpu/PC/pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.315    Core_cpu/PC/pc_reg[8]_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.429 r  Core_cpu/PC/pc_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    Core_cpu/PC/pc_reg[9]_i_2_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  Core_cpu/PC/pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.543    Core_cpu/PC/pc_reg[16]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.657 r  Core_cpu/PC/pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.657    Core_cpu/PC/pc_reg[20]_i_2_n_0
    SLICE_X75Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.879 r  Core_cpu/PC/pc_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.700    12.579    Core_cpu/ID_EX/pc_reg[24][0]
    SLICE_X79Y101        LUT2 (Prop_lut2_I0_O)        0.299    12.878 r  Core_cpu/ID_EX/pc[21]_i_2/O
                         net (fo=1, routed)           0.151    13.029    Core_cpu/ID_EX/pc[21]_i_2_n_0
    SLICE_X79Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  Core_cpu/ID_EX/pc[21]_i_1/O
                         net (fo=1, routed)           0.000    13.153    Core_cpu/PC/D[21]
    SLICE_X79Y101        FDCE                                         r  Core_cpu/PC/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.588    14.308    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y101        FDCE                                         r  Core_cpu/PC/pc_reg[21]/C
                         clock pessimism             -0.144    14.164    
                         clock uncertainty           -0.141    14.023    
    SLICE_X79Y101        FDCE (Setup_fdce_C_D)        0.031    14.054    Core_cpu/PC/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                  0.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_wdin_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.170%)  route 0.284ns (66.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.561     0.642    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X57Y106        FDCE                                         r  Core_cpu/EX_MEM/mem_wdin_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDCE (Prop_fdce_C_Q)         0.141     0.783 r  Core_cpu/EX_MEM/mem_wdin_reg[23]/Q
                         net (fo=258, routed)         0.284     1.067    Digital_LED/D[23]
    SLICE_X49Y111        FDCE                                         r  Digital_LED/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.831     1.239    Digital_LED/cpu_clk_BUFG
    SLICE_X49Y111        FDCE                                         r  Digital_LED/data_reg[23]/C
                         clock pessimism             -0.332     0.907    
    SLICE_X49Y111        FDCE (Hold_fdce_C_D)         0.070     0.977    Digital_LED/data_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_wdin_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.564     0.645    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X71Y104        FDCE                                         r  Core_cpu/EX_MEM/mem_wdin_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  Core_cpu/EX_MEM/mem_wdin_reg[20]/Q
                         net (fo=258, routed)         0.120     0.906    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_20_20/D
    SLICE_X70Y104        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_20_20/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.836     1.244    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_20_20/WCLK
    SLICE_X70Y104        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.586     0.658    
    SLICE_X70Y104        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.802    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.158%)  route 0.258ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.594     0.675    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y92         FDCE                                         r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDCE (Prop_fdce_C_Q)         0.128     0.803 r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/Q
                         net (fo=550, routed)         0.258     1.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/A1
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.867     1.275    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/WCLK
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.587     0.688    
    SLICE_X76Y92         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255     0.943    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.158%)  route 0.258ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.594     0.675    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y92         FDCE                                         r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDCE (Prop_fdce_C_Q)         0.128     0.803 r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/Q
                         net (fo=550, routed)         0.258     1.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/A1
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.867     1.275    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/WCLK
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_B/CLK
                         clock pessimism             -0.587     0.688    
    SLICE_X76Y92         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255     0.943    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.158%)  route 0.258ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.594     0.675    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y92         FDCE                                         r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDCE (Prop_fdce_C_Q)         0.128     0.803 r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/Q
                         net (fo=550, routed)         0.258     1.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/A1
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.867     1.275    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/WCLK
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_C/CLK
                         clock pessimism             -0.587     0.688    
    SLICE_X76Y92         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255     0.943    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.158%)  route 0.258ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.594     0.675    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y92         FDCE                                         r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDCE (Prop_fdce_C_Q)         0.128     0.803 r  Core_cpu/EX_MEM/mem_c_reg[3]_replica/Q
                         net (fo=550, routed)         0.258     1.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/A1
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.867     1.275    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/WCLK
    SLICE_X76Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_D/CLK
                         clock pessimism             -0.587     0.688    
    SLICE_X76Y92         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255     0.943    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/MEM_WB/wb_opcode_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.566     0.647    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X69Y93         FDCE                                         r  Core_cpu/EX_MEM/mem_opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.141     0.788 r  Core_cpu/EX_MEM/mem_opcode_reg[4]/Q
                         net (fo=1, routed)           0.056     0.844    Core_cpu/MEM_WB/wb_opcode_reg[6]_0[4]
    SLICE_X69Y93         FDCE                                         r  Core_cpu/MEM_WB/wb_opcode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.838     1.246    Core_cpu/MEM_WB/cpu_clk_BUFG
    SLICE_X69Y93         FDCE                                         r  Core_cpu/MEM_WB/wb_opcode_reg[4]/C
                         clock pessimism             -0.599     0.647    
    SLICE_X69Y93         FDCE (Hold_fdce_C_D)         0.075     0.722    Core_cpu/MEM_WB/wb_opcode_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM/mem_ext_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/MEM_WB/wb_ext_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.564     0.645    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X57Y97         FDCE                                         r  Core_cpu/EX_MEM/mem_ext_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141     0.786 r  Core_cpu/EX_MEM/mem_ext_reg[10]/Q
                         net (fo=1, routed)           0.056     0.842    Core_cpu/MEM_WB/wb_ext_reg[31]_0[10]
    SLICE_X57Y97         FDCE                                         r  Core_cpu/MEM_WB/wb_ext_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.834     1.242    Core_cpu/MEM_WB/cpu_clk_BUFG
    SLICE_X57Y97         FDCE                                         r  Core_cpu/MEM_WB/wb_ext_reg[10]/C
                         clock pessimism             -0.597     0.645    
    SLICE_X57Y97         FDCE (Hold_fdce_C_D)         0.075     0.720    Core_cpu/MEM_WB/wb_ext_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Core_cpu/IF_ID/id_pc4_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/ID_EX/ex_pc4_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.185ns (36.724%)  route 0.319ns (63.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.565     0.646    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X65Y100        FDPE                                         r  Core_cpu/IF_ID/id_pc4_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDPE (Prop_fdpe_C_Q)         0.141     0.787 r  Core_cpu/IF_ID/id_pc4_reg[8]_P/Q
                         net (fo=1, routed)           0.319     1.106    Core_cpu/IF_ID/id_pc4_reg[8]_P_n_0
    SLICE_X64Y98         LUT3 (Prop_lut3_I0_O)        0.044     1.150 r  Core_cpu/IF_ID/ex_pc4[8]_i_1/O
                         net (fo=1, routed)           0.000     1.150    Core_cpu/ID_EX/ex_pc4_reg[31]_1[8]
    SLICE_X64Y98         FDCE                                         r  Core_cpu/ID_EX/ex_pc4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.839     1.247    Core_cpu/ID_EX/cpu_clk_BUFG
    SLICE_X64Y98         FDCE                                         r  Core_cpu/ID_EX/ex_pc4_reg[8]/C
                         clock pessimism             -0.327     0.920    
    SLICE_X64Y98         FDCE (Hold_fdce_C_D)         0.107     1.027    Core_cpu/ID_EX/ex_pc4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Core_cpu/MEM_WB/wb_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/RF/reg_heap_reg_r1_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.206%)  route 0.311ns (68.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.594     0.675    Core_cpu/MEM_WB/cpu_clk_BUFG
    SLICE_X75Y92         FDCE                                         r  Core_cpu/MEM_WB/wb_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  Core_cpu/MEM_WB/wb_rf_wr_reg[1]/Q
                         net (fo=102, routed)         0.311     1.127    Core_cpu/RF/reg_heap_reg_r1_0_31_0_5/ADDRD1
    SLICE_X74Y94         RAMD32                                       r  Core_cpu/RF/reg_heap_reg_r1_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.868     1.276    Core_cpu/RF/reg_heap_reg_r1_0_31_0_5/WCLK
    SLICE_X74Y94         RAMD32                                       r  Core_cpu/RF/reg_heap_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.584     0.692    
    SLICE_X74Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.001    Core_cpu/RF/reg_heap_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.333      11.178     BUFGCTRL_X0Y2   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X69Y83    Button/rdata_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X72Y90    Button/rdata_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X65Y102   Button/rdata_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X72Y90    Button/rdata_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X71Y94    Button/rdata_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X82Y92    Core_cpu/EX_MEM/mem_c_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X72Y95    Core_cpu/EX_MEM/mem_c_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X60Y147   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X60Y147   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X60Y147   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X60Y147   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X88Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_17_17/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X88Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_17_17/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X88Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X88Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y94    Core_cpu/RF/reg_heap_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X88Y107   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X50Y38    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_13_13/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X50Y38    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_13_13/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X56Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_27_27/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X56Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_27_27/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X56Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_27_27/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X56Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_27_27/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X78Y69    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X54Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_27_27/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X54Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_27_27/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         6.667       5.417      SLICE_X54Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_27_27/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_pc_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 2.372ns (22.421%)  route 8.207ns (77.579%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 14.328 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.566    10.570    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X85Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.694 f  Core_cpu/IF_ID/id_pc_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.843    11.538    Core_cpu/IF_ID/id_pc_reg[9]_LDC_i_1_n_0
    SLICE_X86Y92         FDPE                                         f  Core_cpu/IF_ID/id_pc_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.608    14.328    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X86Y92         FDPE                                         r  Core_cpu/IF_ID/id_pc_reg[9]_P/C
                         clock pessimism             -0.064    14.265    
                         clock uncertainty           -0.141    14.124    
    SLICE_X86Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    13.765    Core_cpu/IF_ID/id_pc_reg[9]_P
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[29]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 2.372ns (22.435%)  route 8.201ns (77.565%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.994ns = ( 14.327 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.766    10.771    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X87Y88         LUT4 (Prop_lut4_I2_O)        0.124    10.895 f  Core_cpu/IF_ID/id_inst_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.636    11.531    Core_cpu/IF_ID/id_inst_reg[29]_LDC_i_1_n_0
    SLICE_X86Y90         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.607    14.327    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X86Y90         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[29]_P/C
                         clock pessimism             -0.064    14.264    
                         clock uncertainty           -0.141    14.123    
    SLICE_X86Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    13.764    Core_cpu/IF_ID/id_inst_reg[29]_P
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[28]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 2.372ns (22.446%)  route 8.195ns (77.554%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.993ns = ( 14.326 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.720    10.725    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.124    10.849 f  Core_cpu/IF_ID/id_inst_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.677    11.526    Core_cpu/IF_ID/id_inst_reg[28]_LDC_i_1_n_0
    SLICE_X89Y88         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.606    14.326    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X89Y88         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[28]_P/C
                         clock pessimism             -0.064    14.263    
                         clock uncertainty           -0.141    14.122    
    SLICE_X89Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    13.763    Core_cpu/IF_ID/id_inst_reg[28]_P
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.544ns  (logic 2.372ns (22.496%)  route 8.172ns (77.504%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.990ns = ( 14.323 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.857    10.862    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X85Y86         LUT4 (Prop_lut4_I2_O)        0.124    10.986 f  Core_cpu/IF_ID/id_inst_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.517    11.502    Core_cpu/IF_ID/id_inst_reg[8]_LDC_i_1_n_0
    SLICE_X85Y87         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.603    14.323    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X85Y87         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[8]_P/C
                         clock pessimism             -0.064    14.260    
                         clock uncertainty           -0.141    14.119    
    SLICE_X85Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    13.760    Core_cpu/IF_ID/id_inst_reg[8]_P
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[21]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.524ns  (logic 2.372ns (22.539%)  route 8.152ns (77.461%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.989ns = ( 14.322 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.672    10.677    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X82Y85         LUT4 (Prop_lut4_I2_O)        0.124    10.801 f  Core_cpu/IF_ID/id_inst_reg[21]_LDC_i_1/O
                         net (fo=2, routed)           0.682    11.482    Core_cpu/IF_ID/id_inst_reg[21]_LDC_i_1_n_0
    SLICE_X82Y86         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[21]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.602    14.322    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X82Y86         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[21]_P/C
                         clock pessimism             -0.064    14.259    
                         clock uncertainty           -0.141    14.118    
    SLICE_X82Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    13.759    Core_cpu/IF_ID/id_inst_reg[21]_P
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 2.372ns (22.799%)  route 8.032ns (77.201%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 14.225 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.598    10.603    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X68Y86         LUT4 (Prop_lut4_I2_O)        0.124    10.727 f  Core_cpu/IF_ID/id_inst_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.635    11.362    Core_cpu/IF_ID/id_inst_reg[14]_LDC_i_1_n_0
    SLICE_X67Y87         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.505    14.225    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X67Y87         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[14]_P/C
                         clock pessimism             -0.064    14.162    
                         clock uncertainty           -0.141    14.021    
    SLICE_X67Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    13.662    Core_cpu/IF_ID/id_inst_reg[14]_P
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[16]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 2.372ns (22.633%)  route 8.108ns (77.367%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 14.325 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.633    10.638    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X83Y88         LUT4 (Prop_lut4_I2_O)        0.124    10.762 f  Core_cpu/IF_ID/id_inst_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.677    11.439    Core_cpu/IF_ID/id_inst_reg[16]_LDC_i_1_n_0
    SLICE_X83Y89         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.605    14.325    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X83Y89         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[16]_P/C
                         clock pessimism             -0.064    14.262    
                         clock uncertainty           -0.141    14.121    
    SLICE_X83Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    13.762    Core_cpu/IF_ID/id_inst_reg[16]_P
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 2.372ns (22.674%)  route 8.089ns (77.326%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 14.324 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.892    10.897    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X87Y86         LUT4 (Prop_lut4_I2_O)        0.124    11.021 f  Core_cpu/IF_ID/id_inst_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.399    11.420    Core_cpu/IF_ID/id_inst_reg[9]_LDC_i_1_n_0
    SLICE_X87Y86         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.604    14.324    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X87Y86         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[9]_P/C
                         clock pessimism             -0.064    14.261    
                         clock uncertainty           -0.141    14.120    
    SLICE_X87Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    13.761    Core_cpu/IF_ID/id_inst_reg[9]_P
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_pc4_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 2.372ns (23.099%)  route 7.897ns (76.901%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 14.217 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.418    10.422    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X59Y98         LUT4 (Prop_lut4_I2_O)        0.124    10.546 f  Core_cpu/IF_ID/id_pc4_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.681    11.227    Core_cpu/IF_ID/id_pc4_reg[17]_LDC_i_1_n_0
    SLICE_X59Y100        FDPE                                         f  Core_cpu/IF_ID/id_pc4_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.497    14.217    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X59Y100        FDPE                                         r  Core_cpu/IF_ID/id_pc4_reg[17]_P/C
                         clock pessimism             -0.144    14.073    
                         clock uncertainty           -0.141    13.932    
    SLICE_X59Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    13.573    Core_cpu/IF_ID/id_pc4_reg[17]_P
  -------------------------------------------------------------------
                         required time                         13.573    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_inst_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_cpuclk rise@13.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.434ns  (logic 2.372ns (22.734%)  route 8.062ns (77.266%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.994ns = ( 14.327 - 13.333 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.715     0.959    Core_cpu/EX_MEM/cpu_clk_BUFG
    SLICE_X77Y94         FDCE                                         r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.419     1.378 r  Core_cpu/EX_MEM/mem_rf_wr_reg[1]/Q
                         net (fo=4, routed)           0.691     2.068    Core_cpu/ID_EX/p_2_out_carry_i_20_0[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I3_O)        0.297     2.365 f  Core_cpu/ID_EX/mem_wdin[31]_i_8/O
                         net (fo=1, routed)           0.670     3.035    Core_cpu/ID_EX/mem_wdin[31]_i_8_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.159 f  Core_cpu/ID_EX/mem_wdin[31]_i_5/O
                         net (fo=36, routed)          0.737     3.896    Core_cpu/ID_EX/mem_wdin[31]_i_5_n_0
    SLICE_X73Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.020 r  Core_cpu/ID_EX/p_2_out_carry__0_i_23/O
                         net (fo=27, routed)          0.826     4.847    Core_cpu/ID_EX/p_2_out_carry__0_i_23_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  Core_cpu/ID_EX/p_2_out_carry__3_i_14/O
                         net (fo=5, routed)           0.836     5.807    Core_cpu/ID_EX/p_2_out_carry__3_i_14_n_0
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.931 f  Core_cpu/ID_EX/f2_carry__1_i_14/O
                         net (fo=4, routed)           0.822     6.753    Core_cpu/ID_EX/f2_carry__1_i_14_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Core_cpu/ID_EX/f2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.877    Core_cpu/ALU/f2_carry__2_1[1]
    SLICE_X73Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.427 r  Core_cpu/ALU/f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    Core_cpu/ALU/f2_carry__1_n_0
    SLICE_X73Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  Core_cpu/ALU/f2_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.492    Core_cpu/ID_EX/CO[0]
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.616 f  Core_cpu/ID_EX/ex_rf_we_i_7/O
                         net (fo=1, routed)           0.264     8.881    Core_cpu/ID_EX/ex_rf_we_i_7_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  Core_cpu/ID_EX/ex_rf_we_i_4/O
                         net (fo=305, routed)         1.603    10.608    Core_cpu/IF_ID/ex_rf_we_reg
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.732 f  Core_cpu/IF_ID/id_inst_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.661    11.392    Core_cpu/IF_ID/id_inst_reg[22]_LDC_i_1_n_0
    SLICE_X87Y89         FDPE                                         f  Core_cpu/IF_ID/id_inst_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     13.333    13.333 r  
    Y18                                               0.000    13.333 r  fpga_clk (IN)
                         net (fo=0)                   0.000    13.333    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    14.807 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.988    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.133 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     9.759    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.850 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    11.891    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    11.991 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.629    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.720 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        1.607    14.327    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X87Y89         FDPE                                         r  Core_cpu/IF_ID/id_inst_reg[22]_P/C
                         clock pessimism             -0.064    14.264    
                         clock uncertainty           -0.141    14.123    
    SLICE_X87Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    13.764    Core_cpu/IF_ID/id_inst_reg[22]_P
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  2.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Core_cpu/PC/pc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_pc_reg[15]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.932%)  route 0.625ns (77.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.596     0.677    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X75Y97         FDCE                                         r  Core_cpu/PC/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDCE (Prop_fdce_C_Q)         0.141     0.818 f  Core_cpu/PC/pc_reg[15]/Q
                         net (fo=34, routed)          0.497     1.315    Core_cpu/IF_ID/id_pc_reg[31]_P_1[15]
    SLICE_X81Y101        LUT4 (Prop_lut4_I3_O)        0.045     1.360 f  Core_cpu/IF_ID/id_pc_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.128     1.488    Core_cpu/IF_ID/id_pc_reg[15]_LDC_i_1_n_0
    SLICE_X81Y100        FDPE                                         f  Core_cpu/IF_ID/id_pc_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.870     1.279    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X81Y100        FDPE                                         r  Core_cpu/IF_ID/id_pc_reg[15]_P/C
                         clock pessimism             -0.327     0.952    
    SLICE_X81Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     0.857    Core_cpu/IF_ID/id_pc_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.681%)  route 0.383ns (67.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.560     0.641    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y111        FDCE                                         r  Digital_LED/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  Digital_LED/data_reg[3]/Q
                         net (fo=3, routed)           0.179     0.961    Digital_LED/data[3]
    SLICE_X47Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.006 f  Digital_LED/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.204     1.210    Digital_LED/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X48Y109        FDCE                                         f  Digital_LED/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.831     1.240    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y109        FDCE                                         r  Digital_LED/DN_data_reg[3]_C/C
                         clock pessimism             -0.582     0.658    
    SLICE_X48Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.566    Digital_LED/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.561%)  route 0.403ns (68.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.560     0.641    Digital_LED/cpu_clk_BUFG
    SLICE_X49Y111        FDCE                                         r  Digital_LED/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDCE (Prop_fdce_C_Q)         0.141     0.782 f  Digital_LED/data_reg[0]/Q
                         net (fo=3, routed)           0.205     0.987    Digital_LED/data[0]
    SLICE_X47Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.032 f  Digital_LED/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.199     1.230    Digital_LED/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X45Y114        FDPE                                         f  Digital_LED/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.828     1.237    Digital_LED/cpu_clk_BUFG
    SLICE_X45Y114        FDPE                                         r  Digital_LED/DN_data_reg[0]_P/C
                         clock pessimism             -0.561     0.676    
    SLICE_X45Y114        FDPE (Remov_fdpe_C_PRE)     -0.095     0.581    Digital_LED/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.227ns (38.050%)  route 0.370ns (61.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.558     0.639    Digital_LED/cpu_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  Digital_LED/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDCE (Prop_fdce_C_Q)         0.128     0.767 f  Digital_LED/data_reg[2]/Q
                         net (fo=3, routed)           0.143     0.910    Digital_LED/data[2]
    SLICE_X48Y112        LUT2 (Prop_lut2_I1_O)        0.099     1.009 f  Digital_LED/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.227     1.236    Digital_LED/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X47Y112        FDPE                                         f  Digital_LED/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.828     1.237    Digital_LED/cpu_clk_BUFG
    SLICE_X47Y112        FDPE                                         r  Digital_LED/DN_data_reg[2]_P/C
                         clock pessimism             -0.561     0.676    
    SLICE_X47Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     0.581    Digital_LED/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Core_cpu/PC/pc_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_pc_reg[27]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.596     0.677    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y104        FDCE                                         r  Core_cpu/PC/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141     0.818 f  Core_cpu/PC/pc_reg[27]/Q
                         net (fo=4, routed)           0.231     1.050    Core_cpu/IF_ID/id_pc_reg[31]_P_1[27]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.045     1.095 f  Core_cpu/IF_ID/id_pc_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.186     1.281    Core_cpu/IF_ID/id_pc_reg[27]_LDC_i_1_n_0
    SLICE_X81Y104        FDPE                                         f  Core_cpu/IF_ID/id_pc_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.869     1.278    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X81Y104        FDPE                                         r  Core_cpu/IF_ID/id_pc_reg[27]_P/C
                         clock pessimism             -0.561     0.717    
    SLICE_X81Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     0.622    Core_cpu/IF_ID/id_pc_reg[27]_P
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.360%)  route 0.407ns (68.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.560     0.641    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y111        FDCE                                         r  Digital_LED/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDCE (Prop_fdce_C_Q)         0.141     0.782 f  Digital_LED/data_reg[3]/Q
                         net (fo=3, routed)           0.176     0.958    Digital_LED/data[3]
    SLICE_X47Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.003 f  Digital_LED/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.231     1.234    Digital_LED/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X47Y109        FDPE                                         f  Digital_LED/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.831     1.240    Digital_LED/cpu_clk_BUFG
    SLICE_X47Y109        FDPE                                         r  Digital_LED/DN_data_reg[3]_P/C
                         clock pessimism             -0.582     0.658    
    SLICE_X47Y109        FDPE (Remov_fdpe_C_PRE)     -0.095     0.563    Digital_LED/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.989%)  route 0.434ns (70.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.560     0.641    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y110        FDCE                                         r  Digital_LED/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  Digital_LED/data_reg[1]/Q
                         net (fo=3, routed)           0.306     1.088    Digital_LED/data[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.133 f  Digital_LED/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.129     1.261    Digital_LED/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X45Y110        FDCE                                         f  Digital_LED/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.831     1.240    Digital_LED/cpu_clk_BUFG
    SLICE_X45Y110        FDCE                                         r  Digital_LED/DN_data_reg[1]_C/C
                         clock pessimism             -0.561     0.679    
    SLICE_X45Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.587    Digital_LED/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 Core_cpu/PC/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Core_cpu/IF_ID/id_pc_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.200%)  route 0.691ns (78.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.597     0.678    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X79Y101        FDCE                                         r  Core_cpu/PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     0.819 f  Core_cpu/PC/pc_reg[4]/Q
                         net (fo=59, routed)          0.560     1.379    Core_cpu/IF_ID/id_pc_reg[31]_P_1[4]
    SLICE_X85Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.424 f  Core_cpu/IF_ID/id_pc_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.555    Core_cpu/IF_ID/id_pc_reg[4]_LDC_i_1_n_0
    SLICE_X85Y93         FDPE                                         f  Core_cpu/IF_ID/id_pc_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.876     1.284    Core_cpu/IF_ID/cpu_clk_BUFG
    SLICE_X85Y93         FDPE                                         r  Core_cpu/IF_ID/id_pc_reg[4]_P/C
                         clock pessimism             -0.327     0.957    
    SLICE_X85Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     0.862    Core_cpu/IF_ID/id_pc_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.122%)  route 0.475ns (71.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.560     0.641    Digital_LED/cpu_clk_BUFG
    SLICE_X49Y111        FDCE                                         r  Digital_LED/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  Digital_LED/data_reg[0]/Q
                         net (fo=3, routed)           0.281     1.063    Digital_LED/data[0]
    SLICE_X47Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.108 f  Digital_LED/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.195     1.303    Digital_LED/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X44Y113        FDCE                                         f  Digital_LED/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.828     1.237    Digital_LED/cpu_clk_BUFG
    SLICE_X44Y113        FDCE                                         r  Digital_LED/DN_data_reg[0]_C/C
                         clock pessimism             -0.561     0.676    
    SLICE_X44Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.584    Digital_LED/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Digital_LED/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.035%)  route 0.440ns (65.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.558     0.639    Digital_LED/cpu_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  Digital_LED/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDCE (Prop_fdce_C_Q)         0.128     0.767 r  Digital_LED/data_reg[2]/Q
                         net (fo=3, routed)           0.144     0.911    Digital_LED/data[2]
    SLICE_X48Y112        LUT2 (Prop_lut2_I1_O)        0.099     1.010 f  Digital_LED/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.296     1.306    Digital_LED/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X48Y112        FDCE                                         f  Digital_LED/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9114, routed)        0.828     1.237    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y112        FDCE                                         r  Digital_LED/DN_data_reg[2]_C/C
                         clock pessimism             -0.561     0.676    
    SLICE_X48Y112        FDCE (Remov_fdce_C_CLR)     -0.092     0.584    Digital_LED/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.722    





