// Seed: 3533076379
module module_0 (
    input  wor  id_0,
    output wand id_1
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6
);
  supply1 id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
macromodule module_2 (
    output tri id_0,
    output uwire id_1,
    input wor id_2
    , id_17,
    output supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output wand id_7,
    input supply1 id_8,
    input wor id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output tri id_15
);
  wire id_18;
  initial begin : LABEL_0
    id_17 = id_2;
  end
  module_0 modCall_1 (
      id_5,
      id_15
  );
  assign modCall_1.id_0 = 0;
endmodule
