V3 54
FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf 2022/02/08.16:43:29 O.87xd
EN work/FD_MXILINX_ClockDiv 1649167617 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/FD_MXILINX_ClockDiv/BEHAVIORAL 1649167618 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf \
      EN work/FD_MXILINX_ClockDiv 1649167617 CP GND CP FDCP
EN work/ClockDiv2_MUSER_ClockDiv 1649167619 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/ClockDiv2_MUSER_ClockDiv/BEHAVIORAL 1649167620 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf \
      EN work/ClockDiv2_MUSER_ClockDiv 1649167619 CP FD_MXILINX_ClockDiv CP INV
EN work/ClockDiv 1649167621 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/ClockDiv/BEHAVIORAL 1649167622 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf EN work/ClockDiv 1649167621 \
      CP ClockDiv2_MUSER_ClockDiv
FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf 2022/02/08.16:43:27 O.87xd
EN work/FD_MXILINX_ClockDiv2 1649167639 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/FD_MXILINX_ClockDiv2/BEHAVIORAL 1649167640 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf \
      EN work/FD_MXILINX_ClockDiv2 1649167639 CP GND CP FDCP
EN work/ClockDiv2 1649167641 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/ClockDiv2/BEHAVIORAL 1649167642 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf EN work/ClockDiv2 1649167641 \
      CP FD_MXILINX_ClockDiv2 CP INV
FL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd 2022/04/05.14:45:17 O.87xd
EN work/UARTReceiverVHDL 1649167623 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/UARTReceiverVHDL/Behavioral 1649167624 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd \
      EN work/UARTReceiverVHDL 1649167623
FL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd 2022/03/31.11:24:59 O.87xd
EN work/SevenSegDriverVHDL 1649167625 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/SevenSegDriverVHDL/Behavioral 1649167626 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd \
      EN work/SevenSegDriverVHDL 1649167625
FL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd 2022/04/05.15:06:52 O.87xd
EN work/TopLevel 1649167637 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/TopLevel/Behavioral 1649167638 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd EN work/TopLevel 1649167637 \
      CP ClockDiv CP UARTReceiverVHDL CP SevenSegDriverVHDL
FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf 2022/02/09.16:25:01 O.87xd
EN work/FD_MXILINX_UARTReceiver 1649167627 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/FD_MXILINX_UARTReceiver/BEHAVIORAL 1649167628 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      EN work/FD_MXILINX_UARTReceiver 1649167627 CP GND CP FDCP
EN work/ClockDiv2_MUSER_UARTReceiver 1649167629 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/ClockDiv2_MUSER_UARTReceiver/BEHAVIORAL 1649167630 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      EN work/ClockDiv2_MUSER_UARTReceiver 1649167629 CP FD_MXILINX_UARTReceiver \
      CP INV
EN work/SR8CE_MXILINX_UARTReceiver 1649167631 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/SR8CE_MXILINX_UARTReceiver/BEHAVIORAL 1649167632 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      EN work/SR8CE_MXILINX_UARTReceiver 1649167631 CP FDCE
EN work/FDD8CE_MXILINX_UARTReceiver 1649167633 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/FDD8CE_MXILINX_UARTReceiver/BEHAVIORAL 1649167634 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      EN work/FDD8CE_MXILINX_UARTReceiver 1649167633 CP FDDCE
EN work/UARTReceiver 1649167635 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 LB UNISIM \
      PH unisim/VCOMPONENTS 1325952880
AR work/UARTReceiver/BEHAVIORAL 1649167636 \
      FL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf \
      EN work/UARTReceiver 1649167635 CP SR8CE_MXILINX_UARTReceiver \
      CP FDD8CE_MXILINX_UARTReceiver CP ClockDiv2_MUSER_UARTReceiver
FL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/ClockDiv.vhf" 2022/02/08.15:43:29 O.87xd
FL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/ClockDiv2.vhf" 2022/02/08.15:43:27 O.87xd
FL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/ControlLogicVHDL.vhd" 2022/02/08.16:21:05 O.87xd
FL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" 2022/02/08.15:25:21 O.87xd
FL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/TopLevel.vhd" 2022/02/08.15:25:37 O.87xd
FL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/UARTReceiver.vhf" 2022/02/08.15:43:28 O.87xd
