{"vcs1":{"timestamp_begin":1723637201.210760061, "rt":1.22, "ut":0.48, "st":0.11}}
{"vcselab":{"timestamp_begin":1723637202.496266326, "rt":0.77, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1723637203.330840373, "rt":0.43, "ut":0.16, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1723637200.562668008}
{"VCS_COMP_START_TIME": 1723637200.562668008}
{"VCS_COMP_END_TIME": 1723637221.474519709}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_OT.v SRAM_O.v SRAM_K.v SRAM_B.v SRAM_BIAS.v SRAM_I000.v SRAM_I001.v SRAM_I010.v SRAM_I011.v SRAM_I100.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 335244}}
{"stitch_vcselab": {"peak_mem": 231548}}
