#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/alt_niosv_int_mode.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/alt_types.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/io.h
alt_types.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/alt_types.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/priv/alt_alarm.h
alt_types.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/priv/alt_types.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/priv/alt_dev_llist.h
sys/alt_llist.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/priv/sys/alt_llist.h
alt_types.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/priv/alt_types.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_alarm.h
alt_llist.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_llist.h
alt_types.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_types.h
priv/alt_alarm.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/priv/alt_alarm.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_dev.h
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/system.h
sys/alt_llist.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/sys/alt_llist.h
priv/alt_dev_llist.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/priv/alt_dev_llist.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_llist.h
alt_types.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_types.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/alt_log_printf.h
system.h
-
stdarg.h
-
sys/alt_alarm.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/sys/alt_alarm.h
sys/alt_dev.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/sys/alt_dev.h
altera_avalon_jtag_uart.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/inc/sys/altera_avalon_jtag_uart.h
altera_avalon_jtag_uart_regs.h
-
altera_avalon_uart_regs.h
-

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/alt_ecc_exception_entry.S
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/system.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/alt_log_macro.S
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/system.h
sys/alt_log_printf.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/sys/alt_log_printf.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/alt_mcount.S
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/system.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/alt_vic_vector_table.S
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/system.h
alt_niosv_int_mode.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/alt_niosv_int_mode.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/crt0.S
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/system.h
sys/alt_log_printf.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/sys/alt_log_printf.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/machine_trap.S
linker.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/linker.h
system.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/HAL/src/system.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/drivers/inc/altera_avalon_uart_regs.h
io.h
-

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/linker.h

/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/system.h
linker.h
/home/muhammad/FPGA_Dev/altera-projects/NIOS_V_minimal_system/software/bsp_hal/linker.h

