Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg676

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Projects\Exercise3\delay.vhd" into library work
Parsing entity <delay>.
Parsing architecture <Behavioral> of entity <delay>.
Parsing VHDL file "C:\Projects\Exercise3\I2C_slave.vhd" into library work
Parsing entity <I2C_slave>.
Parsing architecture <arch> of entity <i2c_slave>.
Parsing VHDL file "C:\Projects\Exercise3\i2c_check.vhd" into library work
Parsing entity <i2c_check>.
Parsing architecture <Behavioral> of entity <i2c_check>.
Parsing VHDL file "C:\Projects\Exercise3\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <behav> of entity <debounce>.
Parsing VHDL file "C:\Projects\Exercise3\top_module.vhd" into library work
Parsing entity <top_module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce> (architecture <behav>) from library <work>.

Elaborating entity <I2C_slave> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Projects\Exercise3\I2C_slave.vhd" Line 61: Using initial value '0' for scl_wen_reg since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\Exercise3\I2C_slave.vhd" Line 62: Using initial value '0' for scl_o_reg since it is never assigned

Elaborating entity <delay> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Projects\Exercise3\I2C_slave.vhd" Line 252. Case statement is complete. others clause is never selected

Elaborating entity <i2c_check> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "C:\Projects\Exercise3\top_module.vhd".
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Projects\Exercise3\debounce.vhd".
    Found 1-bit register for signal <pulse_out>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <state>.
    Found 32-bit adder for signal <count[31]_GND_5_o_add_1_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <I2C_slave>.
    Related source file is "C:\Projects\Exercise3\I2C_slave.vhd".
        SLAVE_ADDR = "0100000"
Always blocking tristate driving signal <scl> is removed.
    Found 1-bit register for signal <sda_reg>.
    Found 1-bit register for signal <scl_prev_reg>.
    Found 1-bit register for signal <sda_prev_reg>.
    Found 1-bit register for signal <scl_rising_reg>.
    Found 1-bit register for signal <scl_falling_reg>.
    Found 1-bit register for signal <start_reg>.
    Found 1-bit register for signal <stop_reg>.
    Found 1-bit register for signal <sda_o_reg>.
    Found 1-bit register for signal <sda_wen_reg>.
    Found 1-bit register for signal <data_valid_reg>.
    Found 1-bit register for signal <read_req_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 4-bit register for signal <bits_processed_reg>.
    Found 7-bit register for signal <addr_reg>.
    Found 1-bit register for signal <cmd_reg>.
    Found 8-bit register for signal <data_to_master_reg>.
    Found 7-bit register for signal <data_reg>.
    Found 8-bit register for signal <data_from_master_reg>.
    Found 1-bit register for signal <continue_reg>.
    Found 1-bit register for signal <scl_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 38                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bits_processed_reg[3]_GND_6_o_add_38_OUT> created at line 212.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_5_OUT<2:0>> created at line 148.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_36_OUT<2:0>> created at line 209.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_data_to_master_reg[7]_Mux_36_o> created at line 209.
    Found 1-bit tristate buffer for signal <sda> created at line 281
    Found 4-bit comparator greater for signal <bits_processed_reg[3]_GND_6_o_LessThan_25_o> created at line 191
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_slave> synthesized.

Synthesizing Unit <delay>.
    Related source file is "C:\Projects\Exercise3\delay.vhd".
        delayLength = 24
    Found 24-bit register for signal <delayReg>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <delay> synthesized.

Synthesizing Unit <i2c_check>.
    Related source file is "C:\Projects\Exercise3\i2c_check.vhd".
WARNING:Xst:647 - Input <data_from_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <read_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <data_to_master> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <led_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2c_check> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 24
 1-bit register                                        : 17
 24-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <data_to_master_reg_0> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_1> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_2> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_3> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_4> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_5> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_6> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_7> has a constant value of 0 in block <Inst_I2C_slave>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <data_to_master_reg_0> in Unit <I2C_slave> is equivalent to the following 7 FFs/Latches, which will be removed : <data_to_master_reg_1> <data_to_master_reg_2> <data_to_master_reg_3> <data_to_master_reg_4> <data_to_master_reg_5> <data_to_master_reg_6> <data_to_master_reg_7> 
WARNING:Xst:1293 - FF/Latch <data_to_master_reg_0> has a constant value of 0 in block <I2C_slave>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_I2C_slave/FSM_0> on signal <state_reg[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 get_address_and_cmd | 001
 answer_ack_start    | 010
 write               | 011
 read                | 100
 read_ack_start      | 101
 read_ack_got_rising | 110
 read_stop           | 111
---------------------------------
WARNING:Xst:1293 - FF/Latch <sda_o_reg> has a constant value of 0 in block <I2C_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_from_master_reg_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/data_reg_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <Inst_I2C_slave/read_req_reg> of sequential type is unconnected in block <top_module>.

Optimizing unit <delay> ...

Optimizing unit <top_module> ...

Optimizing unit <debounce> ...
WARNING:Xst:1293 - FF/Latch <Inst_debounce/count_31> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_30> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_29> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_28> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_27> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_26> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_25> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_24> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_debounce/count_23> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

Processing Unit <top_module> :
INFO:Xst:741 - HDL ADVISOR - A 24-bit shift register was found for signal <Inst_I2C_slave/sda_delay/delayReg_23> and currently occupies 24 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top_module> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 146
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 22
#      LUT2                        : 6
#      LUT3                        : 5
#      LUT4                        : 27
#      LUT5                        : 8
#      LUT6                        : 28
#      MUXCY                       : 22
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 76
#      FD                          : 39
#      FDE                         : 7
#      FDR                         : 2
#      FDRE                        : 4
#      FDS                         : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  54576     0%  
 Number of Slice LUTs:                   98  out of  27288     0%  
    Number used as Logic:                98  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:      50  out of    126    39%  
   Number with an unused LUT:            28  out of    126    22%  
   Number of fully used LUT-FF pairs:    48  out of    126    38%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    358     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.015ns (Maximum Frequency: 249.091MHz)
   Minimum input arrival time before clock: 3.273ns
   Maximum output required time after clock: 4.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.015ns (frequency: 249.091MHz)
  Total number of paths / destination ports: 1290 / 115
-------------------------------------------------------------------------
Delay:               4.015ns (Levels of Logic = 3)
  Source:            Inst_debounce/count_16 (FF)
  Destination:       Inst_debounce/count_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_debounce/count_16 to Inst_debounce/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  Inst_debounce/count_16 (Inst_debounce/count_16)
     LUT6:I0->O            4   0.203   0.931  Inst_debounce/GND_5_o_count[31]_equal_1_o<31>1 (Inst_debounce/GND_5_o_count[31]_equal_1_o<31>)
     LUT5:I1->O           12   0.203   0.909  Inst_debounce/_n00211 (Inst_debounce/_n0021)
     LUT4:I3->O            1   0.205   0.000  Inst_debounce/count_22_rstpot (Inst_debounce/count_22_rstpot)
     FD:D                      0.102          Inst_debounce/count_22
    ----------------------------------------
    Total                      4.015ns (1.160ns logic, 2.855ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.273ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_debounce/pulse_out (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_debounce/pulse_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  rst_IBUF (rst_IBUF)
     LUT6:I1->O            1   0.203   0.580  Inst_debounce/pulse_out_glue_set (Inst_debounce/pulse_out_glue_set)
     LUT2:I1->O            1   0.205   0.000  Inst_debounce/pulse_out_rstpot (Inst_debounce/pulse_out_rstpot)
     FD:D                      0.102          Inst_debounce/pulse_out
    ----------------------------------------
    Total                      3.273ns (1.732ns logic, 1.541ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            Inst_I2C_slave/sda_wen_reg (FF)
  Destination:       sda (PAD)
  Source Clock:      clk rising

  Data Path: Inst_I2C_slave/sda_wen_reg to sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  Inst_I2C_slave/sda_wen_reg (Inst_I2C_slave/sda_wen_reg)
     INV:I->O              1   0.206   0.579  Inst_I2C_slave/sda_wen_reg_inv1_INV_0 (Inst_I2C_slave/sda_wen_reg_inv)
     IOBUF:T->IO               2.571          sda_IOBUF (sda)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.015|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.37 secs
 
--> 

Total memory usage is 260192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    2 (   0 filtered)

