(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param16 = {{(8'hae)}})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h44):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire15;
  wire signed [(3'h7):(1'h0)] wire14;
  wire signed [(4'h8):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire [(4'ha):(1'h0)] wire8;
  wire [(4'hb):(1'h0)] wire6;
  wire [(2'h2):(1'h0)] wire5;
  wire [(3'h4):(1'h0)] wire4;
  reg signed [(3'h5):(1'h0)] reg13 = (1'h0);
  reg [(3'h4):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg7 = (1'h0);
  assign y = {wire15,
                 wire14,
                 wire10,
                 wire9,
                 wire8,
                 wire6,
                 wire5,
                 wire4,
                 reg13,
                 reg12,
                 reg11,
                 reg7,
                 (1'h0)};
  assign wire4 = $signed((8'ha4));
  assign wire5 = $signed((wire0 < $unsigned($unsigned(wire4))));
  assign wire6 = $signed((wire2[(1'h0):(1'h0)] ?
                     $unsigned((wire0 - wire2)) : (~(wire1 ? wire5 : wire3))));
  always
    @(posedge clk) begin
      reg7 <= $unsigned($signed(wire3[(4'ha):(2'h3)]));
    end
  assign wire8 = $signed(wire1[(1'h0):(1'h0)]);
  assign wire9 = $signed(wire6);
  assign wire10 = $signed($unsigned((reg7 ?
                      (wire0 <<< wire5) : (wire8 == wire8))));
  always
    @(posedge clk) begin
      reg11 <= wire0;
      reg12 <= ($signed((8'ha5)) ?
          $signed($unsigned($signed((8'ha8)))) : wire2[(3'h6):(1'h0)]);
      reg13 <= (8'haf);
    end
  assign wire14 = $unsigned({{wire2}});
  assign wire15 = (reg11[(2'h3):(1'h1)] ^~ (((8'ha8) ?
                          wire5[(1'h0):(1'h0)] : reg11) ?
                      (wire10 ?
                          (wire5 ?
                              (8'ha6) : wire4) : $unsigned((8'ha5))) : $unsigned($signed(wire2))));
endmodule