{
  "module_name": "arm-gic.h",
  "hash_id": "1cb74772b17836a5f4106dd49516c54d666a7912a74063325c48ff7d13f6f1cf",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/irqchip/arm-gic.h",
  "human_readable_source": " \n \n#ifndef __LINUX_IRQCHIP_ARM_GIC_H\n#define __LINUX_IRQCHIP_ARM_GIC_H\n\n#define GIC_CPU_CTRL\t\t\t0x00\n#define GIC_CPU_PRIMASK\t\t\t0x04\n#define GIC_CPU_BINPOINT\t\t0x08\n#define GIC_CPU_INTACK\t\t\t0x0c\n#define GIC_CPU_EOI\t\t\t0x10\n#define GIC_CPU_RUNNINGPRI\t\t0x14\n#define GIC_CPU_HIGHPRI\t\t\t0x18\n#define GIC_CPU_ALIAS_BINPOINT\t\t0x1c\n#define GIC_CPU_ACTIVEPRIO\t\t0xd0\n#define GIC_CPU_IDENT\t\t\t0xfc\n#define GIC_CPU_DEACTIVATE\t\t0x1000\n\n#define GICC_ENABLE\t\t\t0x1\n#define GICC_INT_PRI_THRESHOLD\t\t0xf0\n\n#define GIC_CPU_CTRL_EnableGrp0_SHIFT\t0\n#define GIC_CPU_CTRL_EnableGrp0\t\t(1 << GIC_CPU_CTRL_EnableGrp0_SHIFT)\n#define GIC_CPU_CTRL_EnableGrp1_SHIFT\t1\n#define GIC_CPU_CTRL_EnableGrp1\t\t(1 << GIC_CPU_CTRL_EnableGrp1_SHIFT)\n#define GIC_CPU_CTRL_AckCtl_SHIFT\t2\n#define GIC_CPU_CTRL_AckCtl\t\t(1 << GIC_CPU_CTRL_AckCtl_SHIFT)\n#define GIC_CPU_CTRL_FIQEn_SHIFT\t3\n#define GIC_CPU_CTRL_FIQEn\t\t(1 << GIC_CPU_CTRL_FIQEn_SHIFT)\n#define GIC_CPU_CTRL_CBPR_SHIFT\t\t4\n#define GIC_CPU_CTRL_CBPR\t\t(1 << GIC_CPU_CTRL_CBPR_SHIFT)\n#define GIC_CPU_CTRL_EOImodeNS_SHIFT\t9\n#define GIC_CPU_CTRL_EOImodeNS\t\t(1 << GIC_CPU_CTRL_EOImodeNS_SHIFT)\n\n#define GICC_IAR_INT_ID_MASK\t\t0x3ff\n#define GICC_INT_SPURIOUS\t\t1023\n#define GICC_DIS_BYPASS_MASK\t\t0x1e0\n\n#define GIC_DIST_CTRL\t\t\t0x000\n#define GIC_DIST_CTR\t\t\t0x004\n#define GIC_DIST_IIDR\t\t\t0x008\n#define GIC_DIST_IGROUP\t\t\t0x080\n#define GIC_DIST_ENABLE_SET\t\t0x100\n#define GIC_DIST_ENABLE_CLEAR\t\t0x180\n#define GIC_DIST_PENDING_SET\t\t0x200\n#define GIC_DIST_PENDING_CLEAR\t\t0x280\n#define GIC_DIST_ACTIVE_SET\t\t0x300\n#define GIC_DIST_ACTIVE_CLEAR\t\t0x380\n#define GIC_DIST_PRI\t\t\t0x400\n#define GIC_DIST_TARGET\t\t\t0x800\n#define GIC_DIST_CONFIG\t\t\t0xc00\n#define GIC_DIST_SOFTINT\t\t0xf00\n#define GIC_DIST_SGI_PENDING_CLEAR\t0xf10\n#define GIC_DIST_SGI_PENDING_SET\t0xf20\n\n#define GICD_ENABLE\t\t\t0x1\n#define GICD_DISABLE\t\t\t0x0\n#define GICD_INT_ACTLOW_LVLTRIG\t\t0x0\n#define GICD_INT_EN_CLR_X32\t\t0xffffffff\n#define GICD_INT_EN_SET_SGI\t\t0x0000ffff\n#define GICD_INT_EN_CLR_PPI\t\t0xffff0000\n\n#define GICD_IIDR_IMPLEMENTER_SHIFT\t0\n#define GICD_IIDR_IMPLEMENTER_MASK\t(0xfff << GICD_IIDR_IMPLEMENTER_SHIFT)\n#define GICD_IIDR_REVISION_SHIFT\t12\n#define GICD_IIDR_REVISION_MASK\t\t(0xf << GICD_IIDR_REVISION_SHIFT)\n#define GICD_IIDR_VARIANT_SHIFT\t\t16\n#define GICD_IIDR_VARIANT_MASK\t\t(0xf << GICD_IIDR_VARIANT_SHIFT)\n#define GICD_IIDR_PRODUCT_ID_SHIFT\t24\n#define GICD_IIDR_PRODUCT_ID_MASK\t(0xff << GICD_IIDR_PRODUCT_ID_SHIFT)\n\n\n#define GICH_HCR\t\t\t0x0\n#define GICH_VTR\t\t\t0x4\n#define GICH_VMCR\t\t\t0x8\n#define GICH_MISR\t\t\t0x10\n#define GICH_EISR0 \t\t\t0x20\n#define GICH_EISR1 \t\t\t0x24\n#define GICH_ELRSR0 \t\t\t0x30\n#define GICH_ELRSR1 \t\t\t0x34\n#define GICH_APR\t\t\t0xf0\n#define GICH_LR0\t\t\t0x100\n\n#define GICH_HCR_EN\t\t\t(1 << 0)\n#define GICH_HCR_UIE\t\t\t(1 << 1)\n#define GICH_HCR_NPIE\t\t\t(1 << 3)\n\n#define GICH_LR_VIRTUALID\t\t(0x3ff << 0)\n#define GICH_LR_PHYSID_CPUID_SHIFT\t(10)\n#define GICH_LR_PHYSID_CPUID\t\t(0x3ff << GICH_LR_PHYSID_CPUID_SHIFT)\n#define GICH_LR_PRIORITY_SHIFT\t\t23\n#define GICH_LR_STATE\t\t\t(3 << 28)\n#define GICH_LR_PENDING_BIT\t\t(1 << 28)\n#define GICH_LR_ACTIVE_BIT\t\t(1 << 29)\n#define GICH_LR_EOI\t\t\t(1 << 19)\n#define GICH_LR_GROUP1\t\t\t(1 << 30)\n#define GICH_LR_HW\t\t\t(1 << 31)\n\n#define GICH_VMCR_ENABLE_GRP0_SHIFT\t0\n#define GICH_VMCR_ENABLE_GRP0_MASK\t(1 << GICH_VMCR_ENABLE_GRP0_SHIFT)\n#define GICH_VMCR_ENABLE_GRP1_SHIFT\t1\n#define GICH_VMCR_ENABLE_GRP1_MASK\t(1 << GICH_VMCR_ENABLE_GRP1_SHIFT)\n#define GICH_VMCR_ACK_CTL_SHIFT\t\t2\n#define GICH_VMCR_ACK_CTL_MASK\t\t(1 << GICH_VMCR_ACK_CTL_SHIFT)\n#define GICH_VMCR_FIQ_EN_SHIFT\t\t3\n#define GICH_VMCR_FIQ_EN_MASK\t\t(1 << GICH_VMCR_FIQ_EN_SHIFT)\n#define GICH_VMCR_CBPR_SHIFT\t\t4\n#define GICH_VMCR_CBPR_MASK\t\t(1 << GICH_VMCR_CBPR_SHIFT)\n#define GICH_VMCR_EOI_MODE_SHIFT\t9\n#define GICH_VMCR_EOI_MODE_MASK\t\t(1 << GICH_VMCR_EOI_MODE_SHIFT)\n\n#define GICH_VMCR_PRIMASK_SHIFT\t\t27\n#define GICH_VMCR_PRIMASK_MASK\t\t(0x1f << GICH_VMCR_PRIMASK_SHIFT)\n#define GICH_VMCR_BINPOINT_SHIFT\t21\n#define GICH_VMCR_BINPOINT_MASK\t\t(0x7 << GICH_VMCR_BINPOINT_SHIFT)\n#define GICH_VMCR_ALIAS_BINPOINT_SHIFT\t18\n#define GICH_VMCR_ALIAS_BINPOINT_MASK\t(0x7 << GICH_VMCR_ALIAS_BINPOINT_SHIFT)\n\n#define GICH_MISR_EOI\t\t\t(1 << 0)\n#define GICH_MISR_U\t\t\t(1 << 1)\n\n#define GICV_PMR_PRIORITY_SHIFT\t\t3\n#define GICV_PMR_PRIORITY_MASK\t\t(0x1f << GICV_PMR_PRIORITY_SHIFT)\n\n#ifndef __ASSEMBLY__\n\n#include <linux/irqdomain.h>\n\nstruct device_node;\nstruct gic_chip_data;\n\nvoid gic_cascade_irq(unsigned int gic_nr, unsigned int irq);\nint gic_cpu_if_down(unsigned int gic_nr);\nvoid gic_cpu_save(struct gic_chip_data *gic);\nvoid gic_cpu_restore(struct gic_chip_data *gic);\nvoid gic_dist_save(struct gic_chip_data *gic);\nvoid gic_dist_restore(struct gic_chip_data *gic);\n\n \nint gic_of_init(struct device_node *node, struct device_node *parent);\n\n \nint gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq);\n\nvoid gic_send_sgi(unsigned int cpu_id, unsigned int irq);\nint gic_get_cpu_id(unsigned int cpu);\nvoid gic_migrate_target(unsigned int new_cpu_id);\nunsigned long gic_get_sgir_physaddr(void);\n\n#endif  \n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}