// Seed: 2974613387
module module_0 (
    output wor  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wire id_3,
    input  wor  id_4,
    output tri0 id_5
);
  wire id_7;
  wire id_8;
  tri0 id_9 = 1, id_10, id_11;
  wire id_12;
  integer id_13;
  id_14(
      .id_0(1), .id_1(1 - id_4 | id_1)
  );
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  wor id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire id_5;
  wire id_6;
endmodule
