Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 28 21:54:02 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_bot_controller_timing_summary_routed.rpt -pb top_bot_controller_timing_summary_routed.pb -rpx top_bot_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bot_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_switch_duty_cycle[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_switch_duty_cycle[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_switch_duty_cycle[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_switch_duty_cycle[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_generator_instance_1/duty_cycle_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s_duty_cycle_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s_duty_cycle_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.788        0.000                      0                  156        0.177        0.000                      0                  156        3.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.788        0.000                      0                  156        0.177        0.000                      0                  156        3.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/pwm_clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/pwm_clk_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 2.385ns (56.091%)  route 1.867ns (43.909%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.853     5.951    pwm_generator_instance_1/CLK
    SLICE_X110Y80        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456     6.407 r  pwm_generator_instance_1/pwm_clk_counter_reg[0]/Q
                         net (fo=34, routed)          0.907     7.314    pwm_generator_instance_1/pwm_clk_counter[0]
    SLICE_X111Y76        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.894 r  pwm_generator_instance_1/pwm_clk_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    pwm_generator_instance_1/pwm_clk_counter0_carry_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.008 r  pwm_generator_instance_1/pwm_clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.008    pwm_generator_instance_1/pwm_clk_counter0_carry__0_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  pwm_generator_instance_1/pwm_clk_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.122    pwm_generator_instance_1/pwm_clk_counter0_carry__1_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.236 r  pwm_generator_instance_1/pwm_clk_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.236    pwm_generator_instance_1/pwm_clk_counter0_carry__2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  pwm_generator_instance_1/pwm_clk_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.350    pwm_generator_instance_1/pwm_clk_counter0_carry__3_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  pwm_generator_instance_1/pwm_clk_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.464    pwm_generator_instance_1/pwm_clk_counter0_carry__4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.578 r  pwm_generator_instance_1/pwm_clk_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.578    pwm_generator_instance_1/pwm_clk_counter0_carry__5_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.912 r  pwm_generator_instance_1/pwm_clk_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.960     9.872    pwm_generator_instance_1/pwm_clk_counter0_carry__6_n_6
    SLICE_X110Y80        LUT5 (Prop_lut5_I4_O)        0.331    10.203 r  pwm_generator_instance_1/pwm_clk_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.203    pwm_generator_instance_1/pwm_clk_counter_0[30]
    SLICE_X110Y80        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    pwm_generator_instance_1/CLK
    SLICE_X110Y80        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[30]/C
                         clock pessimism              0.488    13.951    
                         clock uncertainty           -0.035    13.915    
    SLICE_X110Y80        FDRE (Setup_fdre_C_D)        0.075    13.990    pwm_generator_instance_1/pwm_clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/pwm_clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/pwm_clk_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.890ns (21.891%)  route 3.176ns (78.109%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.851     5.949    pwm_generator_instance_1/CLK
    SLICE_X112Y78        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.518     6.467 r  pwm_generator_instance_1/pwm_clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.787     7.254    pwm_generator_instance_1/pwm_clk_counter[9]
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     7.378 r  pwm_generator_instance_1/pwm_clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.506     7.884    pwm_generator_instance_1/pwm_clk_counter[31]_i_7_n_0
    SLICE_X109Y76        LUT5 (Prop_lut5_I4_O)        0.124     8.008 r  pwm_generator_instance_1/pwm_clk_counter[31]_i_4/O
                         net (fo=33, routed)          1.882     9.890    pwm_generator_instance_1/pwm_clk_counter[31]_i_4_n_0
    SLICE_X110Y82        LUT5 (Prop_lut5_I2_O)        0.124    10.014 r  pwm_generator_instance_1/pwm_clk_counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.014    pwm_generator_instance_1/pwm_clk_counter_0[29]
    SLICE_X110Y82        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.678    13.466    pwm_generator_instance_1/CLK
    SLICE_X110Y82        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
                         clock pessimism              0.464    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X110Y82        FDRE (Setup_fdre_C_D)        0.031    13.925    pwm_generator_instance_1/pwm_clk_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/o_PWM_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.036ns (51.920%)  route 1.885ns (48.080%))
  Logic Levels:           3  (CARRY4=1 LDPE=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.943    pwm_generator_instance_1/CLK
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518     6.461 r  pwm_generator_instance_1/duty_cycle_counter_reg[6]/Q
                         net (fo=6, routed)           0.831     7.292    pwm_generator_instance_1/duty_cycle_counter[6]
    SLICE_X113Y76        LUT4 (Prop_lut4_I0_O)        0.124     7.416 r  pwm_generator_instance_1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.416    pwm_generator_instance_1/i__carry_i_3_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.907 r  pwm_generator_instance_1/s_PWM0_inferred__0/i__carry/CO[1]
                         net (fo=1, routed)           0.391     8.298    pwm_generator_instance_1/s_PWM0_inferred__0/i__carry_n_2
    SLICE_X113Y76        LDPE (SetClr_ldpe_PRE_Q)     0.903     9.201 r  pwm_generator_instance_1/s_PWM_reg/Q
                         net (fo=2, routed)           0.663     9.864    pwm_generator_instance_1/s_PWM
    SLICE_X112Y79        FDRE                                         r  pwm_generator_instance_1/o_PWM_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    pwm_generator_instance_1/CLK
    SLICE_X112Y79        FDRE                                         r  pwm_generator_instance_1/o_PWM_reg_lopt_replica/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X112Y79        FDRE (Setup_fdre_C_D)       -0.045    13.846    pwm_generator_instance_1/o_PWM_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.056ns (28.337%)  route 2.671ns (71.663%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.849     5.947    uart_rx_instance/CLK
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.403 f  uart_rx_instance/s_baud_counter_reg[4]/Q
                         net (fo=7, routed)           0.807     7.210    uart_rx_instance/s_baud_counter_reg_n_0_[4]
    SLICE_X106Y79        LUT2 (Prop_lut2_I1_O)        0.150     7.360 r  uart_rx_instance/UART_state[2]_i_4/O
                         net (fo=2, routed)           0.866     8.226    uart_rx_instance/UART_state[2]_i_4_n_0
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.326     8.552 r  uart_rx_instance/UART_state[1]_i_3/O
                         net (fo=3, routed)           0.303     8.855    uart_rx_instance/UART_state[1]_i_3_n_0
    SLICE_X107Y80        LUT5 (Prop_lut5_I2_O)        0.124     8.979 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.695     9.673    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    13.459    uart_rx_instance/CLK
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[0]/C
                         clock pessimism              0.488    13.947    
                         clock uncertainty           -0.035    13.911    
    SLICE_X106Y78        FDRE (Setup_fdre_C_CE)      -0.205    13.706    uart_rx_instance/s_baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.056ns (28.337%)  route 2.671ns (71.663%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.849     5.947    uart_rx_instance/CLK
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.403 f  uart_rx_instance/s_baud_counter_reg[4]/Q
                         net (fo=7, routed)           0.807     7.210    uart_rx_instance/s_baud_counter_reg_n_0_[4]
    SLICE_X106Y79        LUT2 (Prop_lut2_I1_O)        0.150     7.360 r  uart_rx_instance/UART_state[2]_i_4/O
                         net (fo=2, routed)           0.866     8.226    uart_rx_instance/UART_state[2]_i_4_n_0
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.326     8.552 r  uart_rx_instance/UART_state[1]_i_3/O
                         net (fo=3, routed)           0.303     8.855    uart_rx_instance/UART_state[1]_i_3_n_0
    SLICE_X107Y80        LUT5 (Prop_lut5_I2_O)        0.124     8.979 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.695     9.673    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    13.459    uart_rx_instance/CLK
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[4]/C
                         clock pessimism              0.488    13.947    
                         clock uncertainty           -0.035    13.911    
    SLICE_X106Y78        FDRE (Setup_fdre_C_CE)      -0.205    13.706    uart_rx_instance/s_baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 uart_rx_instance/s_baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.056ns (28.337%)  route 2.671ns (71.663%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.849     5.947    uart_rx_instance/CLK
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.403 f  uart_rx_instance/s_baud_counter_reg[4]/Q
                         net (fo=7, routed)           0.807     7.210    uart_rx_instance/s_baud_counter_reg_n_0_[4]
    SLICE_X106Y79        LUT2 (Prop_lut2_I1_O)        0.150     7.360 r  uart_rx_instance/UART_state[2]_i_4/O
                         net (fo=2, routed)           0.866     8.226    uart_rx_instance/UART_state[2]_i_4_n_0
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.326     8.552 r  uart_rx_instance/UART_state[1]_i_3/O
                         net (fo=3, routed)           0.303     8.855    uart_rx_instance/UART_state[1]_i_3_n_0
    SLICE_X107Y80        LUT5 (Prop_lut5_I2_O)        0.124     8.979 r  uart_rx_instance/s_baud_counter[10]_i_2/O
                         net (fo=11, routed)          0.695     9.673    uart_rx_instance/s_baud_counter[10]_i_2_n_0
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    13.459    uart_rx_instance/CLK
    SLICE_X106Y78        FDRE                                         r  uart_rx_instance/s_baud_counter_reg[5]/C
                         clock pessimism              0.488    13.947    
                         clock uncertainty           -0.035    13.911    
    SLICE_X106Y78        FDRE (Setup_fdre_C_CE)      -0.205    13.706    uart_rx_instance/s_baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/duty_cycle_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.491%)  route 2.854ns (77.509%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.856     5.954    pwm_generator_instance_1/CLK
    SLICE_X110Y82        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  pwm_generator_instance_1/pwm_clk_counter_reg[29]/Q
                         net (fo=2, routed)           0.673     7.083    pwm_generator_instance_1/pwm_clk_counter[29]
    SLICE_X110Y82        LUT4 (Prop_lut4_I2_O)        0.124     7.207 f  pwm_generator_instance_1/pwm_clk_counter[31]_i_10/O
                         net (fo=1, routed)           0.643     7.850    pwm_generator_instance_1/pwm_clk_counter[31]_i_10_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.974 f  pwm_generator_instance_1/pwm_clk_counter[31]_i_5/O
                         net (fo=33, routed)          0.998     8.971    pwm_generator_instance_1/pwm_clk_counter[31]_i_5_n_0
    SLICE_X112Y76        LUT4 (Prop_lut4_I3_O)        0.124     9.095 r  pwm_generator_instance_1/duty_cycle_counter[7]_i_1/O
                         net (fo=8, routed)           0.540     9.635    pwm_generator_instance_1/duty_cycle_counter_1
    SLICE_X113Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.669    13.457    pwm_generator_instance_1/CLK
    SLICE_X113Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[2]/C
                         clock pessimism              0.464    13.921    
                         clock uncertainty           -0.035    13.885    
    SLICE_X113Y75        FDRE (Setup_fdre_C_CE)      -0.205    13.680    pwm_generator_instance_1/duty_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/pwm_clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/pwm_clk_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 2.261ns (56.936%)  route 1.710ns (43.064%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.853     5.951    pwm_generator_instance_1/CLK
    SLICE_X110Y80        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456     6.407 r  pwm_generator_instance_1/pwm_clk_counter_reg[0]/Q
                         net (fo=34, routed)          0.907     7.314    pwm_generator_instance_1/pwm_clk_counter[0]
    SLICE_X111Y76        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.894 r  pwm_generator_instance_1/pwm_clk_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    pwm_generator_instance_1/pwm_clk_counter0_carry_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.008 r  pwm_generator_instance_1/pwm_clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.008    pwm_generator_instance_1/pwm_clk_counter0_carry__0_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  pwm_generator_instance_1/pwm_clk_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.122    pwm_generator_instance_1/pwm_clk_counter0_carry__1_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.236 r  pwm_generator_instance_1/pwm_clk_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.236    pwm_generator_instance_1/pwm_clk_counter0_carry__2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  pwm_generator_instance_1/pwm_clk_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.350    pwm_generator_instance_1/pwm_clk_counter0_carry__3_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  pwm_generator_instance_1/pwm_clk_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.464    pwm_generator_instance_1/pwm_clk_counter0_carry__4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.578 r  pwm_generator_instance_1/pwm_clk_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.578    pwm_generator_instance_1/pwm_clk_counter0_carry__5_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.817 r  pwm_generator_instance_1/pwm_clk_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.803     9.620    pwm_generator_instance_1/pwm_clk_counter0_carry__6_n_5
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.302     9.922 r  pwm_generator_instance_1/pwm_clk_counter[31]_i_2/O
                         net (fo=1, routed)           0.000     9.922    pwm_generator_instance_1/pwm_clk_counter_0[31]
    SLICE_X112Y81        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.676    13.464    pwm_generator_instance_1/CLK
    SLICE_X112Y81        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[31]/C
                         clock pessimism              0.464    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.079    13.971    pwm_generator_instance_1/pwm_clk_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/duty_cycle_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.491%)  route 2.854ns (77.509%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.856     5.954    pwm_generator_instance_1/CLK
    SLICE_X110Y82        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  pwm_generator_instance_1/pwm_clk_counter_reg[29]/Q
                         net (fo=2, routed)           0.673     7.083    pwm_generator_instance_1/pwm_clk_counter[29]
    SLICE_X110Y82        LUT4 (Prop_lut4_I2_O)        0.124     7.207 f  pwm_generator_instance_1/pwm_clk_counter[31]_i_10/O
                         net (fo=1, routed)           0.643     7.850    pwm_generator_instance_1/pwm_clk_counter[31]_i_10_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.974 f  pwm_generator_instance_1/pwm_clk_counter[31]_i_5/O
                         net (fo=33, routed)          0.998     8.971    pwm_generator_instance_1/pwm_clk_counter[31]_i_5_n_0
    SLICE_X112Y76        LUT4 (Prop_lut4_I3_O)        0.124     9.095 r  pwm_generator_instance_1/duty_cycle_counter[7]_i_1/O
                         net (fo=8, routed)           0.540     9.635    pwm_generator_instance_1/duty_cycle_counter_1
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.669    13.457    pwm_generator_instance_1/CLK
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[0]/C
                         clock pessimism              0.464    13.921    
                         clock uncertainty           -0.035    13.885    
    SLICE_X112Y75        FDRE (Setup_fdre_C_CE)      -0.169    13.716    pwm_generator_instance_1/duty_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/duty_cycle_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.491%)  route 2.854ns (77.509%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.856     5.954    pwm_generator_instance_1/CLK
    SLICE_X110Y82        FDRE                                         r  pwm_generator_instance_1/pwm_clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  pwm_generator_instance_1/pwm_clk_counter_reg[29]/Q
                         net (fo=2, routed)           0.673     7.083    pwm_generator_instance_1/pwm_clk_counter[29]
    SLICE_X110Y82        LUT4 (Prop_lut4_I2_O)        0.124     7.207 f  pwm_generator_instance_1/pwm_clk_counter[31]_i_10/O
                         net (fo=1, routed)           0.643     7.850    pwm_generator_instance_1/pwm_clk_counter[31]_i_10_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.974 f  pwm_generator_instance_1/pwm_clk_counter[31]_i_5/O
                         net (fo=33, routed)          0.998     8.971    pwm_generator_instance_1/pwm_clk_counter[31]_i_5_n_0
    SLICE_X112Y76        LUT4 (Prop_lut4_I3_O)        0.124     9.095 r  pwm_generator_instance_1/duty_cycle_counter[7]_i_1/O
                         net (fo=8, routed)           0.540     9.635    pwm_generator_instance_1/duty_cycle_counter_1
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.669    13.457    pwm_generator_instance_1/CLK
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[1]/C
                         clock pessimism              0.464    13.921    
                         clock uncertainty           -0.035    13.885    
    SLICE_X112Y75        FDRE (Setup_fdre_C_CE)      -0.169    13.716    pwm_generator_instance_1/duty_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.627     1.737    uart_rx_instance/CLK
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  uart_rx_instance/s_data_out_byte_rx_reg[3]/Q
                         net (fo=2, routed)           0.121     1.999    uart_rx_instance/s_data_out_byte_rx[3]
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.894     2.261    uart_rx_instance/CLK
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[3]/C
                         clock pessimism             -0.510     1.750    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.072     1.822    uart_rx_instance/data_out_integer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.627     1.737    uart_rx_instance/CLK
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  uart_rx_instance/s_data_out_byte_rx_reg[2]/Q
                         net (fo=2, routed)           0.121     1.999    uart_rx_instance/s_data_out_byte_rx[2]
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.894     2.261    uart_rx_instance/CLK
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[2]/C
                         clock pessimism             -0.510     1.750    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.070     1.820    uart_rx_instance/data_out_integer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.627     1.737    uart_rx_instance/CLK
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  uart_rx_instance/s_data_out_byte_rx_reg[1]/Q
                         net (fo=2, routed)           0.121     1.999    uart_rx_instance/s_data_out_byte_rx[1]
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.894     2.261    uart_rx_instance/CLK
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[1]/C
                         clock pessimism             -0.510     1.750    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.066     1.816    uart_rx_instance/data_out_integer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pwm_generator_instance_1/duty_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/duty_cycle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.623     1.733    pwm_generator_instance_1/CLK
    SLICE_X113Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     1.874 r  pwm_generator_instance_1/duty_cycle_counter_reg[2]/Q
                         net (fo=8, routed)           0.137     2.011    pwm_generator_instance_1/duty_cycle_counter[2]
    SLICE_X112Y75        LUT6 (Prop_lut6_I2_O)        0.045     2.056 r  pwm_generator_instance_1/duty_cycle_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.056    pwm_generator_instance_1/duty_cycle_counter[6]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.892     2.259    pwm_generator_instance_1/CLK
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
                         clock pessimism             -0.512     1.746    
    SLICE_X112Y75        FDRE (Hold_fdre_C_D)         0.121     1.867    pwm_generator_instance_1/duty_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.911%)  route 0.147ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.627     1.737    uart_rx_instance/CLK
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  uart_rx_instance/s_data_out_byte_rx_reg[0]/Q
                         net (fo=2, routed)           0.147     2.025    uart_rx_instance/s_data_out_byte_rx[0]
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.894     2.261    uart_rx_instance/CLK
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[0]/C
                         clock pessimism             -0.510     1.750    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.057     1.807    uart_rx_instance/data_out_integer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/data_out_integer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.211%)  route 0.156ns (48.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.626     1.736    uart_rx_instance/CLK
    SLICE_X108Y79        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.164     1.900 r  uart_rx_instance/s_data_out_byte_rx_reg[7]/Q
                         net (fo=2, routed)           0.156     2.056    uart_rx_instance/s_data_out_byte_rx[7]
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.894     2.261    uart_rx_instance/CLK
    SLICE_X109Y79        FDRE                                         r  uart_rx_instance/data_out_integer_reg[7]/C
                         clock pessimism             -0.511     1.749    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.075     1.824    uart_rx_instance/data_out_integer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.626     1.736    uart_rx_instance/CLK
    SLICE_X108Y79        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.164     1.900 r  uart_rx_instance/s_data_out_byte_rx_reg[7]/Q
                         net (fo=2, routed)           0.149     2.049    uart_rx_instance/s_data_out_byte_rx[7]
    SLICE_X108Y79        LUT5 (Prop_lut5_I4_O)        0.045     2.094 r  uart_rx_instance/s_data_out_byte_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     2.094    uart_rx_instance/s_data_out_byte_rx[7]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.894     2.261    uart_rx_instance/CLK
    SLICE_X108Y79        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[7]/C
                         clock pessimism             -0.524     1.736    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.121     1.857    uart_rx_instance/s_data_out_byte_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pwm_generator_instance_1/duty_cycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/duty_cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.060%)  route 0.164ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.624     1.734    pwm_generator_instance_1/CLK
    SLICE_X112Y76        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.898 r  pwm_generator_instance_1/duty_cycle_counter_reg[4]/Q
                         net (fo=8, routed)           0.164     2.062    pwm_generator_instance_1/duty_cycle_counter[4]
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.045     2.107 r  pwm_generator_instance_1/duty_cycle_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.107    pwm_generator_instance_1/duty_cycle_counter[5]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.892     2.259    pwm_generator_instance_1/CLK
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[5]/C
                         clock pessimism             -0.512     1.746    
    SLICE_X112Y75        FDRE (Hold_fdre_C_D)         0.121     1.867    pwm_generator_instance_1/duty_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_out_byte_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.627     1.737    uart_rx_instance/CLK
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  uart_rx_instance/s_data_out_byte_rx_reg[1]/Q
                         net (fo=2, routed)           0.156     2.034    uart_rx_instance/s_data_out_byte_rx[1]
    SLICE_X109Y80        LUT5 (Prop_lut5_I4_O)        0.045     2.079 r  uart_rx_instance/s_data_out_byte_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.079    uart_rx_instance/s_data_out_byte_rx[1]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.895     2.262    uart_rx_instance/CLK
    SLICE_X109Y80        FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                         clock pessimism             -0.524     1.737    
    SLICE_X109Y80        FDRE (Hold_fdre_C_D)         0.092     1.829    uart_rx_instance/s_data_out_byte_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_instance_1/duty_cycle_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.383%)  route 0.175ns (45.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.623     1.733    pwm_generator_instance_1/CLK
    SLICE_X112Y75        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.164     1.897 r  pwm_generator_instance_1/duty_cycle_counter_reg[6]/Q
                         net (fo=6, routed)           0.175     2.072    pwm_generator_instance_1/duty_cycle_counter[6]
    SLICE_X112Y76        LUT6 (Prop_lut6_I4_O)        0.045     2.117 r  pwm_generator_instance_1/duty_cycle_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     2.117    pwm_generator_instance_1/duty_cycle_counter[7]_i_2_n_0
    SLICE_X112Y76        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.893     2.260    pwm_generator_instance_1/CLK
    SLICE_X112Y76        FDRE                                         r  pwm_generator_instance_1/duty_cycle_counter_reg[7]/C
                         clock pessimism             -0.512     1.747    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.120     1.867    pwm_generator_instance_1/duty_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y75   pwm_generator_instance_1/duty_cycle_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y75   pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y76   pwm_generator_instance_1/duty_cycle_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   pwm_generator_instance_1/o_PWM_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   pwm_generator_instance_1/o_PWM_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y78   pwm_generator_instance_1/pwm_clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y79   pwm_generator_instance_1/pwm_clk_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y79   pwm_generator_instance_1/pwm_clk_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y78   pwm_generator_instance_1/pwm_clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y81   uart_rx_instance/s_baud_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y81   uart_rx_instance/s_baud_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y81   uart_rx_instance/s_baud_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y81   uart_rx_instance/s_baud_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y81   uart_rx_instance/s_baud_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y81   uart_rx_instance/s_baud_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y81   uart_rx_instance/s_baud_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y75   pwm_generator_instance_1/duty_cycle_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y75   pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   pwm_generator_instance_1/duty_cycle_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y75   pwm_generator_instance_1/duty_cycle_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y75   pwm_generator_instance_1/duty_cycle_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   pwm_generator_instance_1/duty_cycle_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   pwm_generator_instance_1/o_PWM_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   pwm_generator_instance_1/o_PWM_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y78   pwm_generator_instance_1/pwm_clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y79   pwm_generator_instance_1/pwm_clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y79   pwm_generator_instance_1/pwm_clk_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y78   pwm_generator_instance_1/pwm_clk_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y79   pwm_generator_instance_1/pwm_clk_counter_reg[16]/C



