0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sim_1/new/Root_tb.v,1708240648,verilog,,,,Root_tb,,,,,,,,
C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v,1708007809,verilog,,C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v,C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_function.inc,DW_sqrt,,,,,,,,
C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_function.inc,1708007809,verilog,,,,,,,,,,,,
C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v,1708007809,verilog,,C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/Root.v,,DW_sqrt_inst,,,,,,,,
C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sources_1/imports/2021_grad_cell/Root.v,1708240549,verilog,,C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Root/Root.srcs/sim_1/new/Root_tb.v,,Root,,,,,,,,
