Protel Design System Design Rule Check
PCB File : C:\Users\Dtenz\OneDrive\Desktop\Capstone\ASAT\Dorjee\Altium_Test\Touchscreen PCB\Touchscreen PCB.PcbDoc
Date     : 5/28/2025
Time     : 3:16:17 AM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad P4-2(46.47mm,66mm) on Multi-Layer And Pad J3-1(51.65mm,75.4mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +24V Between Pad Q1-2(50.795mm,63.4mm) on Multi-Layer And Pad J3-2(51.65mm,80.4mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FAN_PWR Between Pad P5-1(36.73mm,66mm) on Multi-Layer And Pad P4-1(43.93mm,66mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FAN_PWR Between Pad P4-1(43.93mm,66mm) on Multi-Layer And Pad Q1-3(50.795mm,60.86mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P5-2(39.27mm,66mm) on Multi-Layer And Pad P4-2(46.47mm,66mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P4-2(46.47mm,66mm) on Multi-Layer And Via (68.7mm,60.7mm) from L1 (Signal) to L2 (Ground) 
   Violation between Un-Routed Net Constraint: Net FAN_EN Between Pad Q1-1(50.795mm,65.94mm) on Multi-Layer And Pad U2-34(91.361mm,72.911mm) on L1 (Signal) 
   Violation between Un-Routed Net Constraint: Net FMC_D10 Between Via (103mm,75.7mm) from L1 (Signal) to L2 (Ground) And Track (103.5mm,75.7mm)(111.268mm,75.7mm) on L1 (Signal) 
   Violation between Un-Routed Net Constraint: Net FMC_D11 Between Via (103.9mm,74.8mm) from L1 (Signal) to L2 (Ground) And Track (104.4mm,74.8mm)(113.42mm,74.8mm) on L1 (Signal) 
Rule Violations :9

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C10-1(82.9mm,81.9mm) on L1 (Signal) And Pad C10-2(83.9mm,81.9mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C1-1(69.6mm,100mm) on L1 (Signal) And Pad C1-2(70.6mm,100mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C1-1(69.6mm,100mm) on L1 (Signal) And Via (68.6mm,100mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C11-1(83.8mm,76.7mm) on L1 (Signal) And Pad C11-2(83.8mm,77.7mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C11-1(83.8mm,76.7mm) on L1 (Signal) And Pad C15-2(83.8mm,75.6mm) on L1 (Signal) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C12-1(102.9mm,72.4mm) on L1 (Signal) And Pad C12-2(102.9mm,73.4mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C12-1(102.9mm,72.4mm) on L1 (Signal) And Via (103.9mm,72.4mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C14-1(83.8mm,74.3mm) on L1 (Signal) And Pad C14-2(82.8mm,74.3mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C14-2(82.8mm,74.3mm) on L1 (Signal) And Via (81.8mm,74.3mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C15-1(82.8mm,75.6mm) on L1 (Signal) And Pad C15-2(83.8mm,75.6mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-1(80.7mm,83.7mm) on L1 (Signal) And Pad C16-2(79.7mm,83.7mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C16-1(80.7mm,83.7mm) on L1 (Signal) And Via (80.7mm,84.7mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C17-1(79.7mm,78.3mm) on L1 (Signal) And Pad C17-2(80.7mm,78.3mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C17-1(79.7mm,78.3mm) on L1 (Signal) And Via (78.6mm,78.3mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C19-1(100.35mm,70.8mm) on L1 (Signal) And Via (101.4mm,70.8mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C20-1(78mm,59.4mm) on L1 (Signal) And Pad C20-2(78mm,58.4mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C20-1(78mm,59.4mm) on L1 (Signal) And Via (78mm,60.4mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C2-1(69.35mm,98.3mm) on L1 (Signal) And Via (68.2mm,98.3mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C21-1(85.3mm,96.85mm) on L1 (Signal) And Via (86.5mm,96.9mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Pad C4-1(77.7mm,91.443mm) on L1 (Signal) And Via (77.7mm,92.9mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad C5-1(87.6mm,69.3mm) on L1 (Signal) And Via (86.6mm,68.4mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C6-1(87mm,90.1mm) on L1 (Signal) And Pad C6-2(86mm,90.1mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C6-1(87mm,90.1mm) on L1 (Signal) And Via (88.1mm,90.1mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C7-1(82.9mm,83.3mm) on L1 (Signal) And Pad C7-2(83.9mm,83.3mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C7-1(82.9mm,83.3mm) on L1 (Signal) And Via (81.9mm,83.6mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C8-1(88.1mm,70.8mm) on L1 (Signal) And Pad C8-2(89.1mm,70.8mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C9-1(102.9mm,87mm) on L1 (Signal) And Pad C9-2(102.9mm,88mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad D4-1(97.235mm,100.2mm) on L1 (Signal) And Via (95.3mm,100.7mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J2-1(104.3mm,103.89mm) on L1 (Signal) And Pad J2-2(103.65mm,103.89mm) on L1 (Signal) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad J2-1(104.3mm,103.89mm) on L1 (Signal) And Pad J2-6(105.488mm,103.975mm) on L1 (Signal) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J2-2(103.65mm,103.89mm) on L1 (Signal) And Pad J2-3(103mm,103.89mm) on L1 (Signal) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J2-3(103mm,103.89mm) on L1 (Signal) And Pad J2-4(102.35mm,103.89mm) on L1 (Signal) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J2-4(102.35mm,103.89mm) on L1 (Signal) And Pad J2-5(101.7mm,103.89mm) on L1 (Signal) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad J2-5(101.7mm,103.89mm) on L1 (Signal) And Pad J2-7(100.512mm,103.975mm) on L1 (Signal) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-1(67.9mm,93.1mm) on L1 (Signal) And Pad R1-2(67.9mm,92.1mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R1-1(67.9mm,93.1mm) on L1 (Signal) And Via (67.9mm,94.1mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R2-1(69.6mm,66.6mm) on L1 (Signal) And Pad R2-2(70.6mm,66.6mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R3-1(69.6mm,69.1mm) on L1 (Signal) And Pad R3-2(70.6mm,69.1mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R4-1(93.4mm,94.9mm) on L1 (Signal) And Pad R4-2(93.4mm,93.9mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad R4-1(93.4mm,94.9mm) on L1 (Signal) And Via (94.5mm,95.4mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R5-1(79.1mm,97.9mm) on L1 (Signal) And Pad R5-2(79.1mm,98.9mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R6-1(85.1mm,98.3mm) on L1 (Signal) And Pad R6-2(85.1mm,99.3mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R7-1(76.8mm,98.6mm) on L1 (Signal) And Pad R7-2(77.8mm,98.6mm) on L1 (Signal) [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad SW1-C(75.9mm,60.65mm) on L1 (Signal) And Via (75.9mm,61.7mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad SW1-D(69.9mm,60.65mm) on L1 (Signal) And Via (68.7mm,60.7mm) from L1 (Signal) to L2 (Ground) [Top Solder] Mask Sliver [0.147mm]
Rule Violations :45

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C16-2(79.7mm,83.7mm) on L1 (Signal) And Track (78.307mm,83.231mm)(79.2mm,83.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C5-1(87.6mm,69.3mm) on L1 (Signal) And Text "C8" (84.83mm,70.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-K(67.9mm,90.55mm) on L1 (Signal) And Track (67.1mm,90.6mm)(67.1mm,91.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-K(67.9mm,90.55mm) on L1 (Signal) And Track (67.1mm,91.3mm)(68.7mm,91.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-K(67.9mm,90.55mm) on L1 (Signal) And Track (68.7mm,90.6mm)(68.7mm,91.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :5

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C21" (82.323mm,92.938mm) on Top Overlay And Text "C6" (85.23mm,90.938mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (103.5mm,75.7mm)(111.268mm,75.7mm) on L1 (Signal) 
   Violation between Net Antennae: Track (104.4mm,74.8mm)(113.42mm,74.8mm) on L1 (Signal) 
   Violation between Net Antennae: Via (103.9mm,74.8mm) from L1 (Signal) to L2 (Ground) 
   Violation between Net Antennae: Via (103mm,82.3mm) from L1 (Signal) to L2 (Ground) 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 64
Waived Violations : 0
Time Elapsed        : 00:00:00