<paper id="1511336169"><title>Safety Property Verification of ESTEREL Programs and Applications to Telecommunications Software</title><year>1995</year><authors><author org="AT&amp;T Bell Lab.#TAB#" id="2101394674">Lalita Jategaonkar Jagadeesan</author><author org="The University of Texas at Austin ," id="2209275315">Carlos Puchol</author><author org="AT&amp;T Bell Lab.#TAB#" id="21204115">James Von Olnhausen</author></authors><n_citation>53</n_citation><doc_type>Conference</doc_type><references><reference>78382735</reference><reference>1491593738</reference><reference>1980314090</reference><reference>2059862967</reference><reference>2081938726</reference><reference>2090126941</reference><reference>2090398333</reference><reference>2093916942</reference><reference>2096133644</reference><reference>2117189826</reference><reference>2130177904</reference><reference>2141585059</reference><reference>2151250735</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-60045-0_45</doi><keywords><keyword weight="0.47445">Programming language</keyword><keyword weight="0.4523">Computer science</keyword><keyword weight="0.42861">Algorithm</keyword><keyword weight="0.47818">Telecommunications control software</keyword><keyword weight="0.52793">Linear temporal logic</keyword><keyword weight="0.54067">Compiler</keyword><keyword weight="0.46726">Reachability</keyword><keyword weight="0.48163">Software</keyword><keyword weight="0.80842">Esterel</keyword><keyword weight="0.51738">Temporal logic</keyword><keyword weight="0.47449">Reactive system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>We present a technique for automatically verifying linear-time temporal logic safety properties of programs written in Esterel, a formally-defined language for programming reactive systems. In our approach, linear-time temporal logic safety properties are first translated into Esterel programs that model these properties. Using the Esterel compiler, the translations are compiled in parallel with the Esterel program to be verified. A trivial reachability analysis of the output of the compiler then indicates whether or not the safety property is satisfied by the program. We describe two real-world software problems — Esterel versions of two features of the ATu0026T 5ESS® switching system — and one well-known benchmark problem — the generalized railroad crossing problem — that we have verified using our technique and associated tool set.</abstract></paper>