<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'Z:/Source/ecp5dev_wiggle/ecp5_wiggle/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/ecp5um.v
(VERI-1482) Analyzing Verilog file Z:/Source/ecp5dev_wiggle/ecp5_wiggle/source/wiggle.v
ERROR - Z:/Source/ecp5dev_wiggle/ecp5_wiggle/source/wiggle.v(1,32-1,36) (VERI-1125) gpio is not a port
ERROR - Z:/Source/ecp5dev_wiggle/ecp5_wiggle/source/wiggle.v(1,1-163,10) (VERI-1072) module wiggle ignored due to previous errors
(VERI-1483) Verilog file Z:/Source/ecp5dev_wiggle/ecp5_wiggle/source/wiggle.v ignored due to errors
(VERI-1482) Analyzing Verilog file Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end.v
(VERI-1482) Analyzing Verilog file Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end_core_bb.v
(VERI-1482) Analyzing Verilog file Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end_phy_bb.v
(VERI-1482) Analyzing Verilog file Z:/Source/ecp5dev_wiggle/claritycores/./refclk_inst/refclk_inst.v
(VERI-1482) Analyzing Verilog file Z:/Source/ecp5dev_wiggle/claritycores/./claritycores.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.2_x64/cae_library/synthesis/vhdl/ecp5um.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1481) Analyzing VHDL file Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb is not an encrypted database, turning off decryption before restoring it
(VHDL-1493) Restoring VHDL parse-tree ecp3.components from C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ecp3/components.vdb
WARNING - (VBSR-1011) file C:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs/ecp3/components.vdb is not an encrypted database, turning off decryption before restoring it
INFO - Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end.vhd(13,8-13,16) (VHDL-1012) analyzing entity pcie_end
INFO - Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end.vhd(133,14-133,18) (VHDL-1010) analyzing architecture arch
INFO - Z:/Source/ecp5dev_wiggle/claritycores/./claritycores.v(11,8-11,20) (VERI-1018) compiling module claritycores
INFO - Z:/Source/ecp5dev_wiggle/claritycores/./claritycores.v(11,1-188,10) (VERI-9000) elaborating module 'claritycores'
INFO - Z:/Source/ecp5dev_wiggle/claritycores/./pcie_end/pcie_end.v(23,1-363,10) (VERI-9000) elaborating module 'pcie_end_uniq_1'
INFO - Z:/Source/ecp5dev_wiggle/claritycores/./refclk_inst/refclk_inst.v(8,1-19,10) (VERI-9000) elaborating module 'refclk_inst_uniq_1'
INFO - C:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/ecp5um.v(693,1-696,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/ecp5um.v(1751,1-1758,10) (VERI-9000) elaborating module 'EXTREFB_uniq_1'
Done: design load finished with (2) errors, and (5) warnings

</PRE></BODY></HTML>