
*** Running vivado
    with args -log design_1_axi_clkgen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_clkgen_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_axi_clkgen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1728.184 ; gain = 113.961 ; free physical = 2509 ; free virtual = 16448
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/fpgaProject/hdl_2022_r2/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/fpgaProject/DMA_AXIS_LTC2324_16'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_clkgen_0_0
Command: synth_design -top design_1_axi_clkgen_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35880
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2470.203 ; gain = 373.738 ; free physical = 1291 ; free virtual = 10493
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.293; parent = 2473.176; children = 969.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_clkgen_0_0' [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ip/design_1_axi_clkgen_0_0/synth/design_1_axi_clkgen_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clkgen' [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/8cb0/axi_clkgen.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (0#1) [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clkgen' [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (0#1) [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clkgen' (0#1) [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (0#1) [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_clkgen' (0#1) [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/8cb0/axi_clkgen.v:39]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_clkgen_0_0' (0#1) [/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.gen/sources_1/bd/design_1/ip/design_1_axi_clkgen_0_0/synth/design_1_axi_clkgen_0_0.v:53]
WARNING: [Synth 8-7129] Port up_drp_addr[11] in module ad_mmcm_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_addr[10] in module ad_mmcm_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_addr[9] in module ad_mmcm_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_addr[8] in module ad_mmcm_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_addr[7] in module ad_mmcm_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_awaddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_awaddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[3] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[2] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_clkgen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_clkgen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_clkgen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_clkgen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_clkgen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_clkgen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.141 ; gain = 454.676 ; free physical = 1261 ; free virtual = 9976
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3520.262; parent = 2551.145; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2568.953 ; gain = 472.488 ; free physical = 1348 ; free virtual = 10064
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3538.074; parent = 2568.957; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2568.953 ; gain = 472.488 ; free physical = 1340 ; free virtual = 10056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3538.074; parent = 2568.957; children = 969.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.891 ; gain = 0.000 ; free physical = 1305 ; free virtual = 10021
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.703 ; gain = 0.000 ; free physical = 1071 ; free virtual = 9466
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.703 ; gain = 0.000 ; free physical = 1076 ; free virtual = 9471
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2040 ; free virtual = 10048
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2035 ; free virtual = 10042
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2025 ; free virtual = 10032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 1924 ; free virtual = 9935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.704
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_axi_clkgen_0_0 has port s_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_clkgen_0_0 has port s_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_clkgen_0_0 has port s_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_clkgen_0_0 has port s_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module design_1_axi_clkgen_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2057 ; free virtual = 10095
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.558; parent = 1554.854; children = 127.756
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 3137 ; free virtual = 11196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.764; parent = 1630.293; children = 128.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 3122 ; free virtual = 11185
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.811; parent = 1630.341; children = 128.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 3083 ; free virtual = 11154
Synthesis current peak Physical Memory [PSS] (MB): peak = 1760.942; parent = 1632.473; children = 128.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2890 ; free virtual = 10982
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.725; parent = 1632.473; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2997 ; free virtual = 11089
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.738; parent = 1632.473; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2984 ; free virtual = 11076
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.781; parent = 1632.486; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2969 ; free virtual = 11061
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.781; parent = 1632.486; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2956 ; free virtual = 11048
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.781; parent = 1632.486; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2954 ; free virtual = 11046
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.785; parent = 1632.490; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |LUT1       |     2|
|3     |LUT2       |    26|
|4     |LUT3       |    11|
|5     |LUT4       |    35|
|6     |LUT5       |    18|
|7     |LUT6       |    50|
|8     |MMCME2_ADV |     1|
|9     |MUXF7      |     1|
|10    |FDCE       |   117|
|11    |FDPE       |     4|
|12    |FDRE       |   142|
|13    |FDSE       |    24|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2948 ; free virtual = 11040
Synthesis current peak Physical Memory [PSS] (MB): peak = 1761.820; parent = 1632.525; children = 129.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3658.809; parent = 2689.691; children = 969.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2721.703 ; gain = 472.488 ; free physical = 2982 ; free virtual = 11074
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.703 ; gain = 625.238 ; free physical = 2976 ; free virtual = 11068
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.703 ; gain = 0.000 ; free physical = 2967 ; free virtual = 11059
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.703 ; gain = 0.000 ; free physical = 3223 ; free virtual = 11325
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 784309d4
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2721.703 ; gain = 954.832 ; free physical = 3518 ; free virtual = 11623
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_axi_clkgen_0_0_synth_1/design_1_axi_clkgen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_clkgen_0_0, cache-ID = 3c39f7b4faaa143f
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_axi_clkgen_0_0_synth_1/design_1_axi_clkgen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_clkgen_0_0_utilization_synth.rpt -pb design_1_axi_clkgen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 11:00:10 2024...
