# Spartan6DSP_ALSU
Verilog design for DSP48A1 and ALSU With a simple test bench and do file for questasim and for vivado
