INFO-FLOW: Workspace C:/WorkZone/ZedBoard/swater_4/solution1 opened at Tue May 11 02:32:20 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.021 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.497 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../../Users/lin/Desktop/swater/swater_4/swater.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ../../Users/lin/Desktop/swater/swater_4/swater.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "../../Users/lin/Desktop/swater/swater_4/swater.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ../../Users/lin/Desktop/swater/swater_4/swater.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp
Command       clang done; 1.396 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.604 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp"  -o "C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/useless.bc
Command       clang done; 1.657 sec.
INFO-FLOW: Done: GCC PP time: 3.7 seconds per iteration
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp std=gnu++98 -directive=C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.608 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp std=gnu++98 -directive=C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.swater.pp.0.cpp.diag.yml C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.swater.pp.0.cpp.out.log 2> C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.swater.pp.0.cpp.err.log 
Command       ap_eval done; 0.59 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/tidy-3.1.swater.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/tidy-3.1.swater.pp.0.cpp.out.log 2> C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/tidy-3.1.swater.pp.0.cpp.err.log 
Command         ap_eval done; 1.228 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/xilinx-legacy-rewriter.swater.pp.0.cpp.out.log 2> C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/xilinx-legacy-rewriter.swater.pp.0.cpp.err.log 
Command         ap_eval done; 0.447 sec.
Command       tidy_31 done; 1.716 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.28 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.bc
Command       clang done; 1.58 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/swater.g.bc -hls-opt -except-internalize compute_matrices -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.244 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.980 ; gain = 861.734
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.pp.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.133 sec.
Execute         llvm-ld C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_matrices -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.0.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
Command         transform done; 0.108 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.1.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.g.1.bc to C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.1.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:36) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
Command         transform done; 1.05 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:73) in function 'compute_matrices'... converting 223 basic blocks.
Command         transform done; 1.481 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.2.bc -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2)
Command         transform done; 2.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.025 sec.
Command     elaborate done; 19.596 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
Execute       ap_set_top_model compute_matrices 
Execute       get_model_list compute_matrices -filter all-wo-channel -topdown 
Execute       preproc_iomode -model compute_matrices 
Execute       get_model_list compute_matrices -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_matrices
INFO-FLOW: Configuring Module : compute_matrices ...
Execute       set_default_model compute_matrices 
Execute       apply_spec_resource_limit compute_matrices 
INFO-FLOW: Model list for preprocess: compute_matrices
INFO-FLOW: Preprocessing Module: compute_matrices ...
Execute       set_default_model compute_matrices 
Execute       cdfg_preprocess -model compute_matrices 
Execute       rtl_gen_preprocess compute_matrices 
INFO-FLOW: Model list for synthesis: compute_matrices
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_matrices 
Execute       schedule -model compute_matrices 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.359 sec.
INFO: [HLS 200-111]  Elapsed time: 24.181 seconds; current allocated memory: 130.481 MB.
Execute       syn_report -verbosereport -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.verbose.sched.rpt 
Command       syn_report done; 0.409 sec.
Execute       db_write -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.sched.adb -f 
Command       db_write done; 0.392 sec.
INFO-FLOW: Finish scheduling compute_matrices.
Execute       set_default_model compute_matrices 
Execute       bind -model compute_matrices 
BIND OPTION: model=compute_matrices
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.401 sec.
INFO: [HLS 200-111]  Elapsed time: 1.251 seconds; current allocated memory: 147.626 MB.
Execute       syn_report -verbosereport -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.verbose.bind.rpt 
Command       syn_report done; 1.025 sec.
Execute       db_write -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.bind.adb -f 
Command       db_write done; 0.445 sec.
INFO-FLOW: Finish binding compute_matrices.
Execute       get_model_list compute_matrices -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess compute_matrices 
INFO-FLOW: Model list for RTL generation: compute_matrices
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_matrices -vendor xilinx -mg_file C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
Command       create_rtl_model done; 1.109 sec.
INFO: [HLS 200-111]  Elapsed time: 2.662 seconds; current allocated memory: 171.185 MB.
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_matrices -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/WorkZone/ZedBoard/swater_4/solution1/syn/systemc/compute_matrices -synmodules compute_matrices 
Execute       gen_rtl compute_matrices -istop -style xilinx -f -lang vhdl -o C:/WorkZone/ZedBoard/swater_4/solution1/syn/vhdl/compute_matrices 
Command       gen_rtl done; 0.51 sec.
Execute       gen_rtl compute_matrices -istop -style xilinx -f -lang vlog -o C:/WorkZone/ZedBoard/swater_4/solution1/syn/verilog/compute_matrices 
Command       gen_rtl done; 0.269 sec.
Execute       syn_report -csynth -model compute_matrices -o C:/WorkZone/ZedBoard/swater_4/solution1/syn/report/compute_matrices_csynth.rpt 
Command       syn_report done; 0.277 sec.
Execute       syn_report -rtlxml -model compute_matrices -o C:/WorkZone/ZedBoard/swater_4/solution1/syn/report/compute_matrices_csynth.xml 
Command       syn_report done; 0.244 sec.
Execute       syn_report -verbosereport -model compute_matrices -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.verbose.rpt 
Command       syn_report done; 1.271 sec.
Execute       db_write -model compute_matrices -f -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.adb 
Command       db_write done; 1.047 sec.
Execute       gen_tb_info compute_matrices -p C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices 
Execute       export_constraint_db -f -tool general -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.constraint.tcl 
Execute       syn_report -designview -model compute_matrices -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.design.xml 
Command       syn_report done; 0.492 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model compute_matrices -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model compute_matrices -o C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks compute_matrices 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain compute_matrices 
INFO-FLOW: Model list for RTL component generation: compute_matrices
INFO-FLOW: Handling components in module [compute_matrices] ... 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.tcl 
INFO-FLOW: Found component compute_matrices_cud.
INFO-FLOW: Append model compute_matrices_cud
INFO-FLOW: Found component compute_matrices_bkb.
INFO-FLOW: Append model compute_matrices_bkb
INFO-FLOW: Found component compute_matrices_control_s_axi.
INFO-FLOW: Append model compute_matrices_control_s_axi
INFO-FLOW: Found component compute_matrices_gmem0_m_axi.
INFO-FLOW: Append model compute_matrices_gmem0_m_axi
INFO-FLOW: Found component compute_matrices_gmem1_m_axi.
INFO-FLOW: Append model compute_matrices_gmem1_m_axi
INFO-FLOW: Append model compute_matrices
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_matrices_cud compute_matrices_bkb compute_matrices_control_s_axi compute_matrices_gmem0_m_axi compute_matrices_gmem1_m_axi compute_matrices
INFO-FLOW: To file: write model compute_matrices_cud
INFO-FLOW: To file: write model compute_matrices_bkb
INFO-FLOW: To file: write model compute_matrices_control_s_axi
INFO-FLOW: To file: write model compute_matrices_gmem0_m_axi
INFO-FLOW: To file: write model compute_matrices_gmem1_m_axi
INFO-FLOW: To file: write model compute_matrices
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model compute_matrices -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/WorkZone/ZedBoard/swater_4/solution1
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.126 sec.
Command       ap_source done; 0.126 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.233 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/WorkZone/ZedBoard/swater_4/solution1
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.124 sec.
Command       ap_source done; 0.124 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=compute_matrices xml_exists=0
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.constraint.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.dataonly.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.dataonly.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.compgen.dataonly.tcl 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.constraint.tcl 
Execute       sc_get_clocks compute_matrices 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
Command     autosyn done; 13.298 sec.
Command   csynth_design done; 32.907 sec.
Command ap_source done; 34.613 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/WorkZone/ZedBoard/swater_4/solution1 opened at Tue May 11 02:33:13 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.132 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.949 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.157 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.405 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     is_encrypted C:/Users/lin/Desktop/swater/swater_4/testbench.cpp 
Execute     is_encrypted C:/Users/lin/Desktop/swater/swater_4/swater.cpp 
Execute     is_encrypted C:/Users/lin/Desktop/swater/swater_4/swater.h 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: C:/Users/lin/Desktop/swater/swater_4/testbench.cpp C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.253 sec.
Execute     tidy_31 xilinx-tb31-process C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.247 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: C:/Users/lin/Desktop/swater/swater_4/swater.cpp C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/swater.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/swater.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/swater.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.084 sec.
Execute     tidy_31 xilinx-tb31-process C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/swater.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/WorkZone/ZedBoard/swater_4/solution1/./sim/autowrap/testbench/swater.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.105 sec.
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.rtl_wrap.cfg.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'string1_g.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'string2_g.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '160'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.285 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
Execute     source C:/WorkZone/ZedBoard/swater_4/solution1/.autopilot/db/compute_matrices.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 30.308 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 46.34 sec.
Command ap_source done; 47.75 sec.
Execute cleanup_all 
