Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb  4 18:44:32 2018
| Host         : ALEXYZHOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CAM_PS_Configure_wrapper_timing_summary_routed.rpt -rpx CAM_PS_Configure_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CAM_PS_Configure_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 242 register/latch pins with no clock driven by root clock pin: CAM_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5611 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.538        0.000                      0                 3379        0.106        0.000                      0                 3379        3.000        0.000                       0                   912  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk100              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_gen  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_gen  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen  {0.000 5.000}      10.000          100.000         
clk_fpga_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_gen                                                                                                                                                    9.500        0.000                       0                   149  
  clk_out2_clk_gen       36.375        0.000                      0                  102        0.186        0.000                      0                  102       19.500        0.000                       0                    56  
  clkfbout_clk_gen                                                                                                                                                    7.845        0.000                       0                     3  
clk_fpga_0                4.239        0.000                      0                 1350        0.106        0.000                      0                 1350        4.020        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_gen  clk_out1_clk_gen        3.538        0.000                      0                 1915        0.223        0.000                      0                 1915  
clk_out1_clk_gen  clk_out2_clk_gen        8.043        0.000                      0                   12        0.112        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y6      CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y18     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y12     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y26     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y23     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y26     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y25     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5      CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y61     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y61     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y66     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y66     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y81     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y61     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y66     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y81     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y82     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y66     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y64     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y61     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y61     CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_gen
  To Clock:  clk_out2_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       36.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.375ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/vga_vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.704ns (23.120%)  route 2.341ns (76.880%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.713    -0.899    CAM_7725/vga_display/clk_out2
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  CAM_7725/vga_display/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.857     0.415    CAM_7725/vga_display/vCounter[5]
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     0.539 r  CAM_7725/vga_display/vga_vsync_i_2/O
                         net (fo=1, routed)           0.706     1.245    CAM_7725/vga_display/vga_vsync_i_2_n_0
    SLICE_X63Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.369 r  CAM_7725/vga_display/vga_vsync_i_1/O
                         net (fo=1, routed)           0.777     2.146    CAM_7725/vga_display/vga_vsync0
    SLICE_X67Y57         FDRE                                         r  CAM_7725/vga_display/vga_vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.543    38.469    CAM_7725/vga_display/clk_out2
    SLICE_X67Y57         FDRE                                         r  CAM_7725/vga_display/vga_vsync_reg/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.095    38.951    
    SLICE_X67Y57         FDRE (Setup_fdre_C_R)       -0.429    38.522    CAM_7725/vga_display/vga_vsync_reg
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                          -2.146    
  -------------------------------------------------------------------
                         slack                                 36.375    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.642ns (21.201%)  route 2.386ns (78.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.546     2.131    CAM_7725/vga_display/clear
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.532    38.458    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[10]/C
                         clock pessimism              0.576    39.034    
                         clock uncertainty           -0.095    38.940    
    SLICE_X67Y78         FDRE (Setup_fdre_C_R)       -0.429    38.511    CAM_7725/vga_display/address_reg[10]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.642ns (21.201%)  route 2.386ns (78.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.546     2.131    CAM_7725/vga_display/clear
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.532    38.458    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[11]/C
                         clock pessimism              0.576    39.034    
                         clock uncertainty           -0.095    38.940    
    SLICE_X67Y78         FDRE (Setup_fdre_C_R)       -0.429    38.511    CAM_7725/vga_display/address_reg[11]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.642ns (21.201%)  route 2.386ns (78.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.546     2.131    CAM_7725/vga_display/clear
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.532    38.458    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[8]/C
                         clock pessimism              0.576    39.034    
                         clock uncertainty           -0.095    38.940    
    SLICE_X67Y78         FDRE (Setup_fdre_C_R)       -0.429    38.511    CAM_7725/vga_display/address_reg[8]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.642ns (21.201%)  route 2.386ns (78.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.546     2.131    CAM_7725/vga_display/clear
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.532    38.458    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[9]/C
                         clock pessimism              0.576    39.034    
                         clock uncertainty           -0.095    38.940    
    SLICE_X67Y78         FDRE (Setup_fdre_C_R)       -0.429    38.511    CAM_7725/vga_display/address_reg[9]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.386ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.642ns (21.238%)  route 2.381ns (78.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.541     2.125    CAM_7725/vga_display/clear
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.533    38.459    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
                         clock pessimism              0.576    39.035    
                         clock uncertainty           -0.095    38.941    
    SLICE_X67Y79         FDRE (Setup_fdre_C_R)       -0.429    38.512    CAM_7725/vga_display/address_reg[12]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.386    

Slack (MET) :             36.386ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.642ns (21.238%)  route 2.381ns (78.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.541     2.125    CAM_7725/vga_display/clear
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.533    38.459    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[13]/C
                         clock pessimism              0.576    39.035    
                         clock uncertainty           -0.095    38.941    
    SLICE_X67Y79         FDRE (Setup_fdre_C_R)       -0.429    38.512    CAM_7725/vga_display/address_reg[13]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.386    

Slack (MET) :             36.386ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.642ns (21.238%)  route 2.381ns (78.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.541     2.125    CAM_7725/vga_display/clear
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.533    38.459    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[14]/C
                         clock pessimism              0.576    39.035    
                         clock uncertainty           -0.095    38.941    
    SLICE_X67Y79         FDRE (Setup_fdre_C_R)       -0.429    38.512    CAM_7725/vga_display/address_reg[14]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.386    

Slack (MET) :             36.386ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.642ns (21.238%)  route 2.381ns (78.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.714    -0.898    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CAM_7725/vga_display/vCounter_reg[8]/Q
                         net (fo=6, routed)           0.840     0.461    CAM_7725/vga_display/vCounter[8]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.124     0.585 r  CAM_7725/vga_display/address[0]_i_1/O
                         net (fo=20, routed)          1.541     2.125    CAM_7725/vga_display/clear
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.533    38.459    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[15]/C
                         clock pessimism              0.576    39.035    
                         clock uncertainty           -0.095    38.941    
    SLICE_X67Y79         FDRE (Setup_fdre_C_R)       -0.429    38.512    CAM_7725/vga_display/address_reg[15]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.386    

Slack (MET) :             36.443ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.642ns (20.143%)  route 2.545ns (79.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.717    -0.895    CAM_7725/vga_display/clk_out2
    SLICE_X66Y58         FDRE                                         r  CAM_7725/vga_display/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  CAM_7725/vga_display/hCounter_reg[9]/Q
                         net (fo=7, routed)           1.035     0.658    CAM_7725/vga_display/hCounter[9]
    SLICE_X66Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.782 r  CAM_7725/vga_display/address[0]_i_2/O
                         net (fo=19, routed)          1.510     2.293    CAM_7725/vga_display/address[0]_i_2_n_0
    SLICE_X67Y80         FDRE                                         r  CAM_7725/vga_display/address_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.533    38.459    CAM_7725/vga_display/clk_out2
    SLICE_X67Y80         FDRE                                         r  CAM_7725/vga_display/address_reg[16]/C
                         clock pessimism              0.576    39.035    
                         clock uncertainty           -0.095    38.941    
    SLICE_X67Y80         FDRE (Setup_fdre_C_CE)      -0.205    38.736    CAM_7725/vga_display/address_reg[16]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 36.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/vCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/vCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.579    -0.600    CAM_7725/vga_display/clk_out2
    SLICE_X63Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CAM_7725/vga_display/vCounter_reg[6]/Q
                         net (fo=8, routed)           0.133    -0.326    CAM_7725/vga_display/vCounter[6]
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.281 r  CAM_7725/vga_display/vCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    CAM_7725/vga_display/vCounter[8]_i_1_n_0
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.848    -0.837    CAM_7725/vga_display/clk_out2
    SLICE_X62Y61         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[8]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.120    -0.467    CAM_7725/vga_display/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/vCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.578    -0.601    CAM_7725/vga_display/clk_out2
    SLICE_X62Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  CAM_7725/vga_display/vCounter_reg[3]/Q
                         net (fo=8, routed)           0.116    -0.320    CAM_7725/vga_display/vCounter[3]
    SLICE_X63Y62         LUT5 (Prop_lut5_I0_O)        0.048    -0.272 r  CAM_7725/vga_display/vCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    CAM_7725/vga_display/vCounter[2]_i_1_n_0
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.846    -0.839    CAM_7725/vga_display/clk_out2
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[2]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.107    -0.481    CAM_7725/vga_display/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/vCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.578    -0.601    CAM_7725/vga_display/clk_out2
    SLICE_X62Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  CAM_7725/vga_display/vCounter_reg[3]/Q
                         net (fo=8, routed)           0.116    -0.320    CAM_7725/vga_display/vCounter[3]
    SLICE_X63Y62         LUT5 (Prop_lut5_I1_O)        0.045    -0.275 r  CAM_7725/vga_display/vCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    CAM_7725/vga_display/vCounter[0]_i_1_n_0
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.846    -0.839    CAM_7725/vga_display/clk_out2
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[0]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.091    -0.497    CAM_7725/vga_display/vCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/hCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.579    -0.600    CAM_7725/vga_display/clk_out2
    SLICE_X66Y61         FDRE                                         r  CAM_7725/vga_display/hCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  CAM_7725/vga_display/hCounter_reg[7]/Q
                         net (fo=8, routed)           0.101    -0.350    CAM_7725/vga_display/hCounter[7]
    SLICE_X66Y61         LUT6 (Prop_lut6_I4_O)        0.098    -0.252 r  CAM_7725/vga_display/hCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    CAM_7725/vga_display/hCounter_0[8]
    SLICE_X66Y61         FDRE                                         r  CAM_7725/vga_display/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.848    -0.837    CAM_7725/vga_display/clk_out2
    SLICE_X66Y61         FDRE                                         r  CAM_7725/vga_display/hCounter_reg[8]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X66Y61         FDRE (Hold_fdre_C_D)         0.121    -0.479    CAM_7725/vga_display/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.250%)  route 0.208ns (52.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.578    -0.601    CAM_7725/vga_display/clk_out2
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  CAM_7725/vga_display/vCounter_reg[1]/Q
                         net (fo=9, routed)           0.208    -0.252    CAM_7725/vga_display/vCounter[1]
    SLICE_X62Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.207 r  CAM_7725/vga_display/vCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    CAM_7725/vga_display/vCounter[9]_i_2_n_0
    SLICE_X62Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.846    -0.839    CAM_7725/vga_display/clk_out2
    SLICE_X62Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[9]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.121    -0.467    CAM_7725/vga_display/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/vCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.131%)  route 0.209ns (52.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.578    -0.601    CAM_7725/vga_display/clk_out2
    SLICE_X63Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  CAM_7725/vga_display/vCounter_reg[1]/Q
                         net (fo=9, routed)           0.209    -0.251    CAM_7725/vga_display/vCounter[1]
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.045    -0.206 r  CAM_7725/vga_display/vCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    CAM_7725/vga_display/vCounter[3]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.846    -0.839    CAM_7725/vga_display/clk_out2
    SLICE_X62Y62         FDRE                                         r  CAM_7725/vga_display/vCounter_reg[3]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120    -0.468    CAM_7725/vga_display/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.569    -0.610    CAM_7725/vga_display/clk_out2
    SLICE_X67Y76         FDRE                                         r  CAM_7725/vga_display/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CAM_7725/vga_display/address_reg[3]/Q
                         net (fo=139, routed)         0.118    -0.350    CAM_7725/vga_display/out[3]
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.242 r  CAM_7725/vga_display/address_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.242    CAM_7725/vga_display/address_reg[0]_i_3_n_4
    SLICE_X67Y76         FDRE                                         r  CAM_7725/vga_display/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.835    -0.850    CAM_7725/vga_display/clk_out2
    SLICE_X67Y76         FDRE                                         r  CAM_7725/vga_display/address_reg[3]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.105    -0.505    CAM_7725/vga_display/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[8]/Q
                         net (fo=139, routed)         0.115    -0.352    CAM_7725/vga_display/out[8]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  CAM_7725/vga_display/address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    CAM_7725/vga_display/address_reg[8]_i_1_n_7
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.838    -0.847    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[8]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.105    -0.503    CAM_7725/vga_display/address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[11]/Q
                         net (fo=139, routed)         0.124    -0.343    CAM_7725/vga_display/out[11]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  CAM_7725/vga_display/address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.235    CAM_7725/vga_display/address_reg[8]_i_1_n_4
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.838    -0.847    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[11]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.105    -0.503    CAM_7725/vga_display/address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/vga_display/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[7]/Q
                         net (fo=139, routed)         0.124    -0.343    CAM_7725/vga_display/out[7]
    SLICE_X67Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  CAM_7725/vga_display/address_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.235    CAM_7725/vga_display/address_reg[4]_i_1_n_4
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.848    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[7]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X67Y77         FDRE (Hold_fdre_C_D)         0.105    -0.503    CAM_7725/vga_display/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CAM_7725/user_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y76     CAM_7725/vga_display/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y78     CAM_7725/vga_display/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y78     CAM_7725/vga_display/address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y79     CAM_7725/vga_display/address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y79     CAM_7725/vga_display/address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y79     CAM_7725/vga_display/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y79     CAM_7725/vga_display/address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y80     CAM_7725/vga_display/address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y58     CAM_7725/vga_display/hCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y58     CAM_7725/vga_display/hCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y62     CAM_7725/vga_display/vCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y62     CAM_7725/vga_display/vCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y62     CAM_7725/vga_display/vCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     CAM_7725/vga_display/vCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y62     CAM_7725/vga_display/vCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     CAM_7725/vga_display/vCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y57     CAM_7725/vga_display/vga_hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y57     CAM_7725/vga_display/vga_vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y76     CAM_7725/vga_display/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y76     CAM_7725/vga_display/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y78     CAM_7725/vga_display/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y78     CAM_7725/vga_display/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y78     CAM_7725/vga_display/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y78     CAM_7725/vga_display/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y79     CAM_7725/vga_display/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y79     CAM_7725/vga_display/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y79     CAM_7725/vga_display/address_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y79     CAM_7725/vga_display/address_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CAM_7725/user_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CAM_7725/user_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.211ns (23.256%)  route 3.996ns (76.744%))
  Logic Levels:           5  (LUT4=1 LUT6=3 SRL16E=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.892     3.186    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y102        FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=8, routed)           0.975     4.580    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.296     4.876 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=3, routed)           0.947     5.823    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.947 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_3/O
                         net (fo=2, routed)           0.585     6.532    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_3_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.656 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.589     7.245    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=4, routed)           0.570     7.939    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1__0/O
                         net (fo=1, routed)           0.330     8.393    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1__0_n_0
    SLICE_X29Y98         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.526    12.705    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X29Y98         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y98         FDSE (Setup_fdse_C_D)       -0.047    12.633    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 1.087ns (23.039%)  route 3.631ns (76.961%))
  Logic Levels:           4  (LUT6=3 SRL16E=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.892     3.186    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y102        FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=8, routed)           0.975     4.580    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.296     4.876 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=3, routed)           0.947     5.823    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.947 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_3/O
                         net (fo=2, routed)           0.585     6.532    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_3_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.656 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.589     7.245    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=4, routed)           0.535     7.904    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X30Y99         SRL16E                                       r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.526    12.705    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y99         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.163    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 1.087ns (23.039%)  route 3.631ns (76.961%))
  Logic Levels:           4  (LUT6=3 SRL16E=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.892     3.186    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y102        FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=8, routed)           0.975     4.580    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.296     4.876 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=3, routed)           0.947     5.823    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.947 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_3/O
                         net (fo=2, routed)           0.585     6.532    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_3_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.656 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.589     7.245    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=4, routed)           0.535     7.904    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X30Y99         SRL16E                                       r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.526    12.705    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y99         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.163    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.208ns (22.969%)  route 4.051ns (77.031%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699     2.993    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y93         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDSE (Prop_fdse_C_Q)         0.456     3.449 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.847     4.296    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124     4.420 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_5/O
                         net (fo=2, routed)           0.683     5.103    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.227 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.927     6.154    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X30Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.761     7.065    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.354     7.419 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[0]_i_1__1/O
                         net (fo=5, routed)           0.833     8.252    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[0]_i_1__1_n_0
    SLICE_X29Y89         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.523    12.702    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y89         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X29Y89         FDSE (Setup_fdse_C_D)       -0.269    12.543    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.211ns (23.416%)  route 3.961ns (76.584%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699     2.993    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y93         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDSE (Prop_fdse_C_Q)         0.456     3.449 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.847     4.296    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124     4.420 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_5/O
                         net (fo=2, routed)           0.683     5.103    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.227 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.927     6.154    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X30Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.787     7.092    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.357     7.449 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.716     8.165    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X32Y91         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.478    12.657    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         FDSE (Setup_fdse_C_D)       -0.231    12.501    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.211ns (23.888%)  route 3.858ns (76.112%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699     2.993    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y93         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDSE (Prop_fdse_C_Q)         0.456     3.449 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.847     4.296    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124     4.420 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_5/O
                         net (fo=2, routed)           0.683     5.103    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.227 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.927     6.154    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X30Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.787     7.092    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.357     7.449 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.614     8.062    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X32Y92         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.478    12.657    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y92         FDSE (Setup_fdse_C_D)       -0.238    12.494    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.155ns (39.446%)  route 3.308ns (60.554%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.892     3.186    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.262     4.904    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X36Y98         LUT3 (Prop_lut3_I1_O)        0.124     5.028 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.497     5.525    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.905     6.554    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_rep
    SLICE_X31Y102        LUT4 (Prop_lut4_I1_O)        0.124     6.678 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.678    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.228    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.342    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.676 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.644     8.320    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y104        LUT3 (Prop_lut3_I0_O)        0.329     8.649 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.649    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y104        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699    12.878    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y104        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)        0.075    13.081    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.211ns (23.675%)  route 3.904ns (76.325%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699     2.993    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y93         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDSE (Prop_fdse_C_Q)         0.456     3.449 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.847     4.296    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124     4.420 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_5/O
                         net (fo=2, routed)           0.683     5.103    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.227 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.927     6.154    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X30Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.787     7.092    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.357     7.449 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.659     8.108    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X29Y89         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.523    12.702    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y89         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X29Y89         FDSE (Setup_fdse_C_D)       -0.265    12.547    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.208ns (23.827%)  route 3.862ns (76.173%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699     2.993    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y93         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDSE (Prop_fdse_C_Q)         0.456     3.449 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.847     4.296    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124     4.420 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_5/O
                         net (fo=2, routed)           0.683     5.103    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.227 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.927     6.154    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X30Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.761     7.065    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.354     7.419 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[0]_i_1__1/O
                         net (fo=5, routed)           0.644     8.063    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[0]_i_1__1_n_0
    SLICE_X29Y89         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.523    12.702    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y89         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X29Y89         FDSE (Setup_fdse_C_D)       -0.283    12.529    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.174ns (23.291%)  route 3.867ns (76.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.699     2.993    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y93         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDSE (Prop_fdse_C_Q)         0.456     3.449 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.847     4.296    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124     4.420 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_5/O
                         net (fo=2, routed)           0.683     5.103    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.227 f  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.927     6.154    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X30Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.822     7.126    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X32Y92         LUT4 (Prop_lut4_I2_O)        0.320     7.446 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=3, routed)           0.587     8.034    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X32Y92         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.478    12.657    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y92         FDSE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y92         FDSE (Setup_fdse_C_D)       -0.232    12.500    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  4.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.189     1.322    CAM_PS_Configure_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.885     1.251    CAM_PS_Configure_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.216    CAM_PS_Configure_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.189     1.322    CAM_PS_Configure_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.885     1.251    CAM_PS_Configure_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    CAM_PS_Configure_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.189     1.322    CAM_PS_Configure_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.885     1.251    CAM_PS_Configure_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.216    CAM_PS_Configure_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.475%)  route 0.183ns (56.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.576     0.912    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y93         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=24, routed)          0.183     1.236    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y93         SRLC32E                                      r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.843     1.209    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.988%)  route 0.202ns (52.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.641     0.977    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y102        FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.202     1.320    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.365 r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.826     1.192    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.638     0.974    CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y104        FDRE                                         r  CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.181    CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X36Y104        LUT5 (Prop_lut5_I3_O)        0.045     1.226 r  CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.226    CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X36Y104        FDRE                                         r  CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.910     1.276    CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y104        FDRE                                         r  CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.289     0.987    
    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.121     1.108    CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.574     0.910    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.106    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_4
    SLICE_X27Y99         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.300     0.910    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     0.985    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.558     0.894    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y96         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.090    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X35Y96         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.825     1.191    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y96         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.894    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.075     0.969    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.558     0.894    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y95         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.090    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X35Y95         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.825     1.191    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y95         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.894    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.075     0.969    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.558     0.894    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.090    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_5
    SLICE_X33Y94         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.825     1.191    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.894    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.075     0.969    CAM_PS_Configure_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CAM_PS_Configure_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CAM_PS_Configure_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y96    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y96    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y96    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y96    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y96    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y94    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y95    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y95    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y94    CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        3.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 0.456ns (2.942%)  route 15.045ns (97.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        15.045    14.594    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y29         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.699    18.625    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.913    
                         clock uncertainty           -0.215    18.699    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.133    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        15.163ns  (logic 0.456ns (3.007%)  route 14.707ns (96.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        14.707    14.256    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y28         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.698    18.624    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.912    
                         clock uncertainty           -0.215    18.698    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.132    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.132    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 0.456ns (3.076%)  route 14.369ns (96.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        14.369    13.918    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y27         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.694    18.620    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.908    
                         clock uncertainty           -0.215    18.694    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.128    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.128    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 0.456ns (3.148%)  route 14.031ns (96.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        14.031    13.580    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y26         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.689    18.615    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.903    
                         clock uncertainty           -0.215    18.689    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.123    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.123    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        14.149ns  (logic 0.456ns (3.223%)  route 13.693ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        13.693    13.242    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y25         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.684    18.610    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.898    
                         clock uncertainty           -0.215    18.684    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.118    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.118    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        14.171ns  (logic 0.580ns (4.093%)  route 13.591ns (95.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.706    -0.906    CAM_7725/vga_display/clk_out2
    SLICE_X67Y80         FDRE                                         r  CAM_7725/vga_display/address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  CAM_7725/vga_display/address_reg[18]/Q
                         net (fo=111, routed)        12.847    12.397    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y7          LUT6 (Prop_lut6_I1_O)        0.124    12.521 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.744    13.265    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/enb_array[29]
    RAMB36_X4Y0          RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.663    18.589    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.877    
                         clock uncertainty           -0.215    18.663    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.220    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.220    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        13.928ns  (logic 0.456ns (3.274%)  route 13.472ns (96.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        13.472    13.022    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X2Y48         RAMB18E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.687    18.613    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y48         RAMB18E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.288    18.901    
                         clock uncertainty           -0.215    18.687    
    RAMB18_X2Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.121    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        13.968ns  (logic 0.580ns (4.152%)  route 13.388ns (95.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  CAM_7725/vga_display/address_reg[12]/Q
                         net (fo=141, routed)        13.045    12.595    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X32Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.719 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.343    13.061    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/enb_array[54]
    RAMB36_X2Y22         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.696    18.622    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.910    
                         clock uncertainty           -0.215    18.696    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.253    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        13.732ns  (logic 0.456ns (3.321%)  route 13.276ns (96.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.705    -0.907    CAM_7725/vga_display/clk_out2
    SLICE_X67Y79         FDRE                                         r  CAM_7725/vga_display/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  CAM_7725/vga_display/address_reg[13]/Q
                         net (fo=141, routed)        13.276    12.825    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y29         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.699    18.625    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.913    
                         clock uncertainty           -0.215    18.699    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    18.133    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 CAM_7725/vga_display/address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        13.772ns  (logic 0.580ns (4.211%)  route 13.192ns (95.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 18.588 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.706    -0.906    CAM_7725/vga_display/clk_out2
    SLICE_X67Y80         FDRE                                         r  CAM_7725/vga_display/address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  CAM_7725/vga_display/address_reg[18]/Q
                         net (fo=111, routed)        12.850    12.400    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y7          LUT6 (Prop_lut6_I1_O)        0.124    12.524 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.343    12.867    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[26]
    RAMB36_X4Y1          RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.662    18.588    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.876    
                         clock uncertainty           -0.215    18.662    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.219    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.219    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  5.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.480%)  route 0.833ns (85.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[6]/Q
                         net (fo=139, routed)         0.833     0.366    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.874    -0.810    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.215    -0.040    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.143    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.019%)  route 0.865ns (85.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[10]/Q
                         net (fo=139, routed)         0.865     0.398    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X4Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.905    -0.779    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.215    -0.009    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.174    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.258%)  route 0.848ns (85.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y78         FDRE                                         r  CAM_7725/vga_display/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[11]/Q
                         net (fo=139, routed)         0.848     0.381    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X3Y14         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.877    -0.807    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.215    -0.037    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.146    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.141ns (14.296%)  route 0.845ns (85.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[7]/Q
                         net (fo=139, routed)         0.845     0.379    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.874    -0.810    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.215    -0.040    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.143    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.230%)  route 0.850ns (85.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[4]/Q
                         net (fo=139, routed)         0.850     0.383    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.874    -0.810    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.215    -0.040    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.143    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.141ns (13.757%)  route 0.884ns (86.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[6]/Q
                         net (fo=139, routed)         0.884     0.417    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.905    -0.779    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.215    -0.009    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.174    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.141ns (13.383%)  route 0.913ns (86.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.569    -0.610    CAM_7725/vga_display/clk_out2
    SLICE_X67Y76         FDRE                                         r  CAM_7725/vga_display/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CAM_7725/vga_display/address_reg[3]/Q
                         net (fo=139, routed)         0.913     0.444    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X4Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.905    -0.779    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.215    -0.009    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.174    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.305%)  route 0.919ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.569    -0.610    CAM_7725/vga_display/clk_out2
    SLICE_X67Y76         FDRE                                         r  CAM_7725/vga_display/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CAM_7725/vga_display/address_reg[2]/Q
                         net (fo=139, routed)         0.919     0.450    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y14         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.908    -0.776    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.221    
                         clock uncertainty            0.215    -0.006    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.177    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.765%)  route 0.883ns (86.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[5]/Q
                         net (fo=139, routed)         0.883     0.417    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.874    -0.810    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.215    -0.040    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.143    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CAM_7725/vga_display/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out2_clk_gen rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.126%)  route 0.933ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.571    -0.608    CAM_7725/vga_display/clk_out2
    SLICE_X67Y77         FDRE                                         r  CAM_7725/vga_display/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  CAM_7725/vga_display/address_reg[6]/Q
                         net (fo=139, routed)         0.933     0.467    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y17         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.915    -0.769    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.214    
                         clock uncertainty            0.215     0.001    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.184    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out2_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        8.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        11.502ns  (logic 1.174ns (10.207%)  route 10.328ns (89.793%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.976    25.530    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X25Y5          MUXF7 (Prop_muxf7_S_O)       0.296    25.826 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_17/O
                         net (fo=1, routed)           2.147    27.972    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_17_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I5_O)        0.298    28.270 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4/O
                         net (fo=1, routed)           2.206    30.476    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.600 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    30.600    CAM_7725/vga_display/doutb[9]
    SLICE_X86Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X86Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[1]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X86Y47         FDRE (Setup_fdre_C_D)        0.081    38.642    CAM_7725/vga_display/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                         -30.600    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        11.242ns  (logic 1.155ns (10.274%)  route 10.087ns (89.726%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.787    25.340    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X25Y5          MUXF7 (Prop_muxf7_S_O)       0.276    25.616 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_17/O
                         net (fo=1, routed)           2.328    27.944    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_17_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I5_O)        0.299    28.243 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.973    30.216    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.340 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    30.340    CAM_7725/vga_display/doutb[7]
    SLICE_X86Y47         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X86Y47         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[3]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X86Y47         FDRE (Setup_fdre_C_D)        0.077    38.638    CAM_7725/vga_display/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -30.340    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        11.135ns  (logic 1.155ns (10.373%)  route 9.980ns (89.627%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.793    25.346    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X24Y5          MUXF7 (Prop_muxf7_S_O)       0.276    25.622 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17/O
                         net (fo=1, routed)           2.608    28.230    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_n_0
    SLICE_X70Y16         LUT6 (Prop_lut6_I5_O)        0.299    28.529 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.579    30.108    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X87Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.232 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    30.232    CAM_7725/vga_display/doutb[3]
    SLICE_X87Y47         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X87Y47         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[3]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X87Y47         FDRE (Setup_fdre_C_D)        0.029    38.590    CAM_7725/vga_display/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                         -30.232    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.440ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        11.105ns  (logic 1.174ns (10.572%)  route 9.931ns (89.428%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.779    25.333    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X24Y5          MUXF7 (Prop_muxf7_S_O)       0.296    25.629 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17/O
                         net (fo=1, routed)           2.031    27.660    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I5_O)        0.298    27.958 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           2.121    30.078    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X86Y48         LUT6 (Prop_lut6_I5_O)        0.124    30.202 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    30.202    CAM_7725/vga_display/doutb[5]
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[1]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X86Y48         FDRE (Setup_fdre_C_D)        0.081    38.642    CAM_7725/vga_display/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                         -30.202    
  -------------------------------------------------------------------
                         slack                                  8.440    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        10.994ns  (logic 1.155ns (10.505%)  route 9.839ns (89.495%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.494    25.048    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X24Y7          MUXF7 (Prop_muxf7_S_O)       0.276    25.324 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_17/O
                         net (fo=1, routed)           2.403    27.727    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_17_n_0
    SLICE_X68Y17         LUT6 (Prop_lut6_I5_O)        0.299    28.026 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           1.942    29.968    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X88Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.092 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    30.092    CAM_7725/vga_display/doutb[4]
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[0]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X88Y47         FDRE (Setup_fdre_C_D)        0.031    38.592    CAM_7725/vga_display/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                         -30.092    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        10.901ns  (logic 1.155ns (10.595%)  route 9.746ns (89.405%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.329    24.882    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X25Y8          MUXF7 (Prop_muxf7_S_O)       0.276    25.158 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           2.625    27.783    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.299    28.082 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.792    29.875    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X86Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.999 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    29.999    CAM_7725/vga_display/doutb[6]
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[2]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X86Y48         FDRE (Setup_fdre_C_D)        0.079    38.640    CAM_7725/vga_display/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                         -29.999    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        10.750ns  (logic 1.155ns (10.744%)  route 9.595ns (89.256%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.644    25.197    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X24Y6          MUXF7 (Prop_muxf7_S_O)       0.276    25.473 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17/O
                         net (fo=1, routed)           1.924    27.397    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.299    27.696 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           2.028    29.724    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X88Y47         LUT6 (Prop_lut6_I5_O)        0.124    29.848 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    29.848    CAM_7725/vga_display/doutb[11]
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[3]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X88Y47         FDRE (Setup_fdre_C_D)        0.029    38.590    CAM_7725/vga_display/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                         -29.848    
  -------------------------------------------------------------------
                         slack                                  8.743    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        10.704ns  (logic 1.155ns (10.790%)  route 9.549ns (89.210%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.335    24.888    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X24Y8          MUXF7 (Prop_muxf7_S_O)       0.276    25.164 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17/O
                         net (fo=1, routed)           2.299    27.463    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_n_0
    SLICE_X68Y19         LUT6 (Prop_lut6_I5_O)        0.299    27.762 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.916    29.678    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X86Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.802 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    29.802    CAM_7725/vga_display/doutb[10]
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[2]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X86Y48         FDRE (Setup_fdre_C_D)        0.077    38.638    CAM_7725/vga_display/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -29.802    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        10.546ns  (logic 1.174ns (11.132%)  route 9.372ns (88.868%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.709    19.097    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=120, routed)         5.311    24.864    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X25Y8          MUXF7 (Prop_muxf7_S_O)       0.296    25.160 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17/O
                         net (fo=1, routed)           2.248    27.409    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_n_0
    SLICE_X69Y18         LUT6 (Prop_lut6_I5_O)        0.298    27.707 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.813    29.520    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X88Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.644 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    29.644    CAM_7725/vga_display/doutb[8]
    SLICE_X88Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.561    38.488    CAM_7725/vga_display/clk_out2
    SLICE_X88Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[0]/C
                         clock pessimism              0.288    38.776    
                         clock uncertainty           -0.215    38.561    
    SLICE_X88Y48         FDRE (Setup_fdre_C_D)        0.029    38.590    CAM_7725/vga_display/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                         -29.644    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             11.438ns  (required time - arrival time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_gen rise@40.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        7.932ns  (logic 2.702ns (34.066%)  route 5.230ns (65.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    20.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         1.819    19.208    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    21.662 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           3.321    24.983    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X54Y125        LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.909    27.016    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.140 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    27.140    CAM_7725/vga_display/doutb[0]
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000    40.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          1.547    38.473    CAM_7725/vga_display/clk_out2
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[0]/C
                         clock pessimism              0.288    38.761    
                         clock uncertainty           -0.215    38.547    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.031    38.578    CAM_7725/vga_display/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -27.140    
  -------------------------------------------------------------------
                         slack                                 11.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.231ns (31.094%)  route 0.512ns (68.906%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.579    -0.600    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y82         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=48, routed)          0.228    -0.231    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X86Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.186 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.098    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.143 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.143    CAM_7725/vga_display/doutb[2]
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.854    -0.831    CAM_7725/vga_display/clk_out2
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.215    -0.061    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.092     0.031    CAM_7725/vga_display/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.912%)  route 0.598ns (74.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.580    -0.599    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.598     0.163    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.208 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.208    CAM_7725/vga_display/doutb[10]
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[2]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X86Y48         FDRE (Hold_fdre_C_D)         0.120     0.062    CAM_7725/vga_display/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.400%)  route 0.614ns (74.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.580    -0.599    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.614     0.179    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X88Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.224 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.224    CAM_7725/vga_display/doutb[11]
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[3]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X88Y47         FDRE (Hold_fdre_C_D)         0.091     0.033    CAM_7725/vga_display/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.403%)  route 0.647ns (75.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.580    -0.599    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.647     0.213    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X88Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.258    CAM_7725/vga_display/doutb[8]
    SLICE_X88Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X88Y48         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[0]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X88Y48         FDRE (Hold_fdre_C_D)         0.091     0.033    CAM_7725/vga_display/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.209ns (22.822%)  route 0.707ns (77.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.598    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y64         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=12, routed)          0.707     0.273    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.318    CAM_7725/vga_display/doutb[9]
    SLICE_X86Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X86Y47         FDRE                                         r  CAM_7725/vga_display/vga_red_reg[1]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X86Y47         FDRE (Hold_fdre_C_D)         0.121     0.063    CAM_7725/vga_display/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.683%)  route 0.755ns (78.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.580    -0.599    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.755     0.320    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.365    CAM_7725/vga_display/doutb[5]
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X86Y48         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[1]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X86Y48         FDRE (Hold_fdre_C_D)         0.121     0.063    CAM_7725/vga_display/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.687%)  route 0.755ns (78.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.598    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y64         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=12, routed)          0.755     0.321    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.366 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.366    CAM_7725/vga_display/doutb[0]
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.854    -0.831    CAM_7725/vga_display/clk_out2
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.215    -0.061    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.092     0.031    CAM_7725/vga_display/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.209ns (21.590%)  route 0.759ns (78.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.580    -0.599    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y66         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.759     0.324    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X88Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.369 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.369    CAM_7725/vga_display/doutb[4]
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X88Y47         FDRE                                         r  CAM_7725/vga_display/vga_green_reg[0]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X88Y47         FDRE (Hold_fdre_C_D)         0.092     0.034    CAM_7725/vga_display/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.309%)  route 0.772ns (78.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.598    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y64         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=12, routed)          0.772     0.338    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X87Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.383 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.383    CAM_7725/vga_display/doutb[3]
    SLICE_X87Y47         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.828    CAM_7725/vga_display/clk_out2
    SLICE_X87Y47         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[3]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.215    -0.058    
    SLICE_X87Y47         FDRE (Hold_fdre_C_D)         0.091     0.033    CAM_7725/vga_display/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CAM_7725/vga_display/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.231ns (22.896%)  route 0.778ns (77.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CAM_7725/user_clock/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CAM_7725/user_clock/inst/clkout1_buf/O
                         net (fo=147, routed)         0.579    -0.600    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y82         FDRE                                         r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=48, routed)          0.451    -0.007    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X86Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.038 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.326     0.364    CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.409 r  CAM_7725/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.409    CAM_7725/vga_display/doutb[1]
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (INOUT)
                         net (fo=0)                   0.000     0.000    CAM_7725/user_clock/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CAM_7725/user_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CAM_7725/user_clock/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  CAM_7725/user_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    CAM_7725/user_clock/inst/clk_out2_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CAM_7725/user_clock/inst/clkout2_buf/O
                         net (fo=54, routed)          0.854    -0.831    CAM_7725/vga_display/clk_out2
    SLICE_X88Y90         FDRE                                         r  CAM_7725/vga_display/vga_blue_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.215    -0.061    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.091     0.030    CAM_7725/vga_display/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.379    





