[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3710962 heartbeat IPC: 2.695 cumulative IPC: 2.695 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6235155 heartbeat IPC: 3.962 cumulative IPC: 3.208 (Simulation time: 00 hr 13 min 51 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8754907 heartbeat IPC: 3.969 cumulative IPC: 3.427 (Simulation time: 00 hr 20 min 04 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 11279545 heartbeat IPC: 3.961 cumulative IPC: 3.546 (Simulation time: 00 hr 26 min 05 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 13801708 cumulative IPC: 3.623 (Simulation time: 00 hr 31 min 52 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 13801708 cumulative IPC: 3.623 (Simulation time: 00 hr 31 min 52 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 13801709 heartbeat IPC: 3.965 cumulative IPC: 5 (Simulation time: 00 hr 31 min 52 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 57212824 heartbeat IPC: 0.2304 cumulative IPC: 0.2304 (Simulation time: 01 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 98671601 heartbeat IPC: 0.2412 cumulative IPC: 0.2357 (Simulation time: 01 hr 29 min 14 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 142746193 heartbeat IPC: 0.2269 cumulative IPC: 0.2327 (Simulation time: 01 hr 45 min 16 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 179811894 heartbeat IPC: 0.2698 cumulative IPC: 0.2409 (Simulation time: 01 hr 54 min 47 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 222259727 heartbeat IPC: 0.2356 cumulative IPC: 0.2399 (Simulation time: 02 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 254213104 heartbeat IPC: 0.313 cumulative IPC: 0.2496 (Simulation time: 02 hr 13 min 42 sec)
Heartbeat CPU 0 instructions: 120000010 cycles: 290284137 heartbeat IPC: 0.2772 cumulative IPC: 0.2532 (Simulation time: 02 hr 22 min 39 sec)
Heartbeat CPU 0 instructions: 130000010 cycles: 338137711 heartbeat IPC: 0.209 cumulative IPC: 0.2467 (Simulation time: 02 hr 34 min 28 sec)
Heartbeat CPU 0 instructions: 140000012 cycles: 381344981 heartbeat IPC: 0.2314 cumulative IPC: 0.2449 (Simulation time: 02 hr 45 min 37 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 398364260 cumulative IPC: 0.251 (Simulation time: 02 hr 50 min 40 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 398364260 cumulative IPC: 0.251 (Simulation time: 02 hr 50 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/623.xalancbmk_s-10B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.251 instructions: 100000003 cycles: 398364260
CPU 0 Branch Prediction Accuracy: 94.61% MPKI: 13.93 Average ROB Occupancy at Mispredict: 40.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.09703
BRANCH_INDIRECT: 0.018
BRANCH_CONDITIONAL: 13.3
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0.1243
BRANCH_RETURN: 0.3927

cpu0->cpu0_STLB TOTAL        ACCESS:     723769 HIT:     242592 MISS:     481177 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     723769 HIT:     242592 MISS:     481177 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 369.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6815355 HIT:     598068 MISS:    6217287 MSHR_MERGE:    1183834
cpu0->cpu0_L2C LOAD         ACCESS:    2974019 HIT:     322786 MISS:    2651233 MSHR_MERGE:      11446
cpu0->cpu0_L2C RFO          ACCESS:      43337 HIT:      12579 MISS:      30758 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    2971838 HIT:     226623 MISS:    2745215 MSHR_MERGE:    1172387
cpu0->cpu0_L2C WRITE        ACCESS:      81554 HIT:      36079 MISS:      45475 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     744607 HIT:          1 MISS:     744606 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2971884 ISSUED:    2971838 USEFUL:      32799 USELESS:      11124
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 168.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2903477 HIT:    2391094 MISS:     512383 MSHR_MERGE:     156110
cpu0->cpu0_L1I LOAD         ACCESS:    2903477 HIT:    2391094 MISS:     512383 MSHR_MERGE:     156110
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 27.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30700846 HIT:   24363014 MISS:    6337832 MSHR_MERGE:    2932139
cpu0->cpu0_L1D LOAD         ACCESS:   24792338 HIT:   19484944 MISS:    5307394 MSHR_MERGE:    2689646
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4945698 HIT:    4676853 MISS:     268845 MSHR_MERGE:     225507
cpu0->cpu0_L1D TRANSLATION  ACCESS:     962810 HIT:     201217 MISS:     761593 MSHR_MERGE:      16986
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 179 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2539133 HIT:    2385330 MISS:     153803 MSHR_MERGE:      87878
cpu0->cpu0_ITLB LOAD         ACCESS:    2539133 HIT:    2385330 MISS:     153803 MSHR_MERGE:      87878
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 38.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29121224 HIT:   27506037 MISS:    1615187 MSHR_MERGE:     957343
cpu0->cpu0_DTLB LOAD         ACCESS:   29121224 HIT:   27506037 MISS:    1615187 MSHR_MERGE:     957343
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 272.8 cycles
cpu0->LLC TOTAL        ACCESS:    5036181 HIT:    1097537 MISS:    3938644 MSHR_MERGE:     149451
cpu0->LLC LOAD         ACCESS:    2639787 HIT:     715676 MISS:    1924111 MSHR_MERGE:      88124
cpu0->LLC RFO          ACCESS:      30756 HIT:       8643 MISS:      22113 MSHR_MERGE:        150
cpu0->LLC PREFETCH     ACCESS:    1572826 HIT:     321975 MISS:    1250851 MSHR_MERGE:      61177
cpu0->LLC WRITE        ACCESS:      48206 HIT:      45517 MISS:       2689 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     744606 HIT:       5726 MISS:     738880 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      50644
  ROW_BUFFER_MISS:    3735857
  AVG DBUS CONGESTED CYCLE: 6.874
Channel 0 WQ ROW_BUFFER_HIT:      14835
  ROW_BUFFER_MISS:      15235
  FULL:          0
Channel 0 REFRESHES ISSUED:      33197
