08-V 128-kb four-way set-associative two-level CMOS cache memory using two-stage wordline/bitline-oriented tag-compare WLOTC/BLOTC scheme paper 08-V 128-kb four-way set-associative two-level CMOS cache memory using novel two-stage wordline/bitline-oriented tag-compare WLOTC/BLOTC sense wordline/bitline SWL/SBL tag-sense amplifiers eight-transistor 8-T tag cell Level L2 10-T shrunk logic swing SLS memory cell ground/floating G/F sense amplifier Level L1 high-speed operation low-voltage low-power VLSI system applications Owing loading SWL new 11-T tag cell using WLOTC scheme 10-T SLS memory cell G/F sense amplifier L1 split comparison index signal 8-T tag cells SWL/SBL tag sense amplifiers L2 08-V cache memory 18-V 018- mu m CMOS technology L1/L2 time ns average dissipation mW MHz 