# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" \
"../../../../MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" \
"../../../../MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" \
"../../../../MLDSA.srcs/sources_1/Keccak/F_Permutation.v" \
"../../../../MLDSA.srcs/sources_1/Keccak/Keccak.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" \
"../../../../MLDSA.srcs/sources_1/Keccak/Padder.v" \
"../../../../MLDSA.srcs/sources_1/Keccak/padder1.v" \
"../../../../MLDSA.srcs/sources_1/Keccak/rconst.v" \
"../../../../MLDSA.srcs/sources_1/Keccak/round.v" \
"../../../../MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
