// Seed: 563327160
module module_0 (
    input tri0 id_0
    , id_7,
    output wand id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    input uwire id_5
);
  wire id_8;
  assign module_1.id_9 = 0;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd78
) (
    output supply0 id_0,
    input tri _id_1,
    output logic id_2,
    input wor id_3
);
  wire [id_1 : id_1  ==?  -1] id_5;
  localparam id_6 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3
  );
  always id_2 = 1;
  logic [7:0] id_7;
  assign id_7[""] = id_1;
  assign id_5 = 1;
  wire id_8;
  ;
  logic id_9 = -1;
  logic [-1  ?  1 'b0 : -1  -  1 : -1 'h0] id_10;
  ;
endmodule
