
lab6_task_music.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4cc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800a654  0800a654  0000b654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a678  0800a678  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a678  0800a678  0000b678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a680  0800a680  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a680  0800a680  0000b680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a684  0800a684  0000b684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800a688  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000b8c  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000c08  20000c08  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018da7  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e62  00000000  00000000  00024e53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001410  00000000  00000000  00028cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f79  00000000  00000000  0002a0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c5e  00000000  00000000  0002b041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bb8d  00000000  00000000  0004ec9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce39f  00000000  00000000  0006a82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00138bcb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005760  00000000  00000000  00138c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0013e370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a63c 	.word	0x0800a63c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800a63c 	.word	0x0800a63c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <CS43L22_Init>:
int CS43L22_Beep(I2C_HandleTypeDef *hi2s, int pitch, int dur);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int CS43L22_Init(I2C_HandleTypeDef *hi2c) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b086      	sub	sp, #24
 80004f8:	af02      	add	r7, sp, #8
 80004fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2110      	movs	r1, #16
 8000500:	4889      	ldr	r0, [pc, #548]	@ (8000728 <CS43L22_Init+0x234>)
 8000502:	f001 fd95 	bl	8002030 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000506:	200a      	movs	r0, #10
 8000508:	f000 ff50 	bl	80013ac <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 800050c:	2201      	movs	r2, #1
 800050e:	2110      	movs	r1, #16
 8000510:	4885      	ldr	r0, [pc, #532]	@ (8000728 <CS43L22_Init+0x234>)
 8000512:	f001 fd8d 	bl	8002030 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000516:	200a      	movs	r0, #10
 8000518:	f000 ff48 	bl	80013ac <HAL_Delay>

	uint8_t TxBuffer[2];

	TxBuffer[0] = 0x0D;
 800051c:	230d      	movs	r3, #13
 800051e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x01;
 8000520:	2301      	movs	r3, #1
 8000522:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000524:	f107 020c 	add.w	r2, r7, #12
 8000528:	230a      	movs	r3, #10
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2302      	movs	r3, #2
 800052e:	2194      	movs	r1, #148	@ 0x94
 8000530:	6878      	ldr	r0, [r7, #4]
 8000532:	f004 f80f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000536:	200a      	movs	r0, #10
 8000538:	f000 ff38 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x00;
 800053c:	2300      	movs	r3, #0
 800053e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x99;
 8000540:	2399      	movs	r3, #153	@ 0x99
 8000542:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000544:	f107 020c 	add.w	r2, r7, #12
 8000548:	230a      	movs	r3, #10
 800054a:	9300      	str	r3, [sp, #0]
 800054c:	2302      	movs	r3, #2
 800054e:	2194      	movs	r1, #148	@ 0x94
 8000550:	6878      	ldr	r0, [r7, #4]
 8000552:	f003 ffff 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000556:	200a      	movs	r0, #10
 8000558:	f000 ff28 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x47;
 800055c:	2347      	movs	r3, #71	@ 0x47
 800055e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x80;
 8000560:	2380      	movs	r3, #128	@ 0x80
 8000562:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000564:	f107 020c 	add.w	r2, r7, #12
 8000568:	230a      	movs	r3, #10
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	2302      	movs	r3, #2
 800056e:	2194      	movs	r1, #148	@ 0x94
 8000570:	6878      	ldr	r0, [r7, #4]
 8000572:	f003 ffef 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000576:	200a      	movs	r0, #10
 8000578:	f000 ff18 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x32;
 800057c:	2332      	movs	r3, #50	@ 0x32
 800057e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0xFF;
 8000580:	23ff      	movs	r3, #255	@ 0xff
 8000582:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000584:	f107 020c 	add.w	r2, r7, #12
 8000588:	230a      	movs	r3, #10
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	2302      	movs	r3, #2
 800058e:	2194      	movs	r1, #148	@ 0x94
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f003 ffdf 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000596:	200a      	movs	r0, #10
 8000598:	f000 ff08 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x32;
 800059c:	2332      	movs	r3, #50	@ 0x32
 800059e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x7F;
 80005a0:	237f      	movs	r3, #127	@ 0x7f
 80005a2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 80005a4:	f107 020c 	add.w	r2, r7, #12
 80005a8:	230a      	movs	r3, #10
 80005aa:	9300      	str	r3, [sp, #0]
 80005ac:	2302      	movs	r3, #2
 80005ae:	2194      	movs	r1, #148	@ 0x94
 80005b0:	6878      	ldr	r0, [r7, #4]
 80005b2:	f003 ffcf 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80005b6:	200a      	movs	r0, #10
 80005b8:	f000 fef8 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x00;
 80005bc:	2300      	movs	r3, #0
 80005be:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x00;
 80005c0:	2300      	movs	r3, #0
 80005c2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 80005c4:	f107 020c 	add.w	r2, r7, #12
 80005c8:	230a      	movs	r3, #10
 80005ca:	9300      	str	r3, [sp, #0]
 80005cc:	2302      	movs	r3, #2
 80005ce:	2194      	movs	r1, #148	@ 0x94
 80005d0:	6878      	ldr	r0, [r7, #4]
 80005d2:	f003 ffbf 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80005d6:	200a      	movs	r0, #10
 80005d8:	f000 fee8 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x04;
 80005dc:	2304      	movs	r3, #4
 80005de:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0xAF;
 80005e0:	23af      	movs	r3, #175	@ 0xaf
 80005e2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 80005e4:	f107 020c 	add.w	r2, r7, #12
 80005e8:	230a      	movs	r3, #10
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2302      	movs	r3, #2
 80005ee:	2194      	movs	r1, #148	@ 0x94
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f003 ffaf 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80005f6:	200a      	movs	r0, #10
 80005f8:	f000 fed8 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x0D;
 80005fc:	230d      	movs	r3, #13
 80005fe:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x70;
 8000600:	2370      	movs	r3, #112	@ 0x70
 8000602:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000604:	f107 020c 	add.w	r2, r7, #12
 8000608:	230a      	movs	r3, #10
 800060a:	9300      	str	r3, [sp, #0]
 800060c:	2302      	movs	r3, #2
 800060e:	2194      	movs	r1, #148	@ 0x94
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f003 ff9f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000616:	200a      	movs	r0, #10
 8000618:	f000 fec8 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x05;
 800061c:	2305      	movs	r3, #5
 800061e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x81;
 8000620:	2381      	movs	r3, #129	@ 0x81
 8000622:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000624:	f107 020c 	add.w	r2, r7, #12
 8000628:	230a      	movs	r3, #10
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2302      	movs	r3, #2
 800062e:	2194      	movs	r1, #148	@ 0x94
 8000630:	6878      	ldr	r0, [r7, #4]
 8000632:	f003 ff8f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000636:	200a      	movs	r0, #10
 8000638:	f000 feb8 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x06;
 800063c:	2306      	movs	r3, #6
 800063e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x07;
 8000640:	2307      	movs	r3, #7
 8000642:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000644:	f107 020c 	add.w	r2, r7, #12
 8000648:	230a      	movs	r3, #10
 800064a:	9300      	str	r3, [sp, #0]
 800064c:	2302      	movs	r3, #2
 800064e:	2194      	movs	r1, #148	@ 0x94
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f003 ff7f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000656:	200a      	movs	r0, #10
 8000658:	f000 fea8 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x0A;
 800065c:	230a      	movs	r3, #10
 800065e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x00;
 8000660:	2300      	movs	r3, #0
 8000662:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000664:	f107 020c 	add.w	r2, r7, #12
 8000668:	230a      	movs	r3, #10
 800066a:	9300      	str	r3, [sp, #0]
 800066c:	2302      	movs	r3, #2
 800066e:	2194      	movs	r1, #148	@ 0x94
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f003 ff6f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000676:	200a      	movs	r0, #10
 8000678:	f000 fe98 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x27;
 800067c:	2327      	movs	r3, #39	@ 0x27
 800067e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x00;
 8000680:	2300      	movs	r3, #0
 8000682:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000684:	f107 020c 	add.w	r2, r7, #12
 8000688:	230a      	movs	r3, #10
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	2302      	movs	r3, #2
 800068e:	2194      	movs	r1, #148	@ 0x94
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f003 ff5f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000696:	200a      	movs	r0, #10
 8000698:	f000 fe88 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x1A;
 800069c:	231a      	movs	r3, #26
 800069e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x0A;
 80006a0:	230a      	movs	r3, #10
 80006a2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 80006a4:	f107 020c 	add.w	r2, r7, #12
 80006a8:	230a      	movs	r3, #10
 80006aa:	9300      	str	r3, [sp, #0]
 80006ac:	2302      	movs	r3, #2
 80006ae:	2194      	movs	r1, #148	@ 0x94
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f003 ff4f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80006b6:	200a      	movs	r0, #10
 80006b8:	f000 fe78 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x1B;
 80006bc:	231b      	movs	r3, #27
 80006be:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x0A;
 80006c0:	230a      	movs	r3, #10
 80006c2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 80006c4:	f107 020c 	add.w	r2, r7, #12
 80006c8:	230a      	movs	r3, #10
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2302      	movs	r3, #2
 80006ce:	2194      	movs	r1, #148	@ 0x94
 80006d0:	6878      	ldr	r0, [r7, #4]
 80006d2:	f003 ff3f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80006d6:	200a      	movs	r0, #10
 80006d8:	f000 fe68 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x1F;
 80006dc:	231f      	movs	r3, #31
 80006de:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x0F;
 80006e0:	230f      	movs	r3, #15
 80006e2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 80006e4:	f107 020c 	add.w	r2, r7, #12
 80006e8:	230a      	movs	r3, #10
 80006ea:	9300      	str	r3, [sp, #0]
 80006ec:	2302      	movs	r3, #2
 80006ee:	2194      	movs	r1, #148	@ 0x94
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f003 ff2f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 80006f6:	200a      	movs	r0, #10
 80006f8:	f000 fe58 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x02;
 80006fc:	2302      	movs	r3, #2
 80006fe:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0x9E;
 8000700:	239e      	movs	r3, #158	@ 0x9e
 8000702:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000704:	f107 020c 	add.w	r2, r7, #12
 8000708:	230a      	movs	r3, #10
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2302      	movs	r3, #2
 800070e:	2194      	movs	r1, #148	@ 0x94
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f003 ff1f 	bl	8004554 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000716:	200a      	movs	r0, #10
 8000718:	f000 fe48 	bl	80013ac <HAL_Delay>

	return 0;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40020c00 	.word	0x40020c00

0800072c <CS43L22_Beep>:

int CS43L22_Beep(I2C_HandleTypeDef *hi2c, int pitch, int dur) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af02      	add	r7, sp, #8
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	uint8_t TxBuffer[2];

	TxBuffer[0] = 0x1D;
 8000738:	231d      	movs	r3, #29
 800073a:	753b      	strb	r3, [r7, #20]
	TxBuffer[1] = 0x00;
 800073c:	2300      	movs	r3, #0
 800073e:	757b      	strb	r3, [r7, #21]

	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000740:	f107 0214 	add.w	r2, r7, #20
 8000744:	230a      	movs	r3, #10
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	2302      	movs	r3, #2
 800074a:	2194      	movs	r1, #148	@ 0x94
 800074c:	68f8      	ldr	r0, [r7, #12]
 800074e:	f003 ff01 	bl	8004554 <HAL_I2C_Master_Transmit>

	TxBuffer[0] = 0x1C;
 8000752:	231c      	movs	r3, #28
 8000754:	753b      	strb	r3, [r7, #20]

	TxBuffer[1] = (pitch << 4);
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	b2db      	uxtb	r3, r3
 800075a:	011b      	lsls	r3, r3, #4
 800075c:	b2db      	uxtb	r3, r3
 800075e:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 8000760:	f107 0214 	add.w	r2, r7, #20
 8000764:	230a      	movs	r3, #10
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	2302      	movs	r3, #2
 800076a:	2194      	movs	r1, #148	@ 0x94
 800076c:	68f8      	ldr	r0, [r7, #12]
 800076e:	f003 fef1 	bl	8004554 <HAL_I2C_Master_Transmit>

	TxBuffer[0] = 0x1E;
 8000772:	231e      	movs	r3, #30
 8000774:	753b      	strb	r3, [r7, #20]
	TxBuffer[1] = 0xC0;
 8000776:	23c0      	movs	r3, #192	@ 0xc0
 8000778:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 800077a:	f107 0214 	add.w	r2, r7, #20
 800077e:	230a      	movs	r3, #10
 8000780:	9300      	str	r3, [sp, #0]
 8000782:	2302      	movs	r3, #2
 8000784:	2194      	movs	r1, #148	@ 0x94
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f003 fee4 	bl	8004554 <HAL_I2C_Master_Transmit>

	HAL_Delay(dur);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4618      	mov	r0, r3
 8000790:	f000 fe0c 	bl	80013ac <HAL_Delay>

	TxBuffer[0] = 0x1E;
 8000794:	231e      	movs	r3, #30
 8000796:	753b      	strb	r3, [r7, #20]
	TxBuffer[1] = 0x00;
 8000798:	2300      	movs	r3, #0
 800079a:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(hi2c, CS43L22_ADDR, (uint8_t*) &TxBuffer, 2, I2C_TIMEOUT);
 800079c:	f107 0214 	add.w	r2, r7, #20
 80007a0:	230a      	movs	r3, #10
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	2302      	movs	r3, #2
 80007a6:	2194      	movs	r1, #148	@ 0x94
 80007a8:	68f8      	ldr	r0, [r7, #12]
 80007aa:	f003 fed3 	bl	8004554 <HAL_I2C_Master_Transmit>

	return 0;
 80007ae:	2300      	movs	r3, #0
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f000 fd83 	bl	80012c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f8b1 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c6:	f000 f9f5 	bl	8000bb4 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ca:	f000 f9d3 	bl	8000b74 <MX_DMA_Init>
  MX_I2C1_Init();
 80007ce:	f000 f915 	bl	80009fc <MX_I2C1_Init>
  MX_I2S3_Init();
 80007d2:	f000 f941 	bl	8000a58 <MX_I2S3_Init>
  MX_SPI1_Init();
 80007d6:	f000 f96d 	bl	8000ab4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80007da:	f009 fad9 	bl	8009d90 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 80007de:	f000 f99f 	bl	8000b20 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  CS43L22_Init(&hi2c1);
 80007e2:	484e      	ldr	r0, [pc, #312]	@ (800091c <main+0x164>)
 80007e4:	f7ff fe86 	bl	80004f4 <CS43L22_Init>
  HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t *) dataI2S, 100);
 80007e8:	2264      	movs	r2, #100	@ 0x64
 80007ea:	494d      	ldr	r1, [pc, #308]	@ (8000920 <main+0x168>)
 80007ec:	484d      	ldr	r0, [pc, #308]	@ (8000924 <main+0x16c>)
 80007ee:	f004 fb4b 	bl	8004e88 <HAL_I2S_Transmit_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80007f6:	f009 faf1 	bl	8009ddc <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    for (; i < 3; i++) {
 80007fa:	e089      	b.n	8000910 <main+0x158>
    	CS43L22_Beep(&hi2c1, C4, 100);
 80007fc:	2264      	movs	r2, #100	@ 0x64
 80007fe:	2100      	movs	r1, #0
 8000800:	4846      	ldr	r0, [pc, #280]	@ (800091c <main+0x164>)
 8000802:	f7ff ff93 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, F5, 100);
 8000806:	2264      	movs	r2, #100	@ 0x64
 8000808:	2104      	movs	r1, #4
 800080a:	4844      	ldr	r0, [pc, #272]	@ (800091c <main+0x164>)
 800080c:	f7ff ff8e 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, A5, 100);
 8000810:	2264      	movs	r2, #100	@ 0x64
 8000812:	2106      	movs	r1, #6
 8000814:	4841      	ldr	r0, [pc, #260]	@ (800091c <main+0x164>)
 8000816:	f7ff ff89 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, E6, 100);
 800081a:	2264      	movs	r2, #100	@ 0x64
 800081c:	210a      	movs	r1, #10
 800081e:	483f      	ldr	r0, [pc, #252]	@ (800091c <main+0x164>)
 8000820:	f7ff ff84 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, B5, 100);
 8000824:	2264      	movs	r2, #100	@ 0x64
 8000826:	2107      	movs	r1, #7
 8000828:	483c      	ldr	r0, [pc, #240]	@ (800091c <main+0x164>)
 800082a:	f7ff ff7f 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, C6, 100);
 800082e:	2264      	movs	r2, #100	@ 0x64
 8000830:	2108      	movs	r1, #8
 8000832:	483a      	ldr	r0, [pc, #232]	@ (800091c <main+0x164>)
 8000834:	f7ff ff7a 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, B6, 100);
 8000838:	2264      	movs	r2, #100	@ 0x64
 800083a:	210e      	movs	r1, #14
 800083c:	4837      	ldr	r0, [pc, #220]	@ (800091c <main+0x164>)
 800083e:	f7ff ff75 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, A6, 100);
 8000842:	2264      	movs	r2, #100	@ 0x64
 8000844:	210d      	movs	r1, #13
 8000846:	4835      	ldr	r0, [pc, #212]	@ (800091c <main+0x164>)
 8000848:	f7ff ff70 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, C5, 100);
 800084c:	2264      	movs	r2, #100	@ 0x64
 800084e:	2101      	movs	r1, #1
 8000850:	4832      	ldr	r0, [pc, #200]	@ (800091c <main+0x164>)
 8000852:	f7ff ff6b 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, D5, 100);
 8000856:	2264      	movs	r2, #100	@ 0x64
 8000858:	2102      	movs	r1, #2
 800085a:	4830      	ldr	r0, [pc, #192]	@ (800091c <main+0x164>)
 800085c:	f7ff ff66 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, E5, 100);
 8000860:	2264      	movs	r2, #100	@ 0x64
 8000862:	2103      	movs	r1, #3
 8000864:	482d      	ldr	r0, [pc, #180]	@ (800091c <main+0x164>)
 8000866:	f7ff ff61 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, D6, 100);
 800086a:	2264      	movs	r2, #100	@ 0x64
 800086c:	2109      	movs	r1, #9
 800086e:	482b      	ldr	r0, [pc, #172]	@ (800091c <main+0x164>)
 8000870:	f7ff ff5c 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, C7, 100);
 8000874:	2264      	movs	r2, #100	@ 0x64
 8000876:	210f      	movs	r1, #15
 8000878:	4828      	ldr	r0, [pc, #160]	@ (800091c <main+0x164>)
 800087a:	f7ff ff57 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, C7, 100);
 800087e:	2264      	movs	r2, #100	@ 0x64
 8000880:	210f      	movs	r1, #15
 8000882:	4826      	ldr	r0, [pc, #152]	@ (800091c <main+0x164>)
 8000884:	f7ff ff52 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, F6, 100);
 8000888:	2264      	movs	r2, #100	@ 0x64
 800088a:	210b      	movs	r1, #11
 800088c:	4823      	ldr	r0, [pc, #140]	@ (800091c <main+0x164>)
 800088e:	f7ff ff4d 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, G6, 100);
 8000892:	2264      	movs	r2, #100	@ 0x64
 8000894:	210c      	movs	r1, #12
 8000896:	4821      	ldr	r0, [pc, #132]	@ (800091c <main+0x164>)
 8000898:	f7ff ff48 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, A6, 100);
 800089c:	2264      	movs	r2, #100	@ 0x64
 800089e:	210d      	movs	r1, #13
 80008a0:	481e      	ldr	r0, [pc, #120]	@ (800091c <main+0x164>)
 80008a2:	f7ff ff43 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, A6, 100);
 80008a6:	2264      	movs	r2, #100	@ 0x64
 80008a8:	210d      	movs	r1, #13
 80008aa:	481c      	ldr	r0, [pc, #112]	@ (800091c <main+0x164>)
 80008ac:	f7ff ff3e 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, G5, 100);
 80008b0:	2264      	movs	r2, #100	@ 0x64
 80008b2:	2105      	movs	r1, #5
 80008b4:	4819      	ldr	r0, [pc, #100]	@ (800091c <main+0x164>)
 80008b6:	f7ff ff39 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, F6, 100);
 80008ba:	2264      	movs	r2, #100	@ 0x64
 80008bc:	210b      	movs	r1, #11
 80008be:	4817      	ldr	r0, [pc, #92]	@ (800091c <main+0x164>)
 80008c0:	f7ff ff34 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, B5, 100);
 80008c4:	2264      	movs	r2, #100	@ 0x64
 80008c6:	2107      	movs	r1, #7
 80008c8:	4814      	ldr	r0, [pc, #80]	@ (800091c <main+0x164>)
 80008ca:	f7ff ff2f 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, B6, 100);
 80008ce:	2264      	movs	r2, #100	@ 0x64
 80008d0:	210e      	movs	r1, #14
 80008d2:	4812      	ldr	r0, [pc, #72]	@ (800091c <main+0x164>)
 80008d4:	f7ff ff2a 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, E6, 100);
 80008d8:	2264      	movs	r2, #100	@ 0x64
 80008da:	210a      	movs	r1, #10
 80008dc:	480f      	ldr	r0, [pc, #60]	@ (800091c <main+0x164>)
 80008de:	f7ff ff25 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, D6, 100);
 80008e2:	2264      	movs	r2, #100	@ 0x64
 80008e4:	2109      	movs	r1, #9
 80008e6:	480d      	ldr	r0, [pc, #52]	@ (800091c <main+0x164>)
 80008e8:	f7ff ff20 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, G6, 100);
 80008ec:	2264      	movs	r2, #100	@ 0x64
 80008ee:	210c      	movs	r1, #12
 80008f0:	480a      	ldr	r0, [pc, #40]	@ (800091c <main+0x164>)
 80008f2:	f7ff ff1b 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, F6, 100);
 80008f6:	2264      	movs	r2, #100	@ 0x64
 80008f8:	210b      	movs	r1, #11
 80008fa:	4808      	ldr	r0, [pc, #32]	@ (800091c <main+0x164>)
 80008fc:	f7ff ff16 	bl	800072c <CS43L22_Beep>
    	CS43L22_Beep(&hi2c1, G6, 100);
 8000900:	2264      	movs	r2, #100	@ 0x64
 8000902:	210c      	movs	r1, #12
 8000904:	4805      	ldr	r0, [pc, #20]	@ (800091c <main+0x164>)
 8000906:	f7ff ff11 	bl	800072c <CS43L22_Beep>
    for (; i < 3; i++) {
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	3301      	adds	r3, #1
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b02      	cmp	r3, #2
 8000914:	f77f af72 	ble.w	80007fc <main+0x44>
    MX_USB_HOST_Process();
 8000918:	e76d      	b.n	80007f6 <main+0x3e>
 800091a:	bf00      	nop
 800091c:	20000098 	.word	0x20000098
 8000920:	20000234 	.word	0x20000234
 8000924:	200000ec 	.word	0x200000ec

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b094      	sub	sp, #80	@ 0x50
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	f107 0320 	add.w	r3, r7, #32
 8000932:	2230      	movs	r2, #48	@ 0x30
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f009 fdf2 	bl	800a520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093c:	f107 030c 	add.w	r3, r7, #12
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	4b28      	ldr	r3, [pc, #160]	@ (80009f4 <SystemClock_Config+0xcc>)
 8000952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000954:	4a27      	ldr	r2, [pc, #156]	@ (80009f4 <SystemClock_Config+0xcc>)
 8000956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095a:	6413      	str	r3, [r2, #64]	@ 0x40
 800095c:	4b25      	ldr	r3, [pc, #148]	@ (80009f4 <SystemClock_Config+0xcc>)
 800095e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000968:	2300      	movs	r3, #0
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	4b22      	ldr	r3, [pc, #136]	@ (80009f8 <SystemClock_Config+0xd0>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a21      	ldr	r2, [pc, #132]	@ (80009f8 <SystemClock_Config+0xd0>)
 8000972:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000976:	6013      	str	r3, [r2, #0]
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <SystemClock_Config+0xd0>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000980:	607b      	str	r3, [r7, #4]
 8000982:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000984:	2301      	movs	r3, #1
 8000986:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000988:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800098c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800098e:	2302      	movs	r3, #2
 8000990:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000992:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000996:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000998:	2304      	movs	r3, #4
 800099a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800099c:	23a8      	movs	r3, #168	@ 0xa8
 800099e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a0:	2302      	movs	r3, #2
 80009a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80009a4:	2307      	movs	r3, #7
 80009a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a8:	f107 0320 	add.w	r3, r7, #32
 80009ac:	4618      	mov	r0, r3
 80009ae:	f004 fecd 	bl	800574c <HAL_RCC_OscConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009b8:	f000 fa0c 	bl	8000dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009bc:	230f      	movs	r3, #15
 80009be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c0:	2302      	movs	r3, #2
 80009c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009d4:	f107 030c 	add.w	r3, r7, #12
 80009d8:	2105      	movs	r1, #5
 80009da:	4618      	mov	r0, r3
 80009dc:	f005 f92e 	bl	8005c3c <HAL_RCC_ClockConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009e6:	f000 f9f5 	bl	8000dd4 <Error_Handler>
  }
}
 80009ea:	bf00      	nop
 80009ec:	3750      	adds	r7, #80	@ 0x50
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40007000 	.word	0x40007000

080009fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a00:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a02:	4a13      	ldr	r2, [pc, #76]	@ (8000a50 <MX_I2C1_Init+0x54>)
 8000a04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a06:	4b11      	ldr	r3, [pc, #68]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a08:	4a12      	ldr	r2, [pc, #72]	@ (8000a54 <MX_I2C1_Init+0x58>)
 8000a0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a12:	4b0e      	ldr	r3, [pc, #56]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a18:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a1a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a1e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a20:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a2c:	4b07      	ldr	r3, [pc, #28]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a38:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <MX_I2C1_Init+0x50>)
 8000a3a:	f003 fc47 	bl	80042cc <HAL_I2C_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a44:	f000 f9c6 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000098 	.word	0x20000098
 8000a50:	40005400 	.word	0x40005400
 8000a54:	000186a0 	.word	0x000186a0

08000a58 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000a5c:	4b13      	ldr	r3, [pc, #76]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a5e:	4a14      	ldr	r2, [pc, #80]	@ (8000ab0 <MX_I2S3_Init+0x58>)
 8000a60:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000a62:	4b12      	ldr	r3, [pc, #72]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a68:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000a6a:	4b10      	ldr	r3, [pc, #64]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000a70:	4b0e      	ldr	r3, [pc, #56]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000a76:	4b0d      	ldr	r3, [pc, #52]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a7c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a80:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000a84:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000a86:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000a8c:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000a92:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000a98:	4804      	ldr	r0, [pc, #16]	@ (8000aac <MX_I2S3_Init+0x54>)
 8000a9a:	f004 f8b5 	bl	8004c08 <HAL_I2S_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000aa4:	f000 f996 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	200000ec 	.word	0x200000ec
 8000ab0:	40003c00 	.word	0x40003c00

08000ab4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ab8:	4b17      	ldr	r3, [pc, #92]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000aba:	4a18      	ldr	r2, [pc, #96]	@ (8000b1c <MX_SPI1_Init+0x68>)
 8000abc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000abe:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ac0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ac4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ac6:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000acc:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ad2:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ae4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aec:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000af8:	4b07      	ldr	r3, [pc, #28]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000afe:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000b00:	220a      	movs	r2, #10
 8000b02:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b04:	4804      	ldr	r0, [pc, #16]	@ (8000b18 <MX_SPI1_Init+0x64>)
 8000b06:	f005 fbfb 	bl	8006300 <HAL_SPI_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b10:	f000 f960 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000194 	.word	0x20000194
 8000b1c:	40013000 	.word	0x40013000

08000b20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b24:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b26:	4a12      	ldr	r2, [pc, #72]	@ (8000b70 <MX_USART2_UART_Init+0x50>)
 8000b28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b2a:	4b10      	ldr	r3, [pc, #64]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b38:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b44:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b46:	220c      	movs	r2, #12
 8000b48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4a:	4b08      	ldr	r3, [pc, #32]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b56:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b58:	f005 fc5b 	bl	8006412 <HAL_UART_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b62:	f000 f937 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200001ec 	.word	0x200001ec
 8000b70:	40004400 	.word	0x40004400

08000b74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <MX_DMA_Init+0x3c>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb0 <MX_DMA_Init+0x3c>)
 8000b84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <MX_DMA_Init+0x3c>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2010      	movs	r0, #16
 8000b9c:	f000 fd05 	bl	80015aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ba0:	2010      	movs	r0, #16
 8000ba2:	f000 fd1e 	bl	80015e2 <HAL_NVIC_EnableIRQ>

}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08c      	sub	sp, #48	@ 0x30
 8000bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
 8000bc8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61bb      	str	r3, [r7, #24]
 8000bce:	4b7b      	ldr	r3, [pc, #492]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	4a7a      	ldr	r2, [pc, #488]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bda:	4b78      	ldr	r3, [pc, #480]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	f003 0310 	and.w	r3, r3, #16
 8000be2:	61bb      	str	r3, [r7, #24]
 8000be4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	4b74      	ldr	r3, [pc, #464]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a73      	ldr	r2, [pc, #460]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b71      	ldr	r3, [pc, #452]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	4b6d      	ldr	r3, [pc, #436]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a6c      	ldr	r2, [pc, #432]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b6a      	ldr	r3, [pc, #424]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	4b66      	ldr	r3, [pc, #408]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a65      	ldr	r2, [pc, #404]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b63      	ldr	r3, [pc, #396]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	4b5f      	ldr	r3, [pc, #380]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a5e      	ldr	r2, [pc, #376]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b5c      	ldr	r3, [pc, #368]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b58      	ldr	r3, [pc, #352]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a57      	ldr	r2, [pc, #348]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c60:	f043 0308 	orr.w	r3, r3, #8
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b55      	ldr	r3, [pc, #340]	@ (8000dbc <MX_GPIO_Init+0x208>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0308 	and.w	r3, r3, #8
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2108      	movs	r1, #8
 8000c76:	4852      	ldr	r0, [pc, #328]	@ (8000dc0 <MX_GPIO_Init+0x20c>)
 8000c78:	f001 f9da 	bl	8002030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2101      	movs	r1, #1
 8000c80:	4850      	ldr	r0, [pc, #320]	@ (8000dc4 <MX_GPIO_Init+0x210>)
 8000c82:	f001 f9d5 	bl	8002030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c86:	2200      	movs	r2, #0
 8000c88:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000c8c:	484e      	ldr	r0, [pc, #312]	@ (8000dc8 <MX_GPIO_Init+0x214>)
 8000c8e:	f001 f9cf 	bl	8002030 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2110      	movs	r1, #16
 8000c96:	484d      	ldr	r0, [pc, #308]	@ (8000dcc <MX_GPIO_Init+0x218>)
 8000c98:	f001 f9ca 	bl	8002030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000c9c:	2308      	movs	r3, #8
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000cac:	f107 031c 	add.w	r3, r7, #28
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4843      	ldr	r0, [pc, #268]	@ (8000dc0 <MX_GPIO_Init+0x20c>)
 8000cb4:	f001 f820 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cc8:	f107 031c 	add.w	r3, r7, #28
 8000ccc:	4619      	mov	r1, r3
 8000cce:	483d      	ldr	r0, [pc, #244]	@ (8000dc4 <MX_GPIO_Init+0x210>)
 8000cd0:	f001 f812 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000cd4:	2308      	movs	r3, #8
 8000cd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ce4:	2305      	movs	r3, #5
 8000ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	4619      	mov	r1, r3
 8000cee:	4835      	ldr	r0, [pc, #212]	@ (8000dc4 <MX_GPIO_Init+0x210>)
 8000cf0:	f001 f802 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cf8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000cfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 031c 	add.w	r3, r7, #28
 8000d06:	4619      	mov	r1, r3
 8000d08:	4831      	ldr	r0, [pc, #196]	@ (8000dd0 <MX_GPIO_Init+0x21c>)
 8000d0a:	f000 fff5 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d0e:	2304      	movs	r3, #4
 8000d10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d12:	2300      	movs	r3, #0
 8000d14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 031c 	add.w	r3, r7, #28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	482a      	ldr	r0, [pc, #168]	@ (8000dcc <MX_GPIO_Init+0x218>)
 8000d22:	f000 ffe9 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000d26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d38:	2305      	movs	r3, #5
 8000d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	4619      	mov	r1, r3
 8000d42:	4822      	ldr	r0, [pc, #136]	@ (8000dcc <MX_GPIO_Init+0x218>)
 8000d44:	f000 ffd8 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000d48:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000d4c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d5a:	f107 031c 	add.w	r3, r7, #28
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4819      	ldr	r0, [pc, #100]	@ (8000dc8 <MX_GPIO_Init+0x214>)
 8000d62:	f000 ffc9 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000d66:	2320      	movs	r3, #32
 8000d68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d72:	f107 031c 	add.w	r3, r7, #28
 8000d76:	4619      	mov	r1, r3
 8000d78:	4813      	ldr	r0, [pc, #76]	@ (8000dc8 <MX_GPIO_Init+0x214>)
 8000d7a:	f000 ffbd 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d7e:	2310      	movs	r3, #16
 8000d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8e:	f107 031c 	add.w	r3, r7, #28
 8000d92:	4619      	mov	r1, r3
 8000d94:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <MX_GPIO_Init+0x218>)
 8000d96:	f000 ffaf 	bl	8001cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d9e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000da2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	4619      	mov	r1, r3
 8000dae:	4804      	ldr	r0, [pc, #16]	@ (8000dc0 <MX_GPIO_Init+0x20c>)
 8000db0:	f000 ffa2 	bl	8001cf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000db4:	bf00      	nop
 8000db6:	3730      	adds	r7, #48	@ 0x30
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	40020c00 	.word	0x40020c00
 8000dcc:	40020400 	.word	0x40020400
 8000dd0:	40020000 	.word	0x40020000

08000dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd8:	b672      	cpsid	i
}
 8000dda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <Error_Handler+0x8>

08000de0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <HAL_MspInit+0x4c>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dee:	4a0f      	ldr	r2, [pc, #60]	@ (8000e2c <HAL_MspInit+0x4c>)
 8000df0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df6:	4b0d      	ldr	r3, [pc, #52]	@ (8000e2c <HAL_MspInit+0x4c>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	603b      	str	r3, [r7, #0]
 8000e06:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <HAL_MspInit+0x4c>)
 8000e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0a:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_MspInit+0x4c>)
 8000e0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e12:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <HAL_MspInit+0x4c>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e1a:	603b      	str	r3, [r7, #0]
 8000e1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e1e:	2007      	movs	r0, #7
 8000e20:	f000 fbb8 	bl	8001594 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40023800 	.word	0x40023800

08000e30 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08a      	sub	sp, #40	@ 0x28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a19      	ldr	r2, [pc, #100]	@ (8000eb4 <HAL_I2C_MspInit+0x84>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d12c      	bne.n	8000eac <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
 8000e56:	4b18      	ldr	r3, [pc, #96]	@ (8000eb8 <HAL_I2C_MspInit+0x88>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a17      	ldr	r2, [pc, #92]	@ (8000eb8 <HAL_I2C_MspInit+0x88>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <HAL_I2C_MspInit+0x88>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	613b      	str	r3, [r7, #16]
 8000e6c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000e6e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e74:	2312      	movs	r3, #18
 8000e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e80:	2304      	movs	r3, #4
 8000e82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	4619      	mov	r1, r3
 8000e8a:	480c      	ldr	r0, [pc, #48]	@ (8000ebc <HAL_I2C_MspInit+0x8c>)
 8000e8c:	f000 ff34 	bl	8001cf8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e90:	2300      	movs	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <HAL_I2C_MspInit+0x88>)
 8000e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e98:	4a07      	ldr	r2, [pc, #28]	@ (8000eb8 <HAL_I2C_MspInit+0x88>)
 8000e9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ea0:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <HAL_I2C_MspInit+0x88>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000eac:	bf00      	nop
 8000eae:	3728      	adds	r7, #40	@ 0x28
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40005400 	.word	0x40005400
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	40020400 	.word	0x40020400

08000ec0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08e      	sub	sp, #56	@ 0x38
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a4e      	ldr	r2, [pc, #312]	@ (8001024 <HAL_I2S_MspInit+0x164>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	f040 8094 	bne.w	800101a <HAL_I2S_MspInit+0x15a>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8000ef6:	2332      	movs	r3, #50	@ 0x32
 8000ef8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000efa:	2302      	movs	r3, #2
 8000efc:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4618      	mov	r0, r3
 8000f04:	f005 f8ba 	bl	800607c <HAL_RCCEx_PeriphCLKConfig>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000f0e:	f7ff ff61 	bl	8000dd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b44      	ldr	r3, [pc, #272]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	4a43      	ldr	r2, [pc, #268]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f22:	4b41      	ldr	r3, [pc, #260]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b3d      	ldr	r3, [pc, #244]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a3c      	ldr	r2, [pc, #240]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	4b36      	ldr	r3, [pc, #216]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	4a35      	ldr	r2, [pc, #212]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f54:	f043 0304 	orr.w	r3, r3, #4
 8000f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5a:	4b33      	ldr	r3, [pc, #204]	@ (8001028 <HAL_I2S_MspInit+0x168>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	f003 0304 	and.w	r3, r3, #4
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000f66:	2310      	movs	r3, #16
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f72:	2300      	movs	r3, #0
 8000f74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f76:	2306      	movs	r3, #6
 8000f78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f7e:	4619      	mov	r1, r3
 8000f80:	482a      	ldr	r0, [pc, #168]	@ (800102c <HAL_I2S_MspInit+0x16c>)
 8000f82:	f000 feb9 	bl	8001cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000f86:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2300      	movs	r3, #0
 8000f96:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f98:	2306      	movs	r3, #6
 8000f9a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4823      	ldr	r0, [pc, #140]	@ (8001030 <HAL_I2S_MspInit+0x170>)
 8000fa4:	f000 fea8 	bl	8001cf8 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000fa8:	4b22      	ldr	r3, [pc, #136]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000faa:	4a23      	ldr	r2, [pc, #140]	@ (8001038 <HAL_I2S_MspInit+0x178>)
 8000fac:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000fae:	4b21      	ldr	r3, [pc, #132]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fb6:	2240      	movs	r2, #64	@ 0x40
 8000fb8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fba:	4b1e      	ldr	r3, [pc, #120]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fc2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fc6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fce:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fd0:	4b18      	ldr	r3, [pc, #96]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fd2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fd6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000fd8:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fde:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fe8:	2204      	movs	r2, #4
 8000fea:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000fec:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000fee:	2203      	movs	r2, #3
 8000ff0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000ffe:	480d      	ldr	r0, [pc, #52]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8001000:	f000 fb0a 	bl	8001618 <HAL_DMA_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 800100a:	f7ff fee3 	bl	8000dd4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a08      	ldr	r2, [pc, #32]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8001012:	639a      	str	r2, [r3, #56]	@ 0x38
 8001014:	4a07      	ldr	r2, [pc, #28]	@ (8001034 <HAL_I2S_MspInit+0x174>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800101a:	bf00      	nop
 800101c:	3738      	adds	r7, #56	@ 0x38
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40003c00 	.word	0x40003c00
 8001028:	40023800 	.word	0x40023800
 800102c:	40020000 	.word	0x40020000
 8001030:	40020800 	.word	0x40020800
 8001034:	20000134 	.word	0x20000134
 8001038:	40026088 	.word	0x40026088

0800103c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	@ 0x28
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a19      	ldr	r2, [pc, #100]	@ (80010c0 <HAL_SPI_MspInit+0x84>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d12b      	bne.n	80010b6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001066:	4a17      	ldr	r2, [pc, #92]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 8001068:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800106c:	6453      	str	r3, [r2, #68]	@ 0x44
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 8001070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001072:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a10      	ldr	r2, [pc, #64]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001096:	23e0      	movs	r3, #224	@ 0xe0
 8001098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010a6:	2305      	movs	r3, #5
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 80010b2:	f000 fe21 	bl	8001cf8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	@ 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40013000 	.word	0x40013000
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020000 	.word	0x40020000

080010cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a19      	ldr	r2, [pc, #100]	@ (8001150 <HAL_UART_MspInit+0x84>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d12b      	bne.n	8001146 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <HAL_UART_MspInit+0x88>)
 80010f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f6:	4a17      	ldr	r2, [pc, #92]	@ (8001154 <HAL_UART_MspInit+0x88>)
 80010f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <HAL_UART_MspInit+0x88>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <HAL_UART_MspInit+0x88>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a10      	ldr	r2, [pc, #64]	@ (8001154 <HAL_UART_MspInit+0x88>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <HAL_UART_MspInit+0x88>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001126:	230c      	movs	r3, #12
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001136:	2307      	movs	r3, #7
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 8001142:	f000 fdd9 	bl	8001cf8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001146:	bf00      	nop
 8001148:	3728      	adds	r7, #40	@ 0x28
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40004400 	.word	0x40004400
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <NMI_Handler+0x4>

08001164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <HardFault_Handler+0x4>

0800116c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <MemManage_Handler+0x4>

08001174 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <UsageFault_Handler+0x4>

08001184 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b2:	f000 f8db 	bl	800136c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <DMA1_Stream5_IRQHandler+0x10>)
 80011c2:	f000 fb2f 	bl	8001824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000134 	.word	0x20000134

080011d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <OTG_FS_IRQHandler+0x10>)
 80011d6:	f001 fa25 	bl	8002624 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200006e0 	.word	0x200006e0

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f009 f99c 	bl	800a550 <__errno>
 8001218:	4603      	mov	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <_sbrk+0x64>)
 8001234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20020000 	.word	0x20020000
 8001244:	00000400 	.word	0x00000400
 8001248:	200002fc 	.word	0x200002fc
 800124c:	20000c08 	.word	0x20000c08

08001250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <SystemInit+0x20>)
 8001256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125a:	4a05      	ldr	r2, [pc, #20]	@ (8001270 <SystemInit+0x20>)
 800125c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001274:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001278:	f7ff ffea 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	@ (80012b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	@ (80012c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012a2:	f009 f95b 	bl	800a55c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012a6:	f7ff fa87 	bl	80007b8 <main>
  bx  lr    
 80012aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80012b8:	0800a688 	.word	0x0800a688
  ldr r2, =_sbss
 80012bc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80012c0:	20000c08 	.word	0x20000c08

080012c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC_IRQHandler>
	...

080012c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001308 <HAL_Init+0x40>)
 80012d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <HAL_Init+0x40>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <HAL_Init+0x40>)
 80012de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e4:	4b08      	ldr	r3, [pc, #32]	@ (8001308 <HAL_Init+0x40>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a07      	ldr	r2, [pc, #28]	@ (8001308 <HAL_Init+0x40>)
 80012ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f0:	2003      	movs	r0, #3
 80012f2:	f000 f94f 	bl	8001594 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f000 f808 	bl	800130c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012fc:	f7ff fd70 	bl	8000de0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40023c00 	.word	0x40023c00

0800130c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001314:	4b12      	ldr	r3, [pc, #72]	@ (8001360 <HAL_InitTick+0x54>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <HAL_InitTick+0x58>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	4619      	mov	r1, r3
 800131e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001322:	fbb3 f3f1 	udiv	r3, r3, r1
 8001326:	fbb2 f3f3 	udiv	r3, r2, r3
 800132a:	4618      	mov	r0, r3
 800132c:	f000 f967 	bl	80015fe <HAL_SYSTICK_Config>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e00e      	b.n	8001358 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b0f      	cmp	r3, #15
 800133e:	d80a      	bhi.n	8001356 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001340:	2200      	movs	r2, #0
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	f04f 30ff 	mov.w	r0, #4294967295
 8001348:	f000 f92f 	bl	80015aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800134c:	4a06      	ldr	r2, [pc, #24]	@ (8001368 <HAL_InitTick+0x5c>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001352:	2300      	movs	r3, #0
 8001354:	e000      	b.n	8001358 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000000 	.word	0x20000000
 8001364:	20000008 	.word	0x20000008
 8001368:	20000004 	.word	0x20000004

0800136c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_IncTick+0x20>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	461a      	mov	r2, r3
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_IncTick+0x24>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4413      	add	r3, r2
 800137c:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <HAL_IncTick+0x24>)
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	20000008 	.word	0x20000008
 8001390:	20000300 	.word	0x20000300

08001394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return uwTick;
 8001398:	4b03      	ldr	r3, [pc, #12]	@ (80013a8 <HAL_GetTick+0x14>)
 800139a:	681b      	ldr	r3, [r3, #0]
}
 800139c:	4618      	mov	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	20000300 	.word	0x20000300

080013ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b4:	f7ff ffee 	bl	8001394 <HAL_GetTick>
 80013b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c4:	d005      	beq.n	80013d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013c6:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <HAL_Delay+0x44>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4413      	add	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013d2:	bf00      	nop
 80013d4:	f7ff ffde 	bl	8001394 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d8f7      	bhi.n	80013d4 <HAL_Delay+0x28>
  {
  }
}
 80013e4:	bf00      	nop
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000008 	.word	0x20000008

080013f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001410:	4013      	ands	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800141c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001426:	4a04      	ldr	r2, [pc, #16]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	60d3      	str	r3, [r2, #12]
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001440:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <__NVIC_GetPriorityGrouping+0x18>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	f003 0307 	and.w	r3, r3, #7
}
 800144a:	4618      	mov	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	2b00      	cmp	r3, #0
 8001468:	db0b      	blt.n	8001482 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	f003 021f 	and.w	r2, r3, #31
 8001470:	4907      	ldr	r1, [pc, #28]	@ (8001490 <__NVIC_EnableIRQ+0x38>)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	095b      	lsrs	r3, r3, #5
 8001478:	2001      	movs	r0, #1
 800147a:	fa00 f202 	lsl.w	r2, r0, r2
 800147e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000e100 	.word	0xe000e100

08001494 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	6039      	str	r1, [r7, #0]
 800149e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	db0a      	blt.n	80014be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	490c      	ldr	r1, [pc, #48]	@ (80014e0 <__NVIC_SetPriority+0x4c>)
 80014ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b2:	0112      	lsls	r2, r2, #4
 80014b4:	b2d2      	uxtb	r2, r2
 80014b6:	440b      	add	r3, r1
 80014b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014bc:	e00a      	b.n	80014d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4908      	ldr	r1, [pc, #32]	@ (80014e4 <__NVIC_SetPriority+0x50>)
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	f003 030f 	and.w	r3, r3, #15
 80014ca:	3b04      	subs	r3, #4
 80014cc:	0112      	lsls	r2, r2, #4
 80014ce:	b2d2      	uxtb	r2, r2
 80014d0:	440b      	add	r3, r1
 80014d2:	761a      	strb	r2, [r3, #24]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	e000e100 	.word	0xe000e100
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b089      	sub	sp, #36	@ 0x24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f1c3 0307 	rsb	r3, r3, #7
 8001502:	2b04      	cmp	r3, #4
 8001504:	bf28      	it	cs
 8001506:	2304      	movcs	r3, #4
 8001508:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3304      	adds	r3, #4
 800150e:	2b06      	cmp	r3, #6
 8001510:	d902      	bls.n	8001518 <NVIC_EncodePriority+0x30>
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3b03      	subs	r3, #3
 8001516:	e000      	b.n	800151a <NVIC_EncodePriority+0x32>
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800151c:	f04f 32ff 	mov.w	r2, #4294967295
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43da      	mvns	r2, r3
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	401a      	ands	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001530:	f04f 31ff 	mov.w	r1, #4294967295
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	fa01 f303 	lsl.w	r3, r1, r3
 800153a:	43d9      	mvns	r1, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001540:	4313      	orrs	r3, r2
         );
}
 8001542:	4618      	mov	r0, r3
 8001544:	3724      	adds	r7, #36	@ 0x24
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
	...

08001550 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001560:	d301      	bcc.n	8001566 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001562:	2301      	movs	r3, #1
 8001564:	e00f      	b.n	8001586 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <SysTick_Config+0x40>)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3b01      	subs	r3, #1
 800156c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156e:	210f      	movs	r1, #15
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f7ff ff8e 	bl	8001494 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001578:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <SysTick_Config+0x40>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157e:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <SysTick_Config+0x40>)
 8001580:	2207      	movs	r2, #7
 8001582:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	e000e010 	.word	0xe000e010

08001594 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ff29 	bl	80013f4 <__NVIC_SetPriorityGrouping>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b086      	sub	sp, #24
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	60b9      	str	r1, [r7, #8]
 80015b4:	607a      	str	r2, [r7, #4]
 80015b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015bc:	f7ff ff3e 	bl	800143c <__NVIC_GetPriorityGrouping>
 80015c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	68b9      	ldr	r1, [r7, #8]
 80015c6:	6978      	ldr	r0, [r7, #20]
 80015c8:	f7ff ff8e 	bl	80014e8 <NVIC_EncodePriority>
 80015cc:	4602      	mov	r2, r0
 80015ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff5d 	bl	8001494 <__NVIC_SetPriority>
}
 80015da:	bf00      	nop
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff ff31 	bl	8001458 <__NVIC_EnableIRQ>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff ffa2 	bl	8001550 <SysTick_Config>
 800160c:	4603      	mov	r3, r0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001624:	f7ff feb6 	bl	8001394 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d101      	bne.n	8001634 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e099      	b.n	8001768 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2202      	movs	r2, #2
 8001638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 0201 	bic.w	r2, r2, #1
 8001652:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001654:	e00f      	b.n	8001676 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001656:	f7ff fe9d 	bl	8001394 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b05      	cmp	r3, #5
 8001662:	d908      	bls.n	8001676 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2220      	movs	r2, #32
 8001668:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2203      	movs	r2, #3
 800166e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e078      	b.n	8001768 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0301 	and.w	r3, r3, #1
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1e8      	bne.n	8001656 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800168c:	697a      	ldr	r2, [r7, #20]
 800168e:	4b38      	ldr	r3, [pc, #224]	@ (8001770 <HAL_DMA_Init+0x158>)
 8001690:	4013      	ands	r3, r2
 8001692:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a1b      	ldr	r3, [r3, #32]
 80016c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016cc:	2b04      	cmp	r3, #4
 80016ce:	d107      	bne.n	80016e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d8:	4313      	orrs	r3, r2
 80016da:	697a      	ldr	r2, [r7, #20]
 80016dc:	4313      	orrs	r3, r2
 80016de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	697a      	ldr	r2, [r7, #20]
 80016e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	f023 0307 	bic.w	r3, r3, #7
 80016f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	4313      	orrs	r3, r2
 8001700:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001706:	2b04      	cmp	r3, #4
 8001708:	d117      	bne.n	800173a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170e:	697a      	ldr	r2, [r7, #20]
 8001710:	4313      	orrs	r3, r2
 8001712:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00e      	beq.n	800173a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f000 fa6f 	bl	8001c00 <DMA_CheckFifoParam>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d008      	beq.n	800173a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2240      	movs	r2, #64	@ 0x40
 800172c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001736:	2301      	movs	r3, #1
 8001738:	e016      	b.n	8001768 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 fa26 	bl	8001b94 <DMA_CalcBaseAndBitshift>
 8001748:	4603      	mov	r3, r0
 800174a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001750:	223f      	movs	r2, #63	@ 0x3f
 8001752:	409a      	lsls	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	f010803f 	.word	0xf010803f

08001774 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001792:	2b01      	cmp	r3, #1
 8001794:	d101      	bne.n	800179a <HAL_DMA_Start_IT+0x26>
 8001796:	2302      	movs	r3, #2
 8001798:	e040      	b.n	800181c <HAL_DMA_Start_IT+0xa8>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2201      	movs	r2, #1
 800179e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d12f      	bne.n	800180e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2202      	movs	r2, #2
 80017b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	68f8      	ldr	r0, [r7, #12]
 80017c4:	f000 f9b8 	bl	8001b38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017cc:	223f      	movs	r2, #63	@ 0x3f
 80017ce:	409a      	lsls	r2, r3
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0216 	orr.w	r2, r2, #22
 80017e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d007      	beq.n	80017fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0208 	orr.w	r2, r2, #8
 80017fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 0201 	orr.w	r2, r2, #1
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	e005      	b.n	800181a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001816:	2302      	movs	r3, #2
 8001818:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800181a:	7dfb      	ldrb	r3, [r7, #23]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001830:	4b8e      	ldr	r3, [pc, #568]	@ (8001a6c <HAL_DMA_IRQHandler+0x248>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a8e      	ldr	r2, [pc, #568]	@ (8001a70 <HAL_DMA_IRQHandler+0x24c>)
 8001836:	fba2 2303 	umull	r2, r3, r2, r3
 800183a:	0a9b      	lsrs	r3, r3, #10
 800183c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001842:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184e:	2208      	movs	r2, #8
 8001850:	409a      	lsls	r2, r3
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4013      	ands	r3, r2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d01a      	beq.n	8001890 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d013      	beq.n	8001890 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f022 0204 	bic.w	r2, r2, #4
 8001876:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800187c:	2208      	movs	r2, #8
 800187e:	409a      	lsls	r2, r3
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001888:	f043 0201 	orr.w	r2, r3, #1
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001894:	2201      	movs	r2, #1
 8001896:	409a      	lsls	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4013      	ands	r3, r2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d012      	beq.n	80018c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d00b      	beq.n	80018c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b2:	2201      	movs	r2, #1
 80018b4:	409a      	lsls	r2, r3
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018be:	f043 0202 	orr.w	r2, r3, #2
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ca:	2204      	movs	r2, #4
 80018cc:	409a      	lsls	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4013      	ands	r3, r2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d012      	beq.n	80018fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d00b      	beq.n	80018fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e8:	2204      	movs	r2, #4
 80018ea:	409a      	lsls	r2, r3
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f4:	f043 0204 	orr.w	r2, r3, #4
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001900:	2210      	movs	r2, #16
 8001902:	409a      	lsls	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4013      	ands	r3, r2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d043      	beq.n	8001994 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	2b00      	cmp	r3, #0
 8001918:	d03c      	beq.n	8001994 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800191e:	2210      	movs	r2, #16
 8001920:	409a      	lsls	r2, r3
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d018      	beq.n	8001966 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d108      	bne.n	8001954 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001946:	2b00      	cmp	r3, #0
 8001948:	d024      	beq.n	8001994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	4798      	blx	r3
 8001952:	e01f      	b.n	8001994 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001958:	2b00      	cmp	r3, #0
 800195a:	d01b      	beq.n	8001994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	4798      	blx	r3
 8001964:	e016      	b.n	8001994 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001970:	2b00      	cmp	r3, #0
 8001972:	d107      	bne.n	8001984 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f022 0208 	bic.w	r2, r2, #8
 8001982:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001988:	2b00      	cmp	r3, #0
 800198a:	d003      	beq.n	8001994 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001998:	2220      	movs	r2, #32
 800199a:	409a      	lsls	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4013      	ands	r3, r2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 808f 	beq.w	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0310 	and.w	r3, r3, #16
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 8087 	beq.w	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ba:	2220      	movs	r2, #32
 80019bc:	409a      	lsls	r2, r3
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b05      	cmp	r3, #5
 80019cc:	d136      	bne.n	8001a3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 0216 	bic.w	r2, r2, #22
 80019dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	695a      	ldr	r2, [r3, #20]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d103      	bne.n	80019fe <HAL_DMA_IRQHandler+0x1da>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d007      	beq.n	8001a0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 0208 	bic.w	r2, r2, #8
 8001a0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a12:	223f      	movs	r2, #63	@ 0x3f
 8001a14:	409a      	lsls	r2, r3
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d07e      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	4798      	blx	r3
        }
        return;
 8001a3a:	e079      	b.n	8001b30 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d01d      	beq.n	8001a86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10d      	bne.n	8001a74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d031      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	4798      	blx	r3
 8001a68:	e02c      	b.n	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
 8001a6a:	bf00      	nop
 8001a6c:	20000000 	.word	0x20000000
 8001a70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d023      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	4798      	blx	r3
 8001a84:	e01e      	b.n	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10f      	bne.n	8001ab4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 0210 	bic.w	r2, r2, #16
 8001aa2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d003      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d032      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d022      	beq.n	8001b1e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2205      	movs	r2, #5
 8001adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 0201 	bic.w	r2, r2, #1
 8001aee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	3301      	adds	r3, #1
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d307      	bcc.n	8001b0c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f2      	bne.n	8001af0 <HAL_DMA_IRQHandler+0x2cc>
 8001b0a:	e000      	b.n	8001b0e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001b0c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d005      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	4798      	blx	r3
 8001b2e:	e000      	b.n	8001b32 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001b30:	bf00      	nop
    }
  }
}
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	683a      	ldr	r2, [r7, #0]
 8001b5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b40      	cmp	r3, #64	@ 0x40
 8001b64:	d108      	bne.n	8001b78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b76:	e007      	b.n	8001b88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	68ba      	ldr	r2, [r7, #8]
 8001b7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	60da      	str	r2, [r3, #12]
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	3b10      	subs	r3, #16
 8001ba4:	4a14      	ldr	r2, [pc, #80]	@ (8001bf8 <DMA_CalcBaseAndBitshift+0x64>)
 8001ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8001baa:	091b      	lsrs	r3, r3, #4
 8001bac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001bae:	4a13      	ldr	r2, [pc, #76]	@ (8001bfc <DMA_CalcBaseAndBitshift+0x68>)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d909      	bls.n	8001bd6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bca:	f023 0303 	bic.w	r3, r3, #3
 8001bce:	1d1a      	adds	r2, r3, #4
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001bd4:	e007      	b.n	8001be6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bde:	f023 0303 	bic.w	r3, r3, #3
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	aaaaaaab 	.word	0xaaaaaaab
 8001bfc:	0800a670 	.word	0x0800a670

08001c00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d11f      	bne.n	8001c5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d856      	bhi.n	8001cce <DMA_CheckFifoParam+0xce>
 8001c20:	a201      	add	r2, pc, #4	@ (adr r2, 8001c28 <DMA_CheckFifoParam+0x28>)
 8001c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c26:	bf00      	nop
 8001c28:	08001c39 	.word	0x08001c39
 8001c2c:	08001c4b 	.word	0x08001c4b
 8001c30:	08001c39 	.word	0x08001c39
 8001c34:	08001ccf 	.word	0x08001ccf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d046      	beq.n	8001cd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c48:	e043      	b.n	8001cd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c4e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c52:	d140      	bne.n	8001cd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c58:	e03d      	b.n	8001cd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c62:	d121      	bne.n	8001ca8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d837      	bhi.n	8001cda <DMA_CheckFifoParam+0xda>
 8001c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c70 <DMA_CheckFifoParam+0x70>)
 8001c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c70:	08001c81 	.word	0x08001c81
 8001c74:	08001c87 	.word	0x08001c87
 8001c78:	08001c81 	.word	0x08001c81
 8001c7c:	08001c99 	.word	0x08001c99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	73fb      	strb	r3, [r7, #15]
      break;
 8001c84:	e030      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d025      	beq.n	8001cde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c96:	e022      	b.n	8001cde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c9c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ca0:	d11f      	bne.n	8001ce2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001ca6:	e01c      	b.n	8001ce2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d903      	bls.n	8001cb6 <DMA_CheckFifoParam+0xb6>
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	2b03      	cmp	r3, #3
 8001cb2:	d003      	beq.n	8001cbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001cb4:	e018      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	73fb      	strb	r3, [r7, #15]
      break;
 8001cba:	e015      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00e      	beq.n	8001ce6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	73fb      	strb	r3, [r7, #15]
      break;
 8001ccc:	e00b      	b.n	8001ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8001cce:	bf00      	nop
 8001cd0:	e00a      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cd2:	bf00      	nop
 8001cd4:	e008      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cd6:	bf00      	nop
 8001cd8:	e006      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cda:	bf00      	nop
 8001cdc:	e004      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cde:	bf00      	nop
 8001ce0:	e002      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ce2:	bf00      	nop
 8001ce4:	e000      	b.n	8001ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ce6:	bf00      	nop
    }
  } 
  
  return status; 
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop

08001cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b089      	sub	sp, #36	@ 0x24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
 8001d12:	e16b      	b.n	8001fec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d14:	2201      	movs	r2, #1
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	f040 815a 	bne.w	8001fe6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d005      	beq.n	8001d4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d130      	bne.n	8001dac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	2203      	movs	r2, #3
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d80:	2201      	movs	r2, #1
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	091b      	lsrs	r3, r3, #4
 8001d96:	f003 0201 	and.w	r2, r3, #1
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	d017      	beq.n	8001de8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d123      	bne.n	8001e3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	08da      	lsrs	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3208      	adds	r2, #8
 8001dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	220f      	movs	r2, #15
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4013      	ands	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	691a      	ldr	r2, [r3, #16]
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	08da      	lsrs	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3208      	adds	r2, #8
 8001e36:	69b9      	ldr	r1, [r7, #24]
 8001e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	2203      	movs	r2, #3
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 0203 	and.w	r2, r3, #3
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 80b4 	beq.w	8001fe6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	4b60      	ldr	r3, [pc, #384]	@ (8002004 <HAL_GPIO_Init+0x30c>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e86:	4a5f      	ldr	r2, [pc, #380]	@ (8002004 <HAL_GPIO_Init+0x30c>)
 8001e88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e8e:	4b5d      	ldr	r3, [pc, #372]	@ (8002004 <HAL_GPIO_Init+0x30c>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e9a:	4a5b      	ldr	r2, [pc, #364]	@ (8002008 <HAL_GPIO_Init+0x310>)
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	3302      	adds	r3, #2
 8001ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	220f      	movs	r2, #15
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a52      	ldr	r2, [pc, #328]	@ (800200c <HAL_GPIO_Init+0x314>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d02b      	beq.n	8001f1e <HAL_GPIO_Init+0x226>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a51      	ldr	r2, [pc, #324]	@ (8002010 <HAL_GPIO_Init+0x318>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d025      	beq.n	8001f1a <HAL_GPIO_Init+0x222>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a50      	ldr	r2, [pc, #320]	@ (8002014 <HAL_GPIO_Init+0x31c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d01f      	beq.n	8001f16 <HAL_GPIO_Init+0x21e>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a4f      	ldr	r2, [pc, #316]	@ (8002018 <HAL_GPIO_Init+0x320>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d019      	beq.n	8001f12 <HAL_GPIO_Init+0x21a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a4e      	ldr	r2, [pc, #312]	@ (800201c <HAL_GPIO_Init+0x324>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <HAL_GPIO_Init+0x216>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4d      	ldr	r2, [pc, #308]	@ (8002020 <HAL_GPIO_Init+0x328>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00d      	beq.n	8001f0a <HAL_GPIO_Init+0x212>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4c      	ldr	r2, [pc, #304]	@ (8002024 <HAL_GPIO_Init+0x32c>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d007      	beq.n	8001f06 <HAL_GPIO_Init+0x20e>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4b      	ldr	r2, [pc, #300]	@ (8002028 <HAL_GPIO_Init+0x330>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d101      	bne.n	8001f02 <HAL_GPIO_Init+0x20a>
 8001efe:	2307      	movs	r3, #7
 8001f00:	e00e      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f02:	2308      	movs	r3, #8
 8001f04:	e00c      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f06:	2306      	movs	r3, #6
 8001f08:	e00a      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f0a:	2305      	movs	r3, #5
 8001f0c:	e008      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f0e:	2304      	movs	r3, #4
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f12:	2303      	movs	r3, #3
 8001f14:	e004      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e002      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	f002 0203 	and.w	r2, r2, #3
 8001f26:	0092      	lsls	r2, r2, #2
 8001f28:	4093      	lsls	r3, r2
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f30:	4935      	ldr	r1, [pc, #212]	@ (8002008 <HAL_GPIO_Init+0x310>)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	3302      	adds	r3, #2
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f62:	4a32      	ldr	r2, [pc, #200]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f68:	4b30      	ldr	r3, [pc, #192]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f8c:	4a27      	ldr	r2, [pc, #156]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f92:	4b26      	ldr	r3, [pc, #152]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fe0:	4a12      	ldr	r2, [pc, #72]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	61fb      	str	r3, [r7, #28]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	2b0f      	cmp	r3, #15
 8001ff0:	f67f ae90 	bls.w	8001d14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3724      	adds	r7, #36	@ 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40013800 	.word	0x40013800
 800200c:	40020000 	.word	0x40020000
 8002010:	40020400 	.word	0x40020400
 8002014:	40020800 	.word	0x40020800
 8002018:	40020c00 	.word	0x40020c00
 800201c:	40021000 	.word	0x40021000
 8002020:	40021400 	.word	0x40021400
 8002024:	40021800 	.word	0x40021800
 8002028:	40021c00 	.word	0x40021c00
 800202c:	40013c00 	.word	0x40013c00

08002030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	807b      	strh	r3, [r7, #2]
 800203c:	4613      	mov	r3, r2
 800203e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002040:	787b      	ldrb	r3, [r7, #1]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d003      	beq.n	800204e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002046:	887a      	ldrh	r2, [r7, #2]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800204c:	e003      	b.n	8002056 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800204e:	887b      	ldrh	r3, [r7, #2]
 8002050:	041a      	lsls	r2, r3, #16
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	619a      	str	r2, [r3, #24]
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b086      	sub	sp, #24
 8002066:	af02      	add	r7, sp, #8
 8002068:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e059      	b.n	8002128 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d106      	bne.n	8002094 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f007 fedc 	bl	8009e4c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2203      	movs	r2, #3
 8002098:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020a2:	d102      	bne.n	80020aa <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f004 fce9 	bl	8006a86 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6818      	ldr	r0, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7c1a      	ldrb	r2, [r3, #16]
 80020bc:	f88d 2000 	strb.w	r2, [sp]
 80020c0:	3304      	adds	r3, #4
 80020c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c4:	f004 fc6a 	bl	800699c <USB_CoreInit>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d005      	beq.n	80020da <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2202      	movs	r2, #2
 80020d2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e026      	b.n	8002128 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2101      	movs	r1, #1
 80020e0:	4618      	mov	r0, r3
 80020e2:	f004 fce1 	bl	8006aa8 <USB_SetCurrentMode>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d005      	beq.n	80020f8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2202      	movs	r2, #2
 80020f0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e017      	b.n	8002128 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6818      	ldr	r0, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	7c1a      	ldrb	r2, [r3, #16]
 8002100:	f88d 2000 	strb.w	r2, [sp]
 8002104:	3304      	adds	r3, #4
 8002106:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002108:	f004 fe8a 	bl	8006e20 <USB_HostInit>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2202      	movs	r2, #2
 8002116:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e004      	b.n	8002128 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002130:	b590      	push	{r4, r7, lr}
 8002132:	b08b      	sub	sp, #44	@ 0x2c
 8002134:	af04      	add	r7, sp, #16
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	4608      	mov	r0, r1
 800213a:	4611      	mov	r1, r2
 800213c:	461a      	mov	r2, r3
 800213e:	4603      	mov	r3, r0
 8002140:	70fb      	strb	r3, [r7, #3]
 8002142:	460b      	mov	r3, r1
 8002144:	70bb      	strb	r3, [r7, #2]
 8002146:	4613      	mov	r3, r2
 8002148:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800214a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800214c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_HCD_HC_Init+0x2c>
 8002158:	2302      	movs	r3, #2
 800215a:	e09d      	b.n	8002298 <HAL_HCD_HC_Init+0x168>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002164:	78fa      	ldrb	r2, [r7, #3]
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	1a9b      	subs	r3, r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	3319      	adds	r3, #25
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002178:	78fa      	ldrb	r2, [r7, #3]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	1a9b      	subs	r3, r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	3314      	adds	r3, #20
 8002188:	787a      	ldrb	r2, [r7, #1]
 800218a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800218c:	78fa      	ldrb	r2, [r7, #3]
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	011b      	lsls	r3, r3, #4
 8002194:	1a9b      	subs	r3, r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	3315      	adds	r3, #21
 800219c:	78fa      	ldrb	r2, [r7, #3]
 800219e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80021a0:	78fa      	ldrb	r2, [r7, #3]
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	1a9b      	subs	r3, r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	3326      	adds	r3, #38	@ 0x26
 80021b0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80021b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80021b6:	78fa      	ldrb	r2, [r7, #3]
 80021b8:	78bb      	ldrb	r3, [r7, #2]
 80021ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021be:	b2d8      	uxtb	r0, r3
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	011b      	lsls	r3, r3, #4
 80021c6:	1a9b      	subs	r3, r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	440b      	add	r3, r1
 80021cc:	3316      	adds	r3, #22
 80021ce:	4602      	mov	r2, r0
 80021d0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80021d2:	78fb      	ldrb	r3, [r7, #3]
 80021d4:	4619      	mov	r1, r3
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 fbc8 	bl	800296c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80021dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	da0a      	bge.n	80021fa <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80021e4:	78fa      	ldrb	r2, [r7, #3]
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	4613      	mov	r3, r2
 80021ea:	011b      	lsls	r3, r3, #4
 80021ec:	1a9b      	subs	r3, r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	3317      	adds	r3, #23
 80021f4:	2201      	movs	r2, #1
 80021f6:	701a      	strb	r2, [r3, #0]
 80021f8:	e009      	b.n	800220e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	1a9b      	subs	r3, r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	3317      	adds	r3, #23
 800220a:	2200      	movs	r2, #0
 800220c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f004 ff68 	bl	80070e8 <USB_GetHostSpeed>
 8002218:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800221a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800221e:	2b01      	cmp	r3, #1
 8002220:	d10b      	bne.n	800223a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002222:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002226:	2b01      	cmp	r3, #1
 8002228:	d107      	bne.n	800223a <HAL_HCD_HC_Init+0x10a>
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d104      	bne.n	800223a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2bbc      	cmp	r3, #188	@ 0xbc
 8002234:	d901      	bls.n	800223a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002236:	23bc      	movs	r3, #188	@ 0xbc
 8002238:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800223a:	78fa      	ldrb	r2, [r7, #3]
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	1a9b      	subs	r3, r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	3318      	adds	r3, #24
 800224a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800224e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002250:	78fa      	ldrb	r2, [r7, #3]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	b298      	uxth	r0, r3
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	3328      	adds	r3, #40	@ 0x28
 8002264:	4602      	mov	r2, r0
 8002266:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6818      	ldr	r0, [r3, #0]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	b29b      	uxth	r3, r3
 8002270:	787c      	ldrb	r4, [r7, #1]
 8002272:	78ba      	ldrb	r2, [r7, #2]
 8002274:	78f9      	ldrb	r1, [r7, #3]
 8002276:	9302      	str	r3, [sp, #8]
 8002278:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800227c:	9301      	str	r3, [sp, #4]
 800227e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	4623      	mov	r3, r4
 8002286:	f004 ff57 	bl	8007138 <USB_HC_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002296:	7bfb      	ldrb	r3, [r7, #15]
}
 8002298:	4618      	mov	r0, r3
 800229a:	371c      	adds	r7, #28
 800229c:	46bd      	mov	sp, r7
 800229e:	bd90      	pop	{r4, r7, pc}

080022a0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d101      	bne.n	80022be <HAL_HCD_HC_Halt+0x1e>
 80022ba:	2302      	movs	r3, #2
 80022bc:	e00f      	b.n	80022de <HAL_HCD_HC_Halt+0x3e>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	78fa      	ldrb	r2, [r7, #3]
 80022cc:	4611      	mov	r1, r2
 80022ce:	4618      	mov	r0, r3
 80022d0:	f005 fae9 	bl	80078a6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	4608      	mov	r0, r1
 80022f2:	4611      	mov	r1, r2
 80022f4:	461a      	mov	r2, r3
 80022f6:	4603      	mov	r3, r0
 80022f8:	70fb      	strb	r3, [r7, #3]
 80022fa:	460b      	mov	r3, r1
 80022fc:	70bb      	strb	r3, [r7, #2]
 80022fe:	4613      	mov	r3, r2
 8002300:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002302:	78fa      	ldrb	r2, [r7, #3]
 8002304:	6879      	ldr	r1, [r7, #4]
 8002306:	4613      	mov	r3, r2
 8002308:	011b      	lsls	r3, r3, #4
 800230a:	1a9b      	subs	r3, r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	440b      	add	r3, r1
 8002310:	3317      	adds	r3, #23
 8002312:	78ba      	ldrb	r2, [r7, #2]
 8002314:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002316:	78fa      	ldrb	r2, [r7, #3]
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	011b      	lsls	r3, r3, #4
 800231e:	1a9b      	subs	r3, r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	440b      	add	r3, r1
 8002324:	3326      	adds	r3, #38	@ 0x26
 8002326:	787a      	ldrb	r2, [r7, #1]
 8002328:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800232a:	7c3b      	ldrb	r3, [r7, #16]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d114      	bne.n	800235a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002330:	78fa      	ldrb	r2, [r7, #3]
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	4613      	mov	r3, r2
 8002336:	011b      	lsls	r3, r3, #4
 8002338:	1a9b      	subs	r3, r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	440b      	add	r3, r1
 800233e:	332a      	adds	r3, #42	@ 0x2a
 8002340:	2203      	movs	r2, #3
 8002342:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	3319      	adds	r3, #25
 8002354:	7f3a      	ldrb	r2, [r7, #28]
 8002356:	701a      	strb	r2, [r3, #0]
 8002358:	e009      	b.n	800236e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	6879      	ldr	r1, [r7, #4]
 800235e:	4613      	mov	r3, r2
 8002360:	011b      	lsls	r3, r3, #4
 8002362:	1a9b      	subs	r3, r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	440b      	add	r3, r1
 8002368:	332a      	adds	r3, #42	@ 0x2a
 800236a:	2202      	movs	r2, #2
 800236c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800236e:	787b      	ldrb	r3, [r7, #1]
 8002370:	2b03      	cmp	r3, #3
 8002372:	f200 8102 	bhi.w	800257a <HAL_HCD_HC_SubmitRequest+0x292>
 8002376:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	0800238d 	.word	0x0800238d
 8002380:	08002565 	.word	0x08002565
 8002384:	08002451 	.word	0x08002451
 8002388:	080024db 	.word	0x080024db
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800238c:	7c3b      	ldrb	r3, [r7, #16]
 800238e:	2b01      	cmp	r3, #1
 8002390:	f040 80f5 	bne.w	800257e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002394:	78bb      	ldrb	r3, [r7, #2]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d12d      	bne.n	80023f6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800239a:	8b3b      	ldrh	r3, [r7, #24]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d109      	bne.n	80023b4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80023a0:	78fa      	ldrb	r2, [r7, #3]
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	011b      	lsls	r3, r3, #4
 80023a8:	1a9b      	subs	r3, r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	333d      	adds	r3, #61	@ 0x3d
 80023b0:	2201      	movs	r2, #1
 80023b2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	333d      	adds	r3, #61	@ 0x3d
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10a      	bne.n	80023e0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	4613      	mov	r3, r2
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	440b      	add	r3, r1
 80023d8:	332a      	adds	r3, #42	@ 0x2a
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80023de:	e0ce      	b.n	800257e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023e0:	78fa      	ldrb	r2, [r7, #3]
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	1a9b      	subs	r3, r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	332a      	adds	r3, #42	@ 0x2a
 80023f0:	2202      	movs	r2, #2
 80023f2:	701a      	strb	r2, [r3, #0]
      break;
 80023f4:	e0c3      	b.n	800257e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	1a9b      	subs	r3, r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	331a      	adds	r3, #26
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b01      	cmp	r3, #1
 800240a:	f040 80b8 	bne.w	800257e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	333c      	adds	r3, #60	@ 0x3c
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10a      	bne.n	800243a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	332a      	adds	r3, #42	@ 0x2a
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
      break;
 8002438:	e0a1      	b.n	800257e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800243a:	78fa      	ldrb	r2, [r7, #3]
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	440b      	add	r3, r1
 8002448:	332a      	adds	r3, #42	@ 0x2a
 800244a:	2202      	movs	r2, #2
 800244c:	701a      	strb	r2, [r3, #0]
      break;
 800244e:	e096      	b.n	800257e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002450:	78bb      	ldrb	r3, [r7, #2]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d120      	bne.n	8002498 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002456:	78fa      	ldrb	r2, [r7, #3]
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	011b      	lsls	r3, r3, #4
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	440b      	add	r3, r1
 8002464:	333d      	adds	r3, #61	@ 0x3d
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10a      	bne.n	8002482 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	332a      	adds	r3, #42	@ 0x2a
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002480:	e07e      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	1a9b      	subs	r3, r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	440b      	add	r3, r1
 8002490:	332a      	adds	r3, #42	@ 0x2a
 8002492:	2202      	movs	r2, #2
 8002494:	701a      	strb	r2, [r3, #0]
      break;
 8002496:	e073      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	333c      	adds	r3, #60	@ 0x3c
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10a      	bne.n	80024c4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024ae:	78fa      	ldrb	r2, [r7, #3]
 80024b0:	6879      	ldr	r1, [r7, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	1a9b      	subs	r3, r3, r2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	440b      	add	r3, r1
 80024bc:	332a      	adds	r3, #42	@ 0x2a
 80024be:	2200      	movs	r2, #0
 80024c0:	701a      	strb	r2, [r3, #0]
      break;
 80024c2:	e05d      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	6879      	ldr	r1, [r7, #4]
 80024c8:	4613      	mov	r3, r2
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	1a9b      	subs	r3, r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	440b      	add	r3, r1
 80024d2:	332a      	adds	r3, #42	@ 0x2a
 80024d4:	2202      	movs	r2, #2
 80024d6:	701a      	strb	r2, [r3, #0]
      break;
 80024d8:	e052      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80024da:	78bb      	ldrb	r3, [r7, #2]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d120      	bne.n	8002522 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80024e0:	78fa      	ldrb	r2, [r7, #3]
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	440b      	add	r3, r1
 80024ee:	333d      	adds	r3, #61	@ 0x3d
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10a      	bne.n	800250c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024f6:	78fa      	ldrb	r2, [r7, #3]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	1a9b      	subs	r3, r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	332a      	adds	r3, #42	@ 0x2a
 8002506:	2200      	movs	r2, #0
 8002508:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800250a:	e039      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800250c:	78fa      	ldrb	r2, [r7, #3]
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	4613      	mov	r3, r2
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	1a9b      	subs	r3, r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	332a      	adds	r3, #42	@ 0x2a
 800251c:	2202      	movs	r2, #2
 800251e:	701a      	strb	r2, [r3, #0]
      break;
 8002520:	e02e      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002522:	78fa      	ldrb	r2, [r7, #3]
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	333c      	adds	r3, #60	@ 0x3c
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10a      	bne.n	800254e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002538:	78fa      	ldrb	r2, [r7, #3]
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	1a9b      	subs	r3, r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	332a      	adds	r3, #42	@ 0x2a
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]
      break;
 800254c:	e018      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800254e:	78fa      	ldrb	r2, [r7, #3]
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	1a9b      	subs	r3, r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	440b      	add	r3, r1
 800255c:	332a      	adds	r3, #42	@ 0x2a
 800255e:	2202      	movs	r2, #2
 8002560:	701a      	strb	r2, [r3, #0]
      break;
 8002562:	e00d      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002564:	78fa      	ldrb	r2, [r7, #3]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	1a9b      	subs	r3, r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	440b      	add	r3, r1
 8002572:	332a      	adds	r3, #42	@ 0x2a
 8002574:	2200      	movs	r2, #0
 8002576:	701a      	strb	r2, [r3, #0]
      break;
 8002578:	e002      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800257a:	bf00      	nop
 800257c:	e000      	b.n	8002580 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800257e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002580:	78fa      	ldrb	r2, [r7, #3]
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	1a9b      	subs	r3, r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	332c      	adds	r3, #44	@ 0x2c
 8002590:	697a      	ldr	r2, [r7, #20]
 8002592:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002594:	78fa      	ldrb	r2, [r7, #3]
 8002596:	8b39      	ldrh	r1, [r7, #24]
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4403      	add	r3, r0
 80025a4:	3334      	adds	r3, #52	@ 0x34
 80025a6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	334c      	adds	r3, #76	@ 0x4c
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80025bc:	78fa      	ldrb	r2, [r7, #3]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	1a9b      	subs	r3, r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	3338      	adds	r3, #56	@ 0x38
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80025d0:	78fa      	ldrb	r2, [r7, #3]
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	011b      	lsls	r3, r3, #4
 80025d8:	1a9b      	subs	r3, r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	3315      	adds	r3, #21
 80025e0:	78fa      	ldrb	r2, [r7, #3]
 80025e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80025e4:	78fa      	ldrb	r2, [r7, #3]
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	4613      	mov	r3, r2
 80025ea:	011b      	lsls	r3, r3, #4
 80025ec:	1a9b      	subs	r3, r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	334d      	adds	r3, #77	@ 0x4d
 80025f4:	2200      	movs	r2, #0
 80025f6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	4613      	mov	r3, r2
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	1a9b      	subs	r3, r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	3310      	adds	r3, #16
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	4413      	add	r3, r2
 800260c:	1d19      	adds	r1, r3, #4
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	799b      	ldrb	r3, [r3, #6]
 8002612:	461a      	mov	r2, r3
 8002614:	f004 febc 	bl	8007390 <USB_HC_StartXfer>
 8002618:	4603      	mov	r3, r0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop

08002624 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f004 fbaa 	bl	8006d94 <USB_GetMode>
 8002640:	4603      	mov	r3, r0
 8002642:	2b01      	cmp	r3, #1
 8002644:	f040 80fb 	bne.w	800283e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f004 fb6d 	bl	8006d2c <USB_ReadInterrupts>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	f000 80f1 	beq.w	800283c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4618      	mov	r0, r3
 8002660:	f004 fb64 	bl	8006d2c <USB_ReadInterrupts>
 8002664:	4603      	mov	r3, r0
 8002666:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800266a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800266e:	d104      	bne.n	800267a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002678:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f004 fb54 	bl	8006d2c <USB_ReadInterrupts>
 8002684:	4603      	mov	r3, r0
 8002686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800268a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800268e:	d104      	bne.n	800269a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002698:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f004 fb44 	bl	8006d2c <USB_ReadInterrupts>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026ae:	d104      	bne.n	80026ba <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80026b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f004 fb34 	bl	8006d2c <USB_ReadInterrupts>
 80026c4:	4603      	mov	r3, r0
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d103      	bne.n	80026d6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2202      	movs	r2, #2
 80026d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f004 fb26 	bl	8006d2c <USB_ReadInterrupts>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026ea:	d120      	bne.n	800272e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80026f4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d113      	bne.n	800272e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002706:	2110      	movs	r1, #16
 8002708:	6938      	ldr	r0, [r7, #16]
 800270a:	f004 fa19 	bl	8006b40 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800270e:	6938      	ldr	r0, [r7, #16]
 8002710:	f004 fa48 	bl	8006ba4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	7a5b      	ldrb	r3, [r3, #9]
 8002718:	2b02      	cmp	r3, #2
 800271a:	d105      	bne.n	8002728 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2101      	movs	r1, #1
 8002722:	4618      	mov	r0, r3
 8002724:	f004 fc40 	bl	8006fa8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f007 fc0d 	bl	8009f48 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f004 fafa 	bl	8006d2c <USB_ReadInterrupts>
 8002738:	4603      	mov	r3, r0
 800273a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800273e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002742:	d102      	bne.n	800274a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f001 fd4d 	bl	80041e4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4618      	mov	r0, r3
 8002750:	f004 faec 	bl	8006d2c <USB_ReadInterrupts>
 8002754:	4603      	mov	r3, r0
 8002756:	f003 0308 	and.w	r3, r3, #8
 800275a:	2b08      	cmp	r3, #8
 800275c:	d106      	bne.n	800276c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f007 fbd6 	bl	8009f10 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2208      	movs	r2, #8
 800276a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f004 fadb 	bl	8006d2c <USB_ReadInterrupts>
 8002776:	4603      	mov	r3, r0
 8002778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800277c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002780:	d139      	bne.n	80027f6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f005 f87c 	bl	8007884 <USB_HC_ReadInterrupt>
 800278c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	e025      	b.n	80027e0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	fa22 f303 	lsr.w	r3, r2, r3
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d018      	beq.n	80027da <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	015a      	lsls	r2, r3, #5
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027be:	d106      	bne.n	80027ce <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	4619      	mov	r1, r3
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f905 	bl	80029d6 <HCD_HC_IN_IRQHandler>
 80027cc:	e005      	b.n	80027da <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	4619      	mov	r1, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f000 ff67 	bl	80036a8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	3301      	adds	r3, #1
 80027de:	617b      	str	r3, [r7, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	795b      	ldrb	r3, [r3, #5]
 80027e4:	461a      	mov	r2, r3
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d3d3      	bcc.n	8002794 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f004 fa96 	bl	8006d2c <USB_ReadInterrupts>
 8002800:	4603      	mov	r3, r0
 8002802:	f003 0310 	and.w	r3, r3, #16
 8002806:	2b10      	cmp	r3, #16
 8002808:	d101      	bne.n	800280e <HAL_HCD_IRQHandler+0x1ea>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <HAL_HCD_IRQHandler+0x1ec>
 800280e:	2300      	movs	r3, #0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d014      	beq.n	800283e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699a      	ldr	r2, [r3, #24]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0210 	bic.w	r2, r2, #16
 8002822:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f001 fbfe 	bl	8004026 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699a      	ldr	r2, [r3, #24]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f042 0210 	orr.w	r2, r2, #16
 8002838:	619a      	str	r2, [r3, #24]
 800283a:	e000      	b.n	800283e <HAL_HCD_IRQHandler+0x21a>
      return;
 800283c:	bf00      	nop
    }
  }
}
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_HCD_Start+0x16>
 8002856:	2302      	movs	r3, #2
 8002858:	e013      	b.n	8002882 <HAL_HCD_Start+0x3e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2101      	movs	r1, #1
 8002868:	4618      	mov	r0, r3
 800286a:	f004 fc04 	bl	8007076 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f004 f8f6 	bl	8006a64 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002898:	2b01      	cmp	r3, #1
 800289a:	d101      	bne.n	80028a0 <HAL_HCD_Stop+0x16>
 800289c:	2302      	movs	r3, #2
 800289e:	e00d      	b.n	80028bc <HAL_HCD_Stop+0x32>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f005 f957 	bl	8007b60 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f004 fba6 	bl	8007022 <USB_ResetPort>
 80028d6:	4603      	mov	r3, r0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80028ec:	78fa      	ldrb	r2, [r7, #3]
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	4613      	mov	r3, r2
 80028f2:	011b      	lsls	r3, r3, #4
 80028f4:	1a9b      	subs	r3, r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	334c      	adds	r3, #76	@ 0x4c
 80028fc:	781b      	ldrb	r3, [r3, #0]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	460b      	mov	r3, r1
 8002914:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002916:	78fa      	ldrb	r2, [r7, #3]
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	4613      	mov	r3, r2
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	1a9b      	subs	r3, r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	3338      	adds	r3, #56	@ 0x38
 8002926:	681b      	ldr	r3, [r3, #0]
}
 8002928:	4618      	mov	r0, r3
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f004 fbe8 	bl	8007116 <USB_GetCurrentFrame>
 8002946:	4603      	mov	r3, r0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f004 fbc3 	bl	80070e8 <USB_GetHostSpeed>
 8002962:	4603      	mov	r3, r0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	460b      	mov	r3, r1
 8002976:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	1a9b      	subs	r3, r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	331a      	adds	r3, #26
 8002988:	2200      	movs	r2, #0
 800298a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800298c:	78fa      	ldrb	r2, [r7, #3]
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	4613      	mov	r3, r2
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	331b      	adds	r3, #27
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80029a0:	78fa      	ldrb	r2, [r7, #3]
 80029a2:	6879      	ldr	r1, [r7, #4]
 80029a4:	4613      	mov	r3, r2
 80029a6:	011b      	lsls	r3, r3, #4
 80029a8:	1a9b      	subs	r3, r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	440b      	add	r3, r1
 80029ae:	3325      	adds	r3, #37	@ 0x25
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80029b4:	78fa      	ldrb	r2, [r7, #3]
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	4613      	mov	r3, r2
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	1a9b      	subs	r3, r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	3324      	adds	r3, #36	@ 0x24
 80029c4:	2200      	movs	r2, #0
 80029c6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b086      	sub	sp, #24
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	460b      	mov	r3, r1
 80029e0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	78fa      	ldrb	r2, [r7, #3]
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f004 f9ac 	bl	8006d52 <USB_ReadChInterrupts>
 80029fa:	4603      	mov	r3, r0
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d11a      	bne.n	8002a3a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a04:	78fb      	ldrb	r3, [r7, #3]
 8002a06:	015a      	lsls	r2, r3, #5
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a10:	461a      	mov	r2, r3
 8002a12:	2304      	movs	r3, #4
 8002a14:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a16:	78fa      	ldrb	r2, [r7, #3]
 8002a18:	6879      	ldr	r1, [r7, #4]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	1a9b      	subs	r3, r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	440b      	add	r3, r1
 8002a24:	334d      	adds	r3, #77	@ 0x4d
 8002a26:	2207      	movs	r2, #7
 8002a28:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f004 ff37 	bl	80078a6 <USB_HC_Halt>
 8002a38:	e09e      	b.n	8002b78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	78fa      	ldrb	r2, [r7, #3]
 8002a40:	4611      	mov	r1, r2
 8002a42:	4618      	mov	r0, r3
 8002a44:	f004 f985 	bl	8006d52 <USB_ReadChInterrupts>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a52:	d11b      	bne.n	8002a8c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002a54:	78fb      	ldrb	r3, [r7, #3]
 8002a56:	015a      	lsls	r2, r3, #5
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a60:	461a      	mov	r2, r3
 8002a62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a66:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	1a9b      	subs	r3, r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	334d      	adds	r3, #77	@ 0x4d
 8002a78:	2208      	movs	r2, #8
 8002a7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	4611      	mov	r1, r2
 8002a84:	4618      	mov	r0, r3
 8002a86:	f004 ff0e 	bl	80078a6 <USB_HC_Halt>
 8002a8a:	e075      	b.n	8002b78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	78fa      	ldrb	r2, [r7, #3]
 8002a92:	4611      	mov	r1, r2
 8002a94:	4618      	mov	r0, r3
 8002a96:	f004 f95c 	bl	8006d52 <USB_ReadChInterrupts>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d11a      	bne.n	8002ada <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002aa4:	78fb      	ldrb	r3, [r7, #3]
 8002aa6:	015a      	lsls	r2, r3, #5
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4413      	add	r3, r2
 8002aac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	2308      	movs	r3, #8
 8002ab4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ab6:	78fa      	ldrb	r2, [r7, #3]
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	4613      	mov	r3, r2
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	1a9b      	subs	r3, r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	334d      	adds	r3, #77	@ 0x4d
 8002ac6:	2206      	movs	r2, #6
 8002ac8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	78fa      	ldrb	r2, [r7, #3]
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f004 fee7 	bl	80078a6 <USB_HC_Halt>
 8002ad8:	e04e      	b.n	8002b78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f004 f935 	bl	8006d52 <USB_ReadChInterrupts>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002af2:	d11b      	bne.n	8002b2c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002af4:	78fb      	ldrb	r3, [r7, #3]
 8002af6:	015a      	lsls	r2, r3, #5
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4413      	add	r3, r2
 8002afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b00:	461a      	mov	r2, r3
 8002b02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b06:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	334d      	adds	r3, #77	@ 0x4d
 8002b18:	2209      	movs	r2, #9
 8002b1a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f004 febe 	bl	80078a6 <USB_HC_Halt>
 8002b2a:	e025      	b.n	8002b78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	78fa      	ldrb	r2, [r7, #3]
 8002b32:	4611      	mov	r1, r2
 8002b34:	4618      	mov	r0, r3
 8002b36:	f004 f90c 	bl	8006d52 <USB_ReadChInterrupts>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b40:	2b80      	cmp	r3, #128	@ 0x80
 8002b42:	d119      	bne.n	8002b78 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	015a      	lsls	r2, r3, #5
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b50:	461a      	mov	r2, r3
 8002b52:	2380      	movs	r3, #128	@ 0x80
 8002b54:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b56:	78fa      	ldrb	r2, [r7, #3]
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	1a9b      	subs	r3, r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	440b      	add	r3, r1
 8002b64:	334d      	adds	r3, #77	@ 0x4d
 8002b66:	2207      	movs	r2, #7
 8002b68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	4611      	mov	r1, r2
 8002b72:	4618      	mov	r0, r3
 8002b74:	f004 fe97 	bl	80078a6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	4611      	mov	r1, r2
 8002b80:	4618      	mov	r0, r3
 8002b82:	f004 f8e6 	bl	8006d52 <USB_ReadChInterrupts>
 8002b86:	4603      	mov	r3, r0
 8002b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b90:	d112      	bne.n	8002bb8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	78fa      	ldrb	r2, [r7, #3]
 8002b98:	4611      	mov	r1, r2
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f004 fe83 	bl	80078a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002ba0:	78fb      	ldrb	r3, [r7, #3]
 8002ba2:	015a      	lsls	r2, r3, #5
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bac:	461a      	mov	r2, r3
 8002bae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bb2:	6093      	str	r3, [r2, #8]
 8002bb4:	f000 bd75 	b.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	78fa      	ldrb	r2, [r7, #3]
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f004 f8c6 	bl	8006d52 <USB_ReadChInterrupts>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	f040 8128 	bne.w	8002e22 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bd2:	78fb      	ldrb	r3, [r7, #3]
 8002bd4:	015a      	lsls	r2, r3, #5
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4413      	add	r3, r2
 8002bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bde:	461a      	mov	r2, r3
 8002be0:	2320      	movs	r3, #32
 8002be2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	011b      	lsls	r3, r3, #4
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	331b      	adds	r3, #27
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d119      	bne.n	8002c2e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002bfa:	78fa      	ldrb	r2, [r7, #3]
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	1a9b      	subs	r3, r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	440b      	add	r3, r1
 8002c08:	331b      	adds	r3, #27
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c0e:	78fb      	ldrb	r3, [r7, #3]
 8002c10:	015a      	lsls	r2, r3, #5
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	4413      	add	r3, r2
 8002c16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	0151      	lsls	r1, r2, #5
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	440a      	add	r2, r1
 8002c24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c2c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	799b      	ldrb	r3, [r3, #6]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d01b      	beq.n	8002c6e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	440b      	add	r3, r1
 8002c44:	3330      	adds	r3, #48	@ 0x30
 8002c46:	6819      	ldr	r1, [r3, #0]
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	015a      	lsls	r2, r3, #5
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4413      	add	r3, r2
 8002c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5a:	78fa      	ldrb	r2, [r7, #3]
 8002c5c:	1ac9      	subs	r1, r1, r3
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4403      	add	r3, r0
 8002c6a:	3338      	adds	r3, #56	@ 0x38
 8002c6c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002c6e:	78fa      	ldrb	r2, [r7, #3]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	334d      	adds	r3, #77	@ 0x4d
 8002c7e:	2201      	movs	r2, #1
 8002c80:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c82:	78fa      	ldrb	r2, [r7, #3]
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	1a9b      	subs	r3, r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	440b      	add	r3, r1
 8002c90:	3344      	adds	r3, #68	@ 0x44
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002c96:	78fb      	ldrb	r3, [r7, #3]
 8002c98:	015a      	lsls	r2, r3, #5
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	4613      	mov	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	3326      	adds	r3, #38	@ 0x26
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00a      	beq.n	8002cd4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002cbe:	78fa      	ldrb	r2, [r7, #3]
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	1a9b      	subs	r3, r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	440b      	add	r3, r1
 8002ccc:	3326      	adds	r3, #38	@ 0x26
 8002cce:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d110      	bne.n	8002cf6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	78fa      	ldrb	r2, [r7, #3]
 8002cda:	4611      	mov	r1, r2
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f004 fde2 	bl	80078a6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002ce2:	78fb      	ldrb	r3, [r7, #3]
 8002ce4:	015a      	lsls	r2, r3, #5
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4413      	add	r3, r2
 8002cea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cee:	461a      	mov	r2, r3
 8002cf0:	2310      	movs	r3, #16
 8002cf2:	6093      	str	r3, [r2, #8]
 8002cf4:	e03d      	b.n	8002d72 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	3326      	adds	r3, #38	@ 0x26
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b03      	cmp	r3, #3
 8002d0a:	d00a      	beq.n	8002d22 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002d0c:	78fa      	ldrb	r2, [r7, #3]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	1a9b      	subs	r3, r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	3326      	adds	r3, #38	@ 0x26
 8002d1c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d127      	bne.n	8002d72 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002d22:	78fb      	ldrb	r3, [r7, #3]
 8002d24:	015a      	lsls	r2, r3, #5
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4413      	add	r3, r2
 8002d2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	78fa      	ldrb	r2, [r7, #3]
 8002d32:	0151      	lsls	r1, r2, #5
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	440a      	add	r2, r1
 8002d38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002d40:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002d42:	78fa      	ldrb	r2, [r7, #3]
 8002d44:	6879      	ldr	r1, [r7, #4]
 8002d46:	4613      	mov	r3, r2
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	334c      	adds	r3, #76	@ 0x4c
 8002d52:	2201      	movs	r2, #1
 8002d54:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	1a9b      	subs	r3, r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	440b      	add	r3, r1
 8002d64:	334c      	adds	r3, #76	@ 0x4c
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	78fb      	ldrb	r3, [r7, #3]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f007 f8f9 	bl	8009f64 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	799b      	ldrb	r3, [r3, #6]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d13b      	bne.n	8002df2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002d7a:	78fa      	ldrb	r2, [r7, #3]
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	1a9b      	subs	r3, r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	440b      	add	r3, r1
 8002d88:	3338      	adds	r3, #56	@ 0x38
 8002d8a:	6819      	ldr	r1, [r3, #0]
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4403      	add	r3, r0
 8002d9a:	3328      	adds	r3, #40	@ 0x28
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	440b      	add	r3, r1
 8002da0:	1e59      	subs	r1, r3, #1
 8002da2:	78fa      	ldrb	r2, [r7, #3]
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	4613      	mov	r3, r2
 8002da8:	011b      	lsls	r3, r3, #4
 8002daa:	1a9b      	subs	r3, r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4403      	add	r3, r0
 8002db0:	3328      	adds	r3, #40	@ 0x28
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 8470 	beq.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	333c      	adds	r3, #60	@ 0x3c
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	f083 0301 	eor.w	r3, r3, #1
 8002dda:	b2d8      	uxtb	r0, r3
 8002ddc:	6879      	ldr	r1, [r7, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	011b      	lsls	r3, r3, #4
 8002de2:	1a9b      	subs	r3, r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	440b      	add	r3, r1
 8002de8:	333c      	adds	r3, #60	@ 0x3c
 8002dea:	4602      	mov	r2, r0
 8002dec:	701a      	strb	r2, [r3, #0]
 8002dee:	f000 bc58 	b.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	333c      	adds	r3, #60	@ 0x3c
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	f083 0301 	eor.w	r3, r3, #1
 8002e0a:	b2d8      	uxtb	r0, r3
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	333c      	adds	r3, #60	@ 0x3c
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	701a      	strb	r2, [r3, #0]
 8002e1e:	f000 bc40 	b.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	4611      	mov	r1, r2
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f003 ff91 	bl	8006d52 <USB_ReadChInterrupts>
 8002e30:	4603      	mov	r3, r0
 8002e32:	f003 0320 	and.w	r3, r3, #32
 8002e36:	2b20      	cmp	r3, #32
 8002e38:	d131      	bne.n	8002e9e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	015a      	lsls	r2, r3, #5
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	4413      	add	r3, r2
 8002e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e46:	461a      	mov	r2, r3
 8002e48:	2320      	movs	r3, #32
 8002e4a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	331a      	adds	r3, #26
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	f040 841f 	bne.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	331b      	adds	r3, #27
 8002e74:	2201      	movs	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	334d      	adds	r3, #77	@ 0x4d
 8002e88:	2203      	movs	r2, #3
 8002e8a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	78fa      	ldrb	r2, [r7, #3]
 8002e92:	4611      	mov	r1, r2
 8002e94:	4618      	mov	r0, r3
 8002e96:	f004 fd06 	bl	80078a6 <USB_HC_Halt>
 8002e9a:	f000 bc02 	b.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f003 ff53 	bl	8006d52 <USB_ReadChInterrupts>
 8002eac:	4603      	mov	r3, r0
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	f040 8305 	bne.w	80034c2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002eb8:	78fb      	ldrb	r3, [r7, #3]
 8002eba:	015a      	lsls	r2, r3, #5
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	6879      	ldr	r1, [r7, #4]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	011b      	lsls	r3, r3, #4
 8002ed2:	1a9b      	subs	r3, r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	334d      	adds	r3, #77	@ 0x4d
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d114      	bne.n	8002f0a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334d      	adds	r3, #77	@ 0x4d
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002ef4:	78fa      	ldrb	r2, [r7, #3]
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	1a9b      	subs	r3, r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	440b      	add	r3, r1
 8002f02:	334c      	adds	r3, #76	@ 0x4c
 8002f04:	2201      	movs	r2, #1
 8002f06:	701a      	strb	r2, [r3, #0]
 8002f08:	e2cc      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	334d      	adds	r3, #77	@ 0x4d
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b06      	cmp	r3, #6
 8002f1e:	d114      	bne.n	8002f4a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f20:	78fa      	ldrb	r2, [r7, #3]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	334d      	adds	r3, #77	@ 0x4d
 8002f30:	2202      	movs	r2, #2
 8002f32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	334c      	adds	r3, #76	@ 0x4c
 8002f44:	2205      	movs	r2, #5
 8002f46:	701a      	strb	r2, [r3, #0]
 8002f48:	e2ac      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	011b      	lsls	r3, r3, #4
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	334d      	adds	r3, #77	@ 0x4d
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b07      	cmp	r3, #7
 8002f5e:	d00b      	beq.n	8002f78 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002f60:	78fa      	ldrb	r2, [r7, #3]
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	4613      	mov	r3, r2
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	1a9b      	subs	r3, r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	334d      	adds	r3, #77	@ 0x4d
 8002f70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f72:	2b09      	cmp	r3, #9
 8002f74:	f040 80a6 	bne.w	80030c4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	334d      	adds	r3, #77	@ 0x4d
 8002f88:	2202      	movs	r2, #2
 8002f8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	3344      	adds	r3, #68	@ 0x44
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	1c59      	adds	r1, r3, #1
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4403      	add	r3, r0
 8002fac:	3344      	adds	r3, #68	@ 0x44
 8002fae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	1a9b      	subs	r3, r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	3344      	adds	r3, #68	@ 0x44
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d943      	bls.n	800304e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	3344      	adds	r3, #68	@ 0x44
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002fda:	78fa      	ldrb	r2, [r7, #3]
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	011b      	lsls	r3, r3, #4
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	440b      	add	r3, r1
 8002fe8:	331a      	adds	r3, #26
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d123      	bne.n	8003038 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	331b      	adds	r3, #27
 8003000:	2200      	movs	r2, #0
 8003002:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003004:	78fa      	ldrb	r2, [r7, #3]
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	4613      	mov	r3, r2
 800300a:	011b      	lsls	r3, r3, #4
 800300c:	1a9b      	subs	r3, r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	331c      	adds	r3, #28
 8003014:	2200      	movs	r2, #0
 8003016:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003018:	78fb      	ldrb	r3, [r7, #3]
 800301a:	015a      	lsls	r2, r3, #5
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	4413      	add	r3, r2
 8003020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	0151      	lsls	r1, r2, #5
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	440a      	add	r2, r1
 800302e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003032:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003036:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	1a9b      	subs	r3, r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	334c      	adds	r3, #76	@ 0x4c
 8003048:	2204      	movs	r2, #4
 800304a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800304c:	e229      	b.n	80034a2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800304e:	78fa      	ldrb	r2, [r7, #3]
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	1a9b      	subs	r3, r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	440b      	add	r3, r1
 800305c:	334c      	adds	r3, #76	@ 0x4c
 800305e:	2202      	movs	r2, #2
 8003060:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003062:	78fa      	ldrb	r2, [r7, #3]
 8003064:	6879      	ldr	r1, [r7, #4]
 8003066:	4613      	mov	r3, r2
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	1a9b      	subs	r3, r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	440b      	add	r3, r1
 8003070:	3326      	adds	r3, #38	@ 0x26
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00b      	beq.n	8003090 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	1a9b      	subs	r3, r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	3326      	adds	r3, #38	@ 0x26
 8003088:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800308a:	2b02      	cmp	r3, #2
 800308c:	f040 8209 	bne.w	80034a2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003090:	78fb      	ldrb	r3, [r7, #3]
 8003092:	015a      	lsls	r2, r3, #5
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	4413      	add	r3, r2
 8003098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030a6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030ae:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80030b0:	78fb      	ldrb	r3, [r7, #3]
 80030b2:	015a      	lsls	r2, r3, #5
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	4413      	add	r3, r2
 80030b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030bc:	461a      	mov	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030c2:	e1ee      	b.n	80034a2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	334d      	adds	r3, #77	@ 0x4d
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	2b05      	cmp	r3, #5
 80030d8:	f040 80c8 	bne.w	800326c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030dc:	78fa      	ldrb	r2, [r7, #3]
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	011b      	lsls	r3, r3, #4
 80030e4:	1a9b      	subs	r3, r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	334d      	adds	r3, #77	@ 0x4d
 80030ec:	2202      	movs	r2, #2
 80030ee:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	331b      	adds	r3, #27
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	2b01      	cmp	r3, #1
 8003104:	f040 81ce 	bne.w	80034a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	3326      	adds	r3, #38	@ 0x26
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	2b03      	cmp	r3, #3
 800311c:	d16b      	bne.n	80031f6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800311e:	78fa      	ldrb	r2, [r7, #3]
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	4613      	mov	r3, r2
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	3348      	adds	r3, #72	@ 0x48
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	1c59      	adds	r1, r3, #1
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4403      	add	r3, r0
 800313e:	3348      	adds	r3, #72	@ 0x48
 8003140:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	3348      	adds	r3, #72	@ 0x48
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b02      	cmp	r3, #2
 8003156:	d943      	bls.n	80031e0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003158:	78fa      	ldrb	r2, [r7, #3]
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	4613      	mov	r3, r2
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	440b      	add	r3, r1
 8003166:	3348      	adds	r3, #72	@ 0x48
 8003168:	2200      	movs	r2, #0
 800316a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	331b      	adds	r3, #27
 800317c:	2200      	movs	r2, #0
 800317e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003180:	78fa      	ldrb	r2, [r7, #3]
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	4613      	mov	r3, r2
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	440b      	add	r3, r1
 800318e:	3344      	adds	r3, #68	@ 0x44
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d809      	bhi.n	80031aa <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	331c      	adds	r3, #28
 80031a6:	2201      	movs	r2, #1
 80031a8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031aa:	78fb      	ldrb	r3, [r7, #3]
 80031ac:	015a      	lsls	r2, r3, #5
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4413      	add	r3, r2
 80031b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	78fa      	ldrb	r2, [r7, #3]
 80031ba:	0151      	lsls	r1, r2, #5
 80031bc:	693a      	ldr	r2, [r7, #16]
 80031be:	440a      	add	r2, r1
 80031c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	6879      	ldr	r1, [r7, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	1a9b      	subs	r3, r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	440b      	add	r3, r1
 80031d8:	334c      	adds	r3, #76	@ 0x4c
 80031da:	2204      	movs	r2, #4
 80031dc:	701a      	strb	r2, [r3, #0]
 80031de:	e014      	b.n	800320a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	334c      	adds	r3, #76	@ 0x4c
 80031f0:	2202      	movs	r2, #2
 80031f2:	701a      	strb	r2, [r3, #0]
 80031f4:	e009      	b.n	800320a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	334c      	adds	r3, #76	@ 0x4c
 8003206:	2202      	movs	r2, #2
 8003208:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800320a:	78fa      	ldrb	r2, [r7, #3]
 800320c:	6879      	ldr	r1, [r7, #4]
 800320e:	4613      	mov	r3, r2
 8003210:	011b      	lsls	r3, r3, #4
 8003212:	1a9b      	subs	r3, r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	440b      	add	r3, r1
 8003218:	3326      	adds	r3, #38	@ 0x26
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00b      	beq.n	8003238 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003220:	78fa      	ldrb	r2, [r7, #3]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	011b      	lsls	r3, r3, #4
 8003228:	1a9b      	subs	r3, r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	3326      	adds	r3, #38	@ 0x26
 8003230:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003232:	2b02      	cmp	r3, #2
 8003234:	f040 8136 	bne.w	80034a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	015a      	lsls	r2, r3, #5
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	4413      	add	r3, r2
 8003240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800324e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003256:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4413      	add	r3, r2
 8003260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003264:	461a      	mov	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6013      	str	r3, [r2, #0]
 800326a:	e11b      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800326c:	78fa      	ldrb	r2, [r7, #3]
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	4613      	mov	r3, r2
 8003272:	011b      	lsls	r3, r3, #4
 8003274:	1a9b      	subs	r3, r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	334d      	adds	r3, #77	@ 0x4d
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b03      	cmp	r3, #3
 8003280:	f040 8081 	bne.w	8003386 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	334d      	adds	r3, #77	@ 0x4d
 8003294:	2202      	movs	r2, #2
 8003296:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	331b      	adds	r3, #27
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	f040 80fa 	bne.w	80034a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032b0:	78fa      	ldrb	r2, [r7, #3]
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	4613      	mov	r3, r2
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	1a9b      	subs	r3, r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	334c      	adds	r3, #76	@ 0x4c
 80032c0:	2202      	movs	r2, #2
 80032c2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80032c4:	78fb      	ldrb	r3, [r7, #3]
 80032c6:	015a      	lsls	r2, r3, #5
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	4413      	add	r3, r2
 80032cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	0151      	lsls	r1, r2, #5
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	440a      	add	r2, r1
 80032da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80032e4:	78fb      	ldrb	r3, [r7, #3]
 80032e6:	015a      	lsls	r2, r3, #5
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	4413      	add	r3, r2
 80032ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	0151      	lsls	r1, r2, #5
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	440a      	add	r2, r1
 80032fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003302:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003304:	78fb      	ldrb	r3, [r7, #3]
 8003306:	015a      	lsls	r2, r3, #5
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	4413      	add	r3, r2
 800330c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	0151      	lsls	r1, r2, #5
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	440a      	add	r2, r1
 800331a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800331e:	f023 0320 	bic.w	r3, r3, #32
 8003322:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	1a9b      	subs	r3, r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3326      	adds	r3, #38	@ 0x26
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00b      	beq.n	8003352 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	1a9b      	subs	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	440b      	add	r3, r1
 8003348:	3326      	adds	r3, #38	@ 0x26
 800334a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800334c:	2b02      	cmp	r3, #2
 800334e:	f040 80a9 	bne.w	80034a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003352:	78fb      	ldrb	r3, [r7, #3]
 8003354:	015a      	lsls	r2, r3, #5
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	4413      	add	r3, r2
 800335a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003368:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003370:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003372:	78fb      	ldrb	r3, [r7, #3]
 8003374:	015a      	lsls	r2, r3, #5
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	4413      	add	r3, r2
 800337a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6013      	str	r3, [r2, #0]
 8003384:	e08e      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003386:	78fa      	ldrb	r2, [r7, #3]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	1a9b      	subs	r3, r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	334d      	adds	r3, #77	@ 0x4d
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b04      	cmp	r3, #4
 800339a:	d143      	bne.n	8003424 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800339c:	78fa      	ldrb	r2, [r7, #3]
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4613      	mov	r3, r2
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	1a9b      	subs	r3, r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	334d      	adds	r3, #77	@ 0x4d
 80033ac:	2202      	movs	r2, #2
 80033ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	334c      	adds	r3, #76	@ 0x4c
 80033c0:	2202      	movs	r2, #2
 80033c2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033c4:	78fa      	ldrb	r2, [r7, #3]
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	4613      	mov	r3, r2
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	1a9b      	subs	r3, r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	3326      	adds	r3, #38	@ 0x26
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	3326      	adds	r3, #38	@ 0x26
 80033ea:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d159      	bne.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	015a      	lsls	r2, r3, #5
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	4413      	add	r3, r2
 80033f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003406:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800340e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003410:	78fb      	ldrb	r3, [r7, #3]
 8003412:	015a      	lsls	r2, r3, #5
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4413      	add	r3, r2
 8003418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800341c:	461a      	mov	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6013      	str	r3, [r2, #0]
 8003422:	e03f      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003424:	78fa      	ldrb	r2, [r7, #3]
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	1a9b      	subs	r3, r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	334d      	adds	r3, #77	@ 0x4d
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	2b08      	cmp	r3, #8
 8003438:	d126      	bne.n	8003488 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	334d      	adds	r3, #77	@ 0x4d
 800344a:	2202      	movs	r2, #2
 800344c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800344e:	78fa      	ldrb	r2, [r7, #3]
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	3344      	adds	r3, #68	@ 0x44
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	1c59      	adds	r1, r3, #1
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	1a9b      	subs	r3, r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4403      	add	r3, r0
 800346e:	3344      	adds	r3, #68	@ 0x44
 8003470:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	4613      	mov	r3, r2
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	1a9b      	subs	r3, r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	334c      	adds	r3, #76	@ 0x4c
 8003482:	2204      	movs	r2, #4
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e00d      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	334d      	adds	r3, #77	@ 0x4d
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b02      	cmp	r3, #2
 800349c:	f000 8100 	beq.w	80036a0 <HCD_HC_IN_IRQHandler+0xcca>
 80034a0:	e000      	b.n	80034a4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034a2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	011b      	lsls	r3, r3, #4
 80034ac:	1a9b      	subs	r3, r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	334c      	adds	r3, #76	@ 0x4c
 80034b4:	781a      	ldrb	r2, [r3, #0]
 80034b6:	78fb      	ldrb	r3, [r7, #3]
 80034b8:	4619      	mov	r1, r3
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f006 fd52 	bl	8009f64 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034c0:	e0ef      	b.n	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	78fa      	ldrb	r2, [r7, #3]
 80034c8:	4611      	mov	r1, r2
 80034ca:	4618      	mov	r0, r3
 80034cc:	f003 fc41 	bl	8006d52 <USB_ReadChInterrupts>
 80034d0:	4603      	mov	r3, r0
 80034d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d6:	2b40      	cmp	r3, #64	@ 0x40
 80034d8:	d12f      	bne.n	800353a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80034da:	78fb      	ldrb	r3, [r7, #3]
 80034dc:	015a      	lsls	r2, r3, #5
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	4413      	add	r3, r2
 80034e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034e6:	461a      	mov	r2, r3
 80034e8:	2340      	movs	r3, #64	@ 0x40
 80034ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	334d      	adds	r3, #77	@ 0x4d
 80034fc:	2205      	movs	r2, #5
 80034fe:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	331a      	adds	r3, #26
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d109      	bne.n	800352a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3344      	adds	r3, #68	@ 0x44
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	78fa      	ldrb	r2, [r7, #3]
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f004 f9b7 	bl	80078a6 <USB_HC_Halt>
 8003538:	e0b3      	b.n	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	78fa      	ldrb	r2, [r7, #3]
 8003540:	4611      	mov	r1, r2
 8003542:	4618      	mov	r0, r3
 8003544:	f003 fc05 	bl	8006d52 <USB_ReadChInterrupts>
 8003548:	4603      	mov	r3, r0
 800354a:	f003 0310 	and.w	r3, r3, #16
 800354e:	2b10      	cmp	r3, #16
 8003550:	f040 80a7 	bne.w	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	3326      	adds	r3, #38	@ 0x26
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	2b03      	cmp	r3, #3
 8003568:	d11b      	bne.n	80035a2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800356a:	78fa      	ldrb	r2, [r7, #3]
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	1a9b      	subs	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	3344      	adds	r3, #68	@ 0x44
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800357e:	78fa      	ldrb	r2, [r7, #3]
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	334d      	adds	r3, #77	@ 0x4d
 800358e:	2204      	movs	r2, #4
 8003590:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	4611      	mov	r1, r2
 800359a:	4618      	mov	r0, r3
 800359c:	f004 f983 	bl	80078a6 <USB_HC_Halt>
 80035a0:	e03f      	b.n	8003622 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035a2:	78fa      	ldrb	r2, [r7, #3]
 80035a4:	6879      	ldr	r1, [r7, #4]
 80035a6:	4613      	mov	r3, r2
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	1a9b      	subs	r3, r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	440b      	add	r3, r1
 80035b0:	3326      	adds	r3, #38	@ 0x26
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00a      	beq.n	80035ce <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80035b8:	78fa      	ldrb	r2, [r7, #3]
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	4613      	mov	r3, r2
 80035be:	011b      	lsls	r3, r3, #4
 80035c0:	1a9b      	subs	r3, r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	3326      	adds	r3, #38	@ 0x26
 80035c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d129      	bne.n	8003622 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80035ce:	78fa      	ldrb	r2, [r7, #3]
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	4613      	mov	r3, r2
 80035d4:	011b      	lsls	r3, r3, #4
 80035d6:	1a9b      	subs	r3, r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	440b      	add	r3, r1
 80035dc:	3344      	adds	r3, #68	@ 0x44
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	799b      	ldrb	r3, [r3, #6]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00a      	beq.n	8003600 <HCD_HC_IN_IRQHandler+0xc2a>
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	4613      	mov	r3, r2
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	1a9b      	subs	r3, r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	440b      	add	r3, r1
 80035f8:	331b      	adds	r3, #27
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d110      	bne.n	8003622 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003600:	78fa      	ldrb	r2, [r7, #3]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	1a9b      	subs	r3, r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	334d      	adds	r3, #77	@ 0x4d
 8003610:	2204      	movs	r2, #4
 8003612:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	4611      	mov	r1, r2
 800361c:	4618      	mov	r0, r3
 800361e:	f004 f942 	bl	80078a6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003622:	78fa      	ldrb	r2, [r7, #3]
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	1a9b      	subs	r3, r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	440b      	add	r3, r1
 8003630:	331b      	adds	r3, #27
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d129      	bne.n	800368c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003638:	78fa      	ldrb	r2, [r7, #3]
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	4613      	mov	r3, r2
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	1a9b      	subs	r3, r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	331b      	adds	r3, #27
 8003648:	2200      	movs	r2, #0
 800364a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800364c:	78fb      	ldrb	r3, [r7, #3]
 800364e:	015a      	lsls	r2, r3, #5
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	4413      	add	r3, r2
 8003654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	78fa      	ldrb	r2, [r7, #3]
 800365c:	0151      	lsls	r1, r2, #5
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	440a      	add	r2, r1
 8003662:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800366a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800366c:	78fb      	ldrb	r3, [r7, #3]
 800366e:	015a      	lsls	r2, r3, #5
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	4413      	add	r3, r2
 8003674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	0151      	lsls	r1, r2, #5
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	440a      	add	r2, r1
 8003682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003686:	f043 0320 	orr.w	r3, r3, #32
 800368a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800368c:	78fb      	ldrb	r3, [r7, #3]
 800368e:	015a      	lsls	r2, r3, #5
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4413      	add	r3, r2
 8003694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003698:	461a      	mov	r2, r3
 800369a:	2310      	movs	r3, #16
 800369c:	6093      	str	r3, [r2, #8]
 800369e:	e000      	b.n	80036a2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80036a0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80036a2:	3718      	adds	r7, #24
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	78fa      	ldrb	r2, [r7, #3]
 80036c4:	4611      	mov	r1, r2
 80036c6:	4618      	mov	r0, r3
 80036c8:	f003 fb43 	bl	8006d52 <USB_ReadChInterrupts>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d11b      	bne.n	800370e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80036d6:	78fb      	ldrb	r3, [r7, #3]
 80036d8:	015a      	lsls	r2, r3, #5
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	4413      	add	r3, r2
 80036de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036e2:	461a      	mov	r2, r3
 80036e4:	2304      	movs	r3, #4
 80036e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80036e8:	78fa      	ldrb	r2, [r7, #3]
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	4613      	mov	r3, r2
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	1a9b      	subs	r3, r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	334d      	adds	r3, #77	@ 0x4d
 80036f8:	2207      	movs	r2, #7
 80036fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	4611      	mov	r1, r2
 8003704:	4618      	mov	r0, r3
 8003706:	f004 f8ce 	bl	80078a6 <USB_HC_Halt>
 800370a:	f000 bc89 	b.w	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	78fa      	ldrb	r2, [r7, #3]
 8003714:	4611      	mov	r1, r2
 8003716:	4618      	mov	r0, r3
 8003718:	f003 fb1b 	bl	8006d52 <USB_ReadChInterrupts>
 800371c:	4603      	mov	r3, r0
 800371e:	f003 0320 	and.w	r3, r3, #32
 8003722:	2b20      	cmp	r3, #32
 8003724:	f040 8082 	bne.w	800382c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	015a      	lsls	r2, r3, #5
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	4413      	add	r3, r2
 8003730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003734:	461a      	mov	r2, r3
 8003736:	2320      	movs	r3, #32
 8003738:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800373a:	78fa      	ldrb	r2, [r7, #3]
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	011b      	lsls	r3, r3, #4
 8003742:	1a9b      	subs	r3, r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	440b      	add	r3, r1
 8003748:	3319      	adds	r3, #25
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d124      	bne.n	800379a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003750:	78fa      	ldrb	r2, [r7, #3]
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	011b      	lsls	r3, r3, #4
 8003758:	1a9b      	subs	r3, r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	3319      	adds	r3, #25
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003764:	78fa      	ldrb	r2, [r7, #3]
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	1a9b      	subs	r3, r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	334c      	adds	r3, #76	@ 0x4c
 8003774:	2202      	movs	r2, #2
 8003776:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003778:	78fa      	ldrb	r2, [r7, #3]
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	4613      	mov	r3, r2
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	1a9b      	subs	r3, r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	334d      	adds	r3, #77	@ 0x4d
 8003788:	2203      	movs	r2, #3
 800378a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	78fa      	ldrb	r2, [r7, #3]
 8003792:	4611      	mov	r1, r2
 8003794:	4618      	mov	r0, r3
 8003796:	f004 f886 	bl	80078a6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	331a      	adds	r3, #26
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	f040 8437 	bne.w	8004020 <HCD_HC_OUT_IRQHandler+0x978>
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	331b      	adds	r3, #27
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f040 842b 	bne.w	8004020 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80037ca:	78fa      	ldrb	r2, [r7, #3]
 80037cc:	6879      	ldr	r1, [r7, #4]
 80037ce:	4613      	mov	r3, r2
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	440b      	add	r3, r1
 80037d8:	3326      	adds	r3, #38	@ 0x26
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d009      	beq.n	80037f4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80037e0:	78fa      	ldrb	r2, [r7, #3]
 80037e2:	6879      	ldr	r1, [r7, #4]
 80037e4:	4613      	mov	r3, r2
 80037e6:	011b      	lsls	r3, r3, #4
 80037e8:	1a9b      	subs	r3, r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	440b      	add	r3, r1
 80037ee:	331b      	adds	r3, #27
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80037f4:	78fa      	ldrb	r2, [r7, #3]
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	011b      	lsls	r3, r3, #4
 80037fc:	1a9b      	subs	r3, r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	334d      	adds	r3, #77	@ 0x4d
 8003804:	2203      	movs	r2, #3
 8003806:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	4611      	mov	r1, r2
 8003810:	4618      	mov	r0, r3
 8003812:	f004 f848 	bl	80078a6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003816:	78fa      	ldrb	r2, [r7, #3]
 8003818:	6879      	ldr	r1, [r7, #4]
 800381a:	4613      	mov	r3, r2
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	1a9b      	subs	r3, r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	440b      	add	r3, r1
 8003824:	3344      	adds	r3, #68	@ 0x44
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	e3f9      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	78fa      	ldrb	r2, [r7, #3]
 8003832:	4611      	mov	r1, r2
 8003834:	4618      	mov	r0, r3
 8003836:	f003 fa8c 	bl	8006d52 <USB_ReadChInterrupts>
 800383a:	4603      	mov	r3, r0
 800383c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003844:	d111      	bne.n	800386a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003846:	78fb      	ldrb	r3, [r7, #3]
 8003848:	015a      	lsls	r2, r3, #5
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	4413      	add	r3, r2
 800384e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003852:	461a      	mov	r2, r3
 8003854:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003858:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	78fa      	ldrb	r2, [r7, #3]
 8003860:	4611      	mov	r1, r2
 8003862:	4618      	mov	r0, r3
 8003864:	f004 f81f 	bl	80078a6 <USB_HC_Halt>
 8003868:	e3da      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	4611      	mov	r1, r2
 8003872:	4618      	mov	r0, r3
 8003874:	f003 fa6d 	bl	8006d52 <USB_ReadChInterrupts>
 8003878:	4603      	mov	r3, r0
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b01      	cmp	r3, #1
 8003880:	d168      	bne.n	8003954 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	3344      	adds	r3, #68	@ 0x44
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	78fa      	ldrb	r2, [r7, #3]
 800389c:	4611      	mov	r1, r2
 800389e:	4618      	mov	r0, r3
 80038a0:	f003 fa57 	bl	8006d52 <USB_ReadChInterrupts>
 80038a4:	4603      	mov	r3, r0
 80038a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038aa:	2b40      	cmp	r3, #64	@ 0x40
 80038ac:	d112      	bne.n	80038d4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	440b      	add	r3, r1
 80038bc:	3319      	adds	r3, #25
 80038be:	2201      	movs	r2, #1
 80038c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038c2:	78fb      	ldrb	r3, [r7, #3]
 80038c4:	015a      	lsls	r2, r3, #5
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	4413      	add	r3, r2
 80038ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038ce:	461a      	mov	r2, r3
 80038d0:	2340      	movs	r3, #64	@ 0x40
 80038d2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80038d4:	78fa      	ldrb	r2, [r7, #3]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	331b      	adds	r3, #27
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d019      	beq.n	800391e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80038ea:	78fa      	ldrb	r2, [r7, #3]
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	4613      	mov	r3, r2
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	1a9b      	subs	r3, r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	440b      	add	r3, r1
 80038f8:	331b      	adds	r3, #27
 80038fa:	2200      	movs	r2, #0
 80038fc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80038fe:	78fb      	ldrb	r3, [r7, #3]
 8003900:	015a      	lsls	r2, r3, #5
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	4413      	add	r3, r2
 8003906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	78fa      	ldrb	r2, [r7, #3]
 800390e:	0151      	lsls	r1, r2, #5
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	440a      	add	r2, r1
 8003914:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800391c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800391e:	78fb      	ldrb	r3, [r7, #3]
 8003920:	015a      	lsls	r2, r3, #5
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4413      	add	r3, r2
 8003926:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800392a:	461a      	mov	r2, r3
 800392c:	2301      	movs	r3, #1
 800392e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003930:	78fa      	ldrb	r2, [r7, #3]
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4613      	mov	r3, r2
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	1a9b      	subs	r3, r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	334d      	adds	r3, #77	@ 0x4d
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	4611      	mov	r1, r2
 800394c:	4618      	mov	r0, r3
 800394e:	f003 ffaa 	bl	80078a6 <USB_HC_Halt>
 8003952:	e365      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	78fa      	ldrb	r2, [r7, #3]
 800395a:	4611      	mov	r1, r2
 800395c:	4618      	mov	r0, r3
 800395e:	f003 f9f8 	bl	8006d52 <USB_ReadChInterrupts>
 8003962:	4603      	mov	r3, r0
 8003964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003968:	2b40      	cmp	r3, #64	@ 0x40
 800396a:	d139      	bne.n	80039e0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800396c:	78fa      	ldrb	r2, [r7, #3]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	011b      	lsls	r3, r3, #4
 8003974:	1a9b      	subs	r3, r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	334d      	adds	r3, #77	@ 0x4d
 800397c:	2205      	movs	r2, #5
 800397e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003980:	78fa      	ldrb	r2, [r7, #3]
 8003982:	6879      	ldr	r1, [r7, #4]
 8003984:	4613      	mov	r3, r2
 8003986:	011b      	lsls	r3, r3, #4
 8003988:	1a9b      	subs	r3, r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	331a      	adds	r3, #26
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d109      	bne.n	80039aa <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003996:	78fa      	ldrb	r2, [r7, #3]
 8003998:	6879      	ldr	r1, [r7, #4]
 800399a:	4613      	mov	r3, r2
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	1a9b      	subs	r3, r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	440b      	add	r3, r1
 80039a4:	3319      	adds	r3, #25
 80039a6:	2201      	movs	r2, #1
 80039a8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80039aa:	78fa      	ldrb	r2, [r7, #3]
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	4613      	mov	r3, r2
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	1a9b      	subs	r3, r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	3344      	adds	r3, #68	@ 0x44
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	78fa      	ldrb	r2, [r7, #3]
 80039c4:	4611      	mov	r1, r2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f003 ff6d 	bl	80078a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80039cc:	78fb      	ldrb	r3, [r7, #3]
 80039ce:	015a      	lsls	r2, r3, #5
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4413      	add	r3, r2
 80039d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d8:	461a      	mov	r2, r3
 80039da:	2340      	movs	r3, #64	@ 0x40
 80039dc:	6093      	str	r3, [r2, #8]
 80039de:	e31f      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	78fa      	ldrb	r2, [r7, #3]
 80039e6:	4611      	mov	r1, r2
 80039e8:	4618      	mov	r0, r3
 80039ea:	f003 f9b2 	bl	8006d52 <USB_ReadChInterrupts>
 80039ee:	4603      	mov	r3, r0
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	d11a      	bne.n	8003a2e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80039f8:	78fb      	ldrb	r3, [r7, #3]
 80039fa:	015a      	lsls	r2, r3, #5
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	4413      	add	r3, r2
 8003a00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a04:	461a      	mov	r2, r3
 8003a06:	2308      	movs	r3, #8
 8003a08:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003a0a:	78fa      	ldrb	r2, [r7, #3]
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	1a9b      	subs	r3, r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	440b      	add	r3, r1
 8003a18:	334d      	adds	r3, #77	@ 0x4d
 8003a1a:	2206      	movs	r2, #6
 8003a1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	78fa      	ldrb	r2, [r7, #3]
 8003a24:	4611      	mov	r1, r2
 8003a26:	4618      	mov	r0, r3
 8003a28:	f003 ff3d 	bl	80078a6 <USB_HC_Halt>
 8003a2c:	e2f8      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	4611      	mov	r1, r2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f003 f98b 	bl	8006d52 <USB_ReadChInterrupts>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f003 0310 	and.w	r3, r3, #16
 8003a42:	2b10      	cmp	r3, #16
 8003a44:	d144      	bne.n	8003ad0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a46:	78fa      	ldrb	r2, [r7, #3]
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	3344      	adds	r3, #68	@ 0x44
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	440b      	add	r3, r1
 8003a68:	334d      	adds	r3, #77	@ 0x4d
 8003a6a:	2204      	movs	r2, #4
 8003a6c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	3319      	adds	r3, #25
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d114      	bne.n	8003aae <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	3318      	adds	r3, #24
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d109      	bne.n	8003aae <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	3319      	adds	r3, #25
 8003aaa:	2201      	movs	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	78fa      	ldrb	r2, [r7, #3]
 8003ab4:	4611      	mov	r1, r2
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f003 fef5 	bl	80078a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003abc:	78fb      	ldrb	r3, [r7, #3]
 8003abe:	015a      	lsls	r2, r3, #5
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ac8:	461a      	mov	r2, r3
 8003aca:	2310      	movs	r3, #16
 8003acc:	6093      	str	r3, [r2, #8]
 8003ace:	e2a7      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f003 f93a 	bl	8006d52 <USB_ReadChInterrupts>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ae4:	2b80      	cmp	r3, #128	@ 0x80
 8003ae6:	f040 8083 	bne.w	8003bf0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	799b      	ldrb	r3, [r3, #6]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d111      	bne.n	8003b16 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003af2:	78fa      	ldrb	r2, [r7, #3]
 8003af4:	6879      	ldr	r1, [r7, #4]
 8003af6:	4613      	mov	r3, r2
 8003af8:	011b      	lsls	r3, r3, #4
 8003afa:	1a9b      	subs	r3, r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	440b      	add	r3, r1
 8003b00:	334d      	adds	r3, #77	@ 0x4d
 8003b02:	2207      	movs	r2, #7
 8003b04:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	78fa      	ldrb	r2, [r7, #3]
 8003b0c:	4611      	mov	r1, r2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f003 fec9 	bl	80078a6 <USB_HC_Halt>
 8003b14:	e062      	b.n	8003bdc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	440b      	add	r3, r1
 8003b24:	3344      	adds	r3, #68	@ 0x44
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	1c59      	adds	r1, r3, #1
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4403      	add	r3, r0
 8003b36:	3344      	adds	r3, #68	@ 0x44
 8003b38:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	1a9b      	subs	r3, r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	3344      	adds	r3, #68	@ 0x44
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d922      	bls.n	8003b96 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003b50:	78fa      	ldrb	r2, [r7, #3]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	3344      	adds	r3, #68	@ 0x44
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	334c      	adds	r3, #76	@ 0x4c
 8003b74:	2204      	movs	r2, #4
 8003b76:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	1a9b      	subs	r3, r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	334c      	adds	r3, #76	@ 0x4c
 8003b88:	781a      	ldrb	r2, [r3, #0]
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f006 f9e8 	bl	8009f64 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b94:	e022      	b.n	8003bdc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b96:	78fa      	ldrb	r2, [r7, #3]
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	1a9b      	subs	r3, r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	334c      	adds	r3, #76	@ 0x4c
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003baa:	78fb      	ldrb	r3, [r7, #3]
 8003bac:	015a      	lsls	r2, r3, #5
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bc0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003bc8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003bca:	78fb      	ldrb	r3, [r7, #3]
 8003bcc:	015a      	lsls	r2, r3, #5
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003bdc:	78fb      	ldrb	r3, [r7, #3]
 8003bde:	015a      	lsls	r2, r3, #5
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003be8:	461a      	mov	r2, r3
 8003bea:	2380      	movs	r3, #128	@ 0x80
 8003bec:	6093      	str	r3, [r2, #8]
 8003bee:	e217      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	78fa      	ldrb	r2, [r7, #3]
 8003bf6:	4611      	mov	r1, r2
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f003 f8aa 	bl	8006d52 <USB_ReadChInterrupts>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c08:	d11b      	bne.n	8003c42 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	011b      	lsls	r3, r3, #4
 8003c12:	1a9b      	subs	r3, r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	334d      	adds	r3, #77	@ 0x4d
 8003c1a:	2209      	movs	r2, #9
 8003c1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	4611      	mov	r1, r2
 8003c26:	4618      	mov	r0, r3
 8003c28:	f003 fe3d 	bl	80078a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003c2c:	78fb      	ldrb	r3, [r7, #3]
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c3e:	6093      	str	r3, [r2, #8]
 8003c40:	e1ee      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	78fa      	ldrb	r2, [r7, #3]
 8003c48:	4611      	mov	r1, r2
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f003 f881 	bl	8006d52 <USB_ReadChInterrupts>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	f040 81df 	bne.w	800401a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003c5c:	78fb      	ldrb	r3, [r7, #3]
 8003c5e:	015a      	lsls	r2, r3, #5
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	4413      	add	r3, r2
 8003c64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c68:	461a      	mov	r2, r3
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003c6e:	78fa      	ldrb	r2, [r7, #3]
 8003c70:	6879      	ldr	r1, [r7, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	1a9b      	subs	r3, r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	334d      	adds	r3, #77	@ 0x4d
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	f040 8093 	bne.w	8003dac <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	440b      	add	r3, r1
 8003c94:	334d      	adds	r3, #77	@ 0x4d
 8003c96:	2202      	movs	r2, #2
 8003c98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	1a9b      	subs	r3, r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	334c      	adds	r3, #76	@ 0x4c
 8003caa:	2201      	movs	r2, #1
 8003cac:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	3326      	adds	r3, #38	@ 0x26
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d00b      	beq.n	8003cdc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	6879      	ldr	r1, [r7, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	3326      	adds	r3, #38	@ 0x26
 8003cd4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003cd6:	2b03      	cmp	r3, #3
 8003cd8:	f040 8190 	bne.w	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	799b      	ldrb	r3, [r3, #6]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d115      	bne.n	8003d10 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003ce4:	78fa      	ldrb	r2, [r7, #3]
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	1a9b      	subs	r3, r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	440b      	add	r3, r1
 8003cf2:	333d      	adds	r3, #61	@ 0x3d
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	f083 0301 	eor.w	r3, r3, #1
 8003cfc:	b2d8      	uxtb	r0, r3
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	333d      	adds	r3, #61	@ 0x3d
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	799b      	ldrb	r3, [r3, #6]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	f040 8171 	bne.w	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
 8003d1a:	78fa      	ldrb	r2, [r7, #3]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	3334      	adds	r3, #52	@ 0x34
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 8165 	beq.w	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003d32:	78fa      	ldrb	r2, [r7, #3]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	1a9b      	subs	r3, r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	3334      	adds	r3, #52	@ 0x34
 8003d42:	6819      	ldr	r1, [r3, #0]
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4403      	add	r3, r0
 8003d52:	3328      	adds	r3, #40	@ 0x28
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	440b      	add	r3, r1
 8003d58:	1e59      	subs	r1, r3, #1
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	1a9b      	subs	r3, r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4403      	add	r3, r0
 8003d68:	3328      	adds	r3, #40	@ 0x28
 8003d6a:	881b      	ldrh	r3, [r3, #0]
 8003d6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d70:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 813f 	beq.w	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003d7e:	78fa      	ldrb	r2, [r7, #3]
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	4613      	mov	r3, r2
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	1a9b      	subs	r3, r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	440b      	add	r3, r1
 8003d8c:	333d      	adds	r3, #61	@ 0x3d
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	78fa      	ldrb	r2, [r7, #3]
 8003d92:	f083 0301 	eor.w	r3, r3, #1
 8003d96:	b2d8      	uxtb	r0, r3
 8003d98:	6879      	ldr	r1, [r7, #4]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	011b      	lsls	r3, r3, #4
 8003d9e:	1a9b      	subs	r3, r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	333d      	adds	r3, #61	@ 0x3d
 8003da6:	4602      	mov	r2, r0
 8003da8:	701a      	strb	r2, [r3, #0]
 8003daa:	e127      	b.n	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003dac:	78fa      	ldrb	r2, [r7, #3]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4613      	mov	r3, r2
 8003db2:	011b      	lsls	r3, r3, #4
 8003db4:	1a9b      	subs	r3, r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	334d      	adds	r3, #77	@ 0x4d
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	2b03      	cmp	r3, #3
 8003dc0:	d120      	bne.n	8003e04 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dc2:	78fa      	ldrb	r2, [r7, #3]
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	1a9b      	subs	r3, r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	334d      	adds	r3, #77	@ 0x4d
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003dd6:	78fa      	ldrb	r2, [r7, #3]
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	011b      	lsls	r3, r3, #4
 8003dde:	1a9b      	subs	r3, r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	440b      	add	r3, r1
 8003de4:	331b      	adds	r3, #27
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	f040 8107 	bne.w	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dee:	78fa      	ldrb	r2, [r7, #3]
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	4613      	mov	r3, r2
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	334c      	adds	r3, #76	@ 0x4c
 8003dfe:	2202      	movs	r2, #2
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e0fb      	b.n	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	334d      	adds	r3, #77	@ 0x4d
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d13a      	bne.n	8003e90 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e1a:	78fa      	ldrb	r2, [r7, #3]
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	011b      	lsls	r3, r3, #4
 8003e22:	1a9b      	subs	r3, r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	440b      	add	r3, r1
 8003e28:	334d      	adds	r3, #77	@ 0x4d
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	334c      	adds	r3, #76	@ 0x4c
 8003e3e:	2202      	movs	r2, #2
 8003e40:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e42:	78fa      	ldrb	r2, [r7, #3]
 8003e44:	6879      	ldr	r1, [r7, #4]
 8003e46:	4613      	mov	r3, r2
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	1a9b      	subs	r3, r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	440b      	add	r3, r1
 8003e50:	331b      	adds	r3, #27
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	f040 80d1 	bne.w	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	331b      	adds	r3, #27
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e6e:	78fb      	ldrb	r3, [r7, #3]
 8003e70:	015a      	lsls	r2, r3, #5
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	4413      	add	r3, r2
 8003e76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	78fa      	ldrb	r2, [r7, #3]
 8003e7e:	0151      	lsls	r1, r2, #5
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	440a      	add	r2, r1
 8003e84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e8c:	6053      	str	r3, [r2, #4]
 8003e8e:	e0b5      	b.n	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	1a9b      	subs	r3, r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	334d      	adds	r3, #77	@ 0x4d
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b05      	cmp	r3, #5
 8003ea4:	d114      	bne.n	8003ed0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ea6:	78fa      	ldrb	r2, [r7, #3]
 8003ea8:	6879      	ldr	r1, [r7, #4]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	011b      	lsls	r3, r3, #4
 8003eae:	1a9b      	subs	r3, r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	334d      	adds	r3, #77	@ 0x4d
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003eba:	78fa      	ldrb	r2, [r7, #3]
 8003ebc:	6879      	ldr	r1, [r7, #4]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	1a9b      	subs	r3, r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	334c      	adds	r3, #76	@ 0x4c
 8003eca:	2202      	movs	r2, #2
 8003ecc:	701a      	strb	r2, [r3, #0]
 8003ece:	e095      	b.n	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	334d      	adds	r3, #77	@ 0x4d
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	2b06      	cmp	r3, #6
 8003ee4:	d114      	bne.n	8003f10 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ee6:	78fa      	ldrb	r2, [r7, #3]
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	334d      	adds	r3, #77	@ 0x4d
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003efa:	78fa      	ldrb	r2, [r7, #3]
 8003efc:	6879      	ldr	r1, [r7, #4]
 8003efe:	4613      	mov	r3, r2
 8003f00:	011b      	lsls	r3, r3, #4
 8003f02:	1a9b      	subs	r3, r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	440b      	add	r3, r1
 8003f08:	334c      	adds	r3, #76	@ 0x4c
 8003f0a:	2205      	movs	r2, #5
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e075      	b.n	8003ffc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f10:	78fa      	ldrb	r2, [r7, #3]
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	4613      	mov	r3, r2
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	334d      	adds	r3, #77	@ 0x4d
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	2b07      	cmp	r3, #7
 8003f24:	d00a      	beq.n	8003f3c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003f26:	78fa      	ldrb	r2, [r7, #3]
 8003f28:	6879      	ldr	r1, [r7, #4]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	334d      	adds	r3, #77	@ 0x4d
 8003f36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f38:	2b09      	cmp	r3, #9
 8003f3a:	d170      	bne.n	800401e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f3c:	78fa      	ldrb	r2, [r7, #3]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	334d      	adds	r3, #77	@ 0x4d
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f50:	78fa      	ldrb	r2, [r7, #3]
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	4613      	mov	r3, r2
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	3344      	adds	r3, #68	@ 0x44
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	1c59      	adds	r1, r3, #1
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	1a9b      	subs	r3, r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4403      	add	r3, r0
 8003f70:	3344      	adds	r3, #68	@ 0x44
 8003f72:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f74:	78fa      	ldrb	r2, [r7, #3]
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	3344      	adds	r3, #68	@ 0x44
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d914      	bls.n	8003fb4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f8a:	78fa      	ldrb	r2, [r7, #3]
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	1a9b      	subs	r3, r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	3344      	adds	r3, #68	@ 0x44
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f9e:	78fa      	ldrb	r2, [r7, #3]
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	1a9b      	subs	r3, r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	440b      	add	r3, r1
 8003fac:	334c      	adds	r3, #76	@ 0x4c
 8003fae:	2204      	movs	r2, #4
 8003fb0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fb2:	e022      	b.n	8003ffa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fb4:	78fa      	ldrb	r2, [r7, #3]
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	1a9b      	subs	r3, r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	334c      	adds	r3, #76	@ 0x4c
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fc8:	78fb      	ldrb	r3, [r7, #3]
 8003fca:	015a      	lsls	r2, r3, #5
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	4413      	add	r3, r2
 8003fd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003fde:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003fe6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003fe8:	78fb      	ldrb	r3, [r7, #3]
 8003fea:	015a      	lsls	r2, r3, #5
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4413      	add	r3, r2
 8003ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ffa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	334c      	adds	r3, #76	@ 0x4c
 800400c:	781a      	ldrb	r2, [r3, #0]
 800400e:	78fb      	ldrb	r3, [r7, #3]
 8004010:	4619      	mov	r1, r3
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f005 ffa6 	bl	8009f64 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004018:	e002      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800401a:	bf00      	nop
 800401c:	e000      	b.n	8004020 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800401e:	bf00      	nop
  }
}
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b08a      	sub	sp, #40	@ 0x28
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004036:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f003 030f 	and.w	r3, r3, #15
 8004046:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	0c5b      	lsrs	r3, r3, #17
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	091b      	lsrs	r3, r3, #4
 8004056:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800405a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2b02      	cmp	r3, #2
 8004060:	d004      	beq.n	800406c <HCD_RXQLVL_IRQHandler+0x46>
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b05      	cmp	r3, #5
 8004066:	f000 80b6 	beq.w	80041d6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800406a:	e0b7      	b.n	80041dc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	2b00      	cmp	r3, #0
 8004070:	f000 80b3 	beq.w	80041da <HCD_RXQLVL_IRQHandler+0x1b4>
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4613      	mov	r3, r2
 800407a:	011b      	lsls	r3, r3, #4
 800407c:	1a9b      	subs	r3, r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	332c      	adds	r3, #44	@ 0x2c
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 80a7 	beq.w	80041da <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4613      	mov	r3, r2
 8004092:	011b      	lsls	r3, r3, #4
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	3338      	adds	r3, #56	@ 0x38
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	18d1      	adds	r1, r2, r3
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	4613      	mov	r3, r2
 80040a8:	011b      	lsls	r3, r3, #4
 80040aa:	1a9b      	subs	r3, r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4403      	add	r3, r0
 80040b0:	3334      	adds	r3, #52	@ 0x34
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4299      	cmp	r1, r3
 80040b6:	f200 8083 	bhi.w	80041c0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6818      	ldr	r0, [r3, #0]
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	4613      	mov	r3, r2
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	332c      	adds	r3, #44	@ 0x2c
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	b292      	uxth	r2, r2
 80040d4:	4619      	mov	r1, r3
 80040d6:	f002 fdd1 	bl	8006c7c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	4613      	mov	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	332c      	adds	r3, #44	@ 0x2c
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	18d1      	adds	r1, r2, r3
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4613      	mov	r3, r2
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	1a9b      	subs	r3, r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4403      	add	r3, r0
 80040fe:	332c      	adds	r3, #44	@ 0x2c
 8004100:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004102:	6879      	ldr	r1, [r7, #4]
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	4613      	mov	r3, r2
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	1a9b      	subs	r3, r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	440b      	add	r3, r1
 8004110:	3338      	adds	r3, #56	@ 0x38
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	18d1      	adds	r1, r2, r3
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	4613      	mov	r3, r2
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4403      	add	r3, r0
 8004126:	3338      	adds	r3, #56	@ 0x38
 8004128:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	4413      	add	r3, r2
 8004132:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	0cdb      	lsrs	r3, r3, #19
 800413a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800413e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004140:	6879      	ldr	r1, [r7, #4]
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4613      	mov	r3, r2
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	3328      	adds	r3, #40	@ 0x28
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	461a      	mov	r2, r3
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	4293      	cmp	r3, r2
 8004158:	d13f      	bne.n	80041da <HCD_RXQLVL_IRQHandler+0x1b4>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d03c      	beq.n	80041da <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	4413      	add	r3, r2
 8004168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004176:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800417e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	015a      	lsls	r2, r3, #5
 8004184:	6a3b      	ldr	r3, [r7, #32]
 8004186:	4413      	add	r3, r2
 8004188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800418c:	461a      	mov	r2, r3
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	333c      	adds	r3, #60	@ 0x3c
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	f083 0301 	eor.w	r3, r3, #1
 80041a8:	b2d8      	uxtb	r0, r3
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	333c      	adds	r3, #60	@ 0x3c
 80041ba:	4602      	mov	r2, r0
 80041bc:	701a      	strb	r2, [r3, #0]
      break;
 80041be:	e00c      	b.n	80041da <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	4613      	mov	r3, r2
 80041c6:	011b      	lsls	r3, r3, #4
 80041c8:	1a9b      	subs	r3, r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	334c      	adds	r3, #76	@ 0x4c
 80041d0:	2204      	movs	r2, #4
 80041d2:	701a      	strb	r2, [r3, #0]
      break;
 80041d4:	e001      	b.n	80041da <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80041d6:	bf00      	nop
 80041d8:	e000      	b.n	80041dc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80041da:	bf00      	nop
  }
}
 80041dc:	bf00      	nop
 80041de:	3728      	adds	r7, #40	@ 0x28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004210:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b02      	cmp	r3, #2
 800421a:	d10b      	bne.n	8004234 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b01      	cmp	r3, #1
 8004224:	d102      	bne.n	800422c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f005 fe80 	bl	8009f2c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f043 0302 	orr.w	r3, r3, #2
 8004232:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	2b08      	cmp	r3, #8
 800423c:	d132      	bne.n	80042a4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	f043 0308 	orr.w	r3, r3, #8
 8004244:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b04      	cmp	r3, #4
 800424e:	d126      	bne.n	800429e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	7a5b      	ldrb	r3, [r3, #9]
 8004254:	2b02      	cmp	r3, #2
 8004256:	d113      	bne.n	8004280 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800425e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004262:	d106      	bne.n	8004272 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2102      	movs	r1, #2
 800426a:	4618      	mov	r0, r3
 800426c:	f002 fe9c 	bl	8006fa8 <USB_InitFSLSPClkSel>
 8004270:	e011      	b.n	8004296 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2101      	movs	r1, #1
 8004278:	4618      	mov	r0, r3
 800427a:	f002 fe95 	bl	8006fa8 <USB_InitFSLSPClkSel>
 800427e:	e00a      	b.n	8004296 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	79db      	ldrb	r3, [r3, #7]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d106      	bne.n	8004296 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800428e:	461a      	mov	r2, r3
 8004290:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004294:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f005 fe72 	bl	8009f80 <HAL_HCD_PortEnabled_Callback>
 800429c:	e002      	b.n	80042a4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f005 fe7c 	bl	8009f9c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b20      	cmp	r3, #32
 80042ac:	d103      	bne.n	80042b6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f043 0320 	orr.w	r3, r3, #32
 80042b4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042bc:	461a      	mov	r2, r3
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	6013      	str	r3, [r2, #0]
}
 80042c2:	bf00      	nop
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
	...

080042cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e12b      	b.n	8004536 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d106      	bne.n	80042f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7fc fd9c 	bl	8000e30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2224      	movs	r2, #36	@ 0x24
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 0201 	bic.w	r2, r2, #1
 800430e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800431e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800432e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004330:	f001 fe7c 	bl	800602c <HAL_RCC_GetPCLK1Freq>
 8004334:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	4a81      	ldr	r2, [pc, #516]	@ (8004540 <HAL_I2C_Init+0x274>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d807      	bhi.n	8004350 <HAL_I2C_Init+0x84>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4a80      	ldr	r2, [pc, #512]	@ (8004544 <HAL_I2C_Init+0x278>)
 8004344:	4293      	cmp	r3, r2
 8004346:	bf94      	ite	ls
 8004348:	2301      	movls	r3, #1
 800434a:	2300      	movhi	r3, #0
 800434c:	b2db      	uxtb	r3, r3
 800434e:	e006      	b.n	800435e <HAL_I2C_Init+0x92>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4a7d      	ldr	r2, [pc, #500]	@ (8004548 <HAL_I2C_Init+0x27c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	bf94      	ite	ls
 8004358:	2301      	movls	r3, #1
 800435a:	2300      	movhi	r3, #0
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e0e7      	b.n	8004536 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	4a78      	ldr	r2, [pc, #480]	@ (800454c <HAL_I2C_Init+0x280>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	0c9b      	lsrs	r3, r3, #18
 8004370:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	430a      	orrs	r2, r1
 8004384:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	4a6a      	ldr	r2, [pc, #424]	@ (8004540 <HAL_I2C_Init+0x274>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d802      	bhi.n	80043a0 <HAL_I2C_Init+0xd4>
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	3301      	adds	r3, #1
 800439e:	e009      	b.n	80043b4 <HAL_I2C_Init+0xe8>
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043a6:	fb02 f303 	mul.w	r3, r2, r3
 80043aa:	4a69      	ldr	r2, [pc, #420]	@ (8004550 <HAL_I2C_Init+0x284>)
 80043ac:	fba2 2303 	umull	r2, r3, r2, r3
 80043b0:	099b      	lsrs	r3, r3, #6
 80043b2:	3301      	adds	r3, #1
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6812      	ldr	r2, [r2, #0]
 80043b8:	430b      	orrs	r3, r1
 80043ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	495c      	ldr	r1, [pc, #368]	@ (8004540 <HAL_I2C_Init+0x274>)
 80043d0:	428b      	cmp	r3, r1
 80043d2:	d819      	bhi.n	8004408 <HAL_I2C_Init+0x13c>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	1e59      	subs	r1, r3, #1
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	005b      	lsls	r3, r3, #1
 80043de:	fbb1 f3f3 	udiv	r3, r1, r3
 80043e2:	1c59      	adds	r1, r3, #1
 80043e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043e8:	400b      	ands	r3, r1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_I2C_Init+0x138>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1e59      	subs	r1, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80043fc:	3301      	adds	r3, #1
 80043fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004402:	e051      	b.n	80044a8 <HAL_I2C_Init+0x1dc>
 8004404:	2304      	movs	r3, #4
 8004406:	e04f      	b.n	80044a8 <HAL_I2C_Init+0x1dc>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d111      	bne.n	8004434 <HAL_I2C_Init+0x168>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	1e58      	subs	r0, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6859      	ldr	r1, [r3, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	440b      	add	r3, r1
 800441e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004422:	3301      	adds	r3, #1
 8004424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004428:	2b00      	cmp	r3, #0
 800442a:	bf0c      	ite	eq
 800442c:	2301      	moveq	r3, #1
 800442e:	2300      	movne	r3, #0
 8004430:	b2db      	uxtb	r3, r3
 8004432:	e012      	b.n	800445a <HAL_I2C_Init+0x18e>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	1e58      	subs	r0, r3, #1
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6859      	ldr	r1, [r3, #4]
 800443c:	460b      	mov	r3, r1
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	440b      	add	r3, r1
 8004442:	0099      	lsls	r1, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	fbb0 f3f3 	udiv	r3, r0, r3
 800444a:	3301      	adds	r3, #1
 800444c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004450:	2b00      	cmp	r3, #0
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_I2C_Init+0x196>
 800445e:	2301      	movs	r3, #1
 8004460:	e022      	b.n	80044a8 <HAL_I2C_Init+0x1dc>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10e      	bne.n	8004488 <HAL_I2C_Init+0x1bc>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1e58      	subs	r0, r3, #1
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6859      	ldr	r1, [r3, #4]
 8004472:	460b      	mov	r3, r1
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	440b      	add	r3, r1
 8004478:	fbb0 f3f3 	udiv	r3, r0, r3
 800447c:	3301      	adds	r3, #1
 800447e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004486:	e00f      	b.n	80044a8 <HAL_I2C_Init+0x1dc>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	1e58      	subs	r0, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	0099      	lsls	r1, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	fbb0 f3f3 	udiv	r3, r0, r3
 800449e:	3301      	adds	r3, #1
 80044a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	6809      	ldr	r1, [r1, #0]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69da      	ldr	r2, [r3, #28]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	6911      	ldr	r1, [r2, #16]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	68d2      	ldr	r2, [r2, #12]
 80044e2:	4311      	orrs	r1, r2
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6812      	ldr	r2, [r2, #0]
 80044e8:	430b      	orrs	r3, r1
 80044ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695a      	ldr	r2, [r3, #20]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	431a      	orrs	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f042 0201 	orr.w	r2, r2, #1
 8004516:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	000186a0 	.word	0x000186a0
 8004544:	001e847f 	.word	0x001e847f
 8004548:	003d08ff 	.word	0x003d08ff
 800454c:	431bde83 	.word	0x431bde83
 8004550:	10624dd3 	.word	0x10624dd3

08004554 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af02      	add	r7, sp, #8
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	607a      	str	r2, [r7, #4]
 800455e:	461a      	mov	r2, r3
 8004560:	460b      	mov	r3, r1
 8004562:	817b      	strh	r3, [r7, #10]
 8004564:	4613      	mov	r3, r2
 8004566:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004568:	f7fc ff14 	bl	8001394 <HAL_GetTick>
 800456c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b20      	cmp	r3, #32
 8004578:	f040 80e0 	bne.w	800473c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	2319      	movs	r3, #25
 8004582:	2201      	movs	r2, #1
 8004584:	4970      	ldr	r1, [pc, #448]	@ (8004748 <HAL_I2C_Master_Transmit+0x1f4>)
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 f964 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004592:	2302      	movs	r3, #2
 8004594:	e0d3      	b.n	800473e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_I2C_Master_Transmit+0x50>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e0cc      	b.n	800473e <HAL_I2C_Master_Transmit+0x1ea>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d007      	beq.n	80045ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f042 0201 	orr.w	r2, r2, #1
 80045c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2221      	movs	r2, #33	@ 0x21
 80045de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2210      	movs	r2, #16
 80045e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	893a      	ldrh	r2, [r7, #8]
 80045fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4a50      	ldr	r2, [pc, #320]	@ (800474c <HAL_I2C_Master_Transmit+0x1f8>)
 800460a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800460c:	8979      	ldrh	r1, [r7, #10]
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	6a3a      	ldr	r2, [r7, #32]
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f89c 	bl	8004750 <I2C_MasterRequestWrite>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e08d      	b.n	800473e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004622:	2300      	movs	r3, #0
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	613b      	str	r3, [r7, #16]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	613b      	str	r3, [r7, #16]
 8004636:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004638:	e066      	b.n	8004708 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	6a39      	ldr	r1, [r7, #32]
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 fa22 	bl	8004a88 <I2C_WaitOnTXEFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00d      	beq.n	8004666 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464e:	2b04      	cmp	r3, #4
 8004650:	d107      	bne.n	8004662 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004660:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e06b      	b.n	800473e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466a:	781a      	ldrb	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004676:	1c5a      	adds	r2, r3, #1
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004680:	b29b      	uxth	r3, r3
 8004682:	3b01      	subs	r3, #1
 8004684:	b29a      	uxth	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d11b      	bne.n	80046dc <HAL_I2C_Master_Transmit+0x188>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d017      	beq.n	80046dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	781a      	ldrb	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	6a39      	ldr	r1, [r7, #32]
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 fa19 	bl	8004b18 <I2C_WaitOnBTFFlagUntilTimeout>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00d      	beq.n	8004708 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d107      	bne.n	8004704 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004702:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e01a      	b.n	800473e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800470c:	2b00      	cmp	r3, #0
 800470e:	d194      	bne.n	800463a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800471e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004738:	2300      	movs	r3, #0
 800473a:	e000      	b.n	800473e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800473c:	2302      	movs	r3, #2
  }
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	00100002 	.word	0x00100002
 800474c:	ffff0000 	.word	0xffff0000

08004750 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af02      	add	r7, sp, #8
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	607a      	str	r2, [r7, #4]
 800475a:	603b      	str	r3, [r7, #0]
 800475c:	460b      	mov	r3, r1
 800475e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004764:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d006      	beq.n	800477a <I2C_MasterRequestWrite+0x2a>
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d003      	beq.n	800477a <I2C_MasterRequestWrite+0x2a>
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004778:	d108      	bne.n	800478c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	e00b      	b.n	80047a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004790:	2b12      	cmp	r3, #18
 8004792:	d107      	bne.n	80047a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 f84f 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00d      	beq.n	80047d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ca:	d103      	bne.n	80047d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e035      	b.n	8004844 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047e0:	d108      	bne.n	80047f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047e2:	897b      	ldrh	r3, [r7, #10]
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	461a      	mov	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047f0:	611a      	str	r2, [r3, #16]
 80047f2:	e01b      	b.n	800482c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80047f4:	897b      	ldrh	r3, [r7, #10]
 80047f6:	11db      	asrs	r3, r3, #7
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	f003 0306 	and.w	r3, r3, #6
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	f063 030f 	orn	r3, r3, #15
 8004804:	b2da      	uxtb	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	490e      	ldr	r1, [pc, #56]	@ (800484c <I2C_MasterRequestWrite+0xfc>)
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f898 	bl	8004948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e010      	b.n	8004844 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004822:	897b      	ldrh	r3, [r7, #10]
 8004824:	b2da      	uxtb	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	4907      	ldr	r1, [pc, #28]	@ (8004850 <I2C_MasterRequestWrite+0x100>)
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 f888 	bl	8004948 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	00010008 	.word	0x00010008
 8004850:	00010002 	.word	0x00010002

08004854 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004864:	e048      	b.n	80048f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486c:	d044      	beq.n	80048f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800486e:	f7fc fd91 	bl	8001394 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d302      	bcc.n	8004884 <I2C_WaitOnFlagUntilTimeout+0x30>
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d139      	bne.n	80048f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	0c1b      	lsrs	r3, r3, #16
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b01      	cmp	r3, #1
 800488c:	d10d      	bne.n	80048aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	43da      	mvns	r2, r3
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	4013      	ands	r3, r2
 800489a:	b29b      	uxth	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	bf0c      	ite	eq
 80048a0:	2301      	moveq	r3, #1
 80048a2:	2300      	movne	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	461a      	mov	r2, r3
 80048a8:	e00c      	b.n	80048c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	43da      	mvns	r2, r3
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	4013      	ands	r3, r2
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bf0c      	ite	eq
 80048bc:	2301      	moveq	r3, #1
 80048be:	2300      	movne	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	461a      	mov	r2, r3
 80048c4:	79fb      	ldrb	r3, [r7, #7]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d116      	bne.n	80048f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e4:	f043 0220 	orr.w	r2, r3, #32
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e023      	b.n	8004940 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	0c1b      	lsrs	r3, r3, #16
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d10d      	bne.n	800491e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	43da      	mvns	r2, r3
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4013      	ands	r3, r2
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	bf0c      	ite	eq
 8004914:	2301      	moveq	r3, #1
 8004916:	2300      	movne	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	461a      	mov	r2, r3
 800491c:	e00c      	b.n	8004938 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	43da      	mvns	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	4013      	ands	r3, r2
 800492a:	b29b      	uxth	r3, r3
 800492c:	2b00      	cmp	r3, #0
 800492e:	bf0c      	ite	eq
 8004930:	2301      	moveq	r3, #1
 8004932:	2300      	movne	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	461a      	mov	r2, r3
 8004938:	79fb      	ldrb	r3, [r7, #7]
 800493a:	429a      	cmp	r2, r3
 800493c:	d093      	beq.n	8004866 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3710      	adds	r7, #16
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004956:	e071      	b.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004966:	d123      	bne.n	80049b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004976:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004980:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2220      	movs	r2, #32
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499c:	f043 0204 	orr.w	r2, r3, #4
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e067      	b.n	8004a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b6:	d041      	beq.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b8:	f7fc fcec 	bl	8001394 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d302      	bcc.n	80049ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d136      	bne.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	0c1b      	lsrs	r3, r3, #16
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d10c      	bne.n	80049f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	43da      	mvns	r2, r3
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	4013      	ands	r3, r2
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	bf14      	ite	ne
 80049ea:	2301      	movne	r3, #1
 80049ec:	2300      	moveq	r3, #0
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	e00b      	b.n	8004a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	43da      	mvns	r2, r3
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	4013      	ands	r3, r2
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	bf14      	ite	ne
 8004a04:	2301      	movne	r3, #1
 8004a06:	2300      	moveq	r3, #0
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d016      	beq.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	f043 0220 	orr.w	r2, r3, #32
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e021      	b.n	8004a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	0c1b      	lsrs	r3, r3, #16
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d10c      	bne.n	8004a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	43da      	mvns	r2, r3
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	4013      	ands	r3, r2
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	e00b      	b.n	8004a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	43da      	mvns	r2, r3
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	bf14      	ite	ne
 8004a72:	2301      	movne	r3, #1
 8004a74:	2300      	moveq	r3, #0
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f47f af6d 	bne.w	8004958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a94:	e034      	b.n	8004b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 f886 	bl	8004ba8 <I2C_IsAcknowledgeFailed>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e034      	b.n	8004b10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aac:	d028      	beq.n	8004b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aae:	f7fc fc71 	bl	8001394 <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d302      	bcc.n	8004ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d11d      	bne.n	8004b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	695b      	ldr	r3, [r3, #20]
 8004aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ace:	2b80      	cmp	r3, #128	@ 0x80
 8004ad0:	d016      	beq.n	8004b00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aec:	f043 0220 	orr.w	r2, r3, #32
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e007      	b.n	8004b10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b0a:	2b80      	cmp	r3, #128	@ 0x80
 8004b0c:	d1c3      	bne.n	8004a96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b24:	e034      	b.n	8004b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f83e 	bl	8004ba8 <I2C_IsAcknowledgeFailed>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e034      	b.n	8004ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3c:	d028      	beq.n	8004b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b3e:	f7fc fc29 	bl	8001394 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d302      	bcc.n	8004b54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d11d      	bne.n	8004b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	d016      	beq.n	8004b90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7c:	f043 0220 	orr.w	r2, r3, #32
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e007      	b.n	8004ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	f003 0304 	and.w	r3, r3, #4
 8004b9a:	2b04      	cmp	r3, #4
 8004b9c:	d1c3      	bne.n	8004b26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bbe:	d11b      	bne.n	8004bf8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004bc8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be4:	f043 0204 	orr.w	r2, r3, #4
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e000      	b.n	8004bfa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
	...

08004c08 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e128      	b.n	8004e6c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d109      	bne.n	8004c3a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a90      	ldr	r2, [pc, #576]	@ (8004e74 <HAL_I2S_Init+0x26c>)
 8004c32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7fc f943 	bl	8000ec0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004c50:	f023 030f 	bic.w	r3, r3, #15
 8004c54:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d060      	beq.n	8004d28 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d102      	bne.n	8004c74 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004c6e:	2310      	movs	r3, #16
 8004c70:	617b      	str	r3, [r7, #20]
 8004c72:	e001      	b.n	8004c78 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004c74:	2320      	movs	r3, #32
 8004c76:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d802      	bhi.n	8004c86 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004c86:	2001      	movs	r0, #1
 8004c88:	f001 fada 	bl	8006240 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c8c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c96:	d125      	bne.n	8004ce4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d010      	beq.n	8004cc2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004caa:	4613      	mov	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4413      	add	r3, r2
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cbc:	3305      	adds	r3, #5
 8004cbe:	613b      	str	r3, [r7, #16]
 8004cc0:	e01f      	b.n	8004d02 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	00db      	lsls	r3, r3, #3
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ccc:	4613      	mov	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cde:	3305      	adds	r3, #5
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	e00e      	b.n	8004d02 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cec:	4613      	mov	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfe:	3305      	adds	r3, #5
 8004d00:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	4a5c      	ldr	r2, [pc, #368]	@ (8004e78 <HAL_I2S_Init+0x270>)
 8004d06:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0a:	08db      	lsrs	r3, r3, #3
 8004d0c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	085b      	lsrs	r3, r3, #1
 8004d1e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	021b      	lsls	r3, r3, #8
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	e003      	b.n	8004d30 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004d28:	2302      	movs	r3, #2
 8004d2a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d902      	bls.n	8004d3c <HAL_I2S_Init+0x134>
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	2bff      	cmp	r3, #255	@ 0xff
 8004d3a:	d907      	bls.n	8004d4c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d40:	f043 0210 	orr.w	r2, r3, #16
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e08f      	b.n	8004e6c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	ea42 0103 	orr.w	r1, r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69fa      	ldr	r2, [r7, #28]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	69db      	ldr	r3, [r3, #28]
 8004d66:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004d6a:	f023 030f 	bic.w	r3, r3, #15
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6851      	ldr	r1, [r2, #4]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6892      	ldr	r2, [r2, #8]
 8004d76:	4311      	orrs	r1, r2
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	68d2      	ldr	r2, [r2, #12]
 8004d7c:	4311      	orrs	r1, r2
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6992      	ldr	r2, [r2, #24]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	431a      	orrs	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d8e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d161      	bne.n	8004e5c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a38      	ldr	r2, [pc, #224]	@ (8004e7c <HAL_I2S_Init+0x274>)
 8004d9c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a37      	ldr	r2, [pc, #220]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d101      	bne.n	8004dac <HAL_I2S_Init+0x1a4>
 8004da8:	4b36      	ldr	r3, [pc, #216]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004daa:	e001      	b.n	8004db0 <HAL_I2S_Init+0x1a8>
 8004dac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6812      	ldr	r2, [r2, #0]
 8004db6:	4932      	ldr	r1, [pc, #200]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004db8:	428a      	cmp	r2, r1
 8004dba:	d101      	bne.n	8004dc0 <HAL_I2S_Init+0x1b8>
 8004dbc:	4a31      	ldr	r2, [pc, #196]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004dbe:	e001      	b.n	8004dc4 <HAL_I2S_Init+0x1bc>
 8004dc0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004dc4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004dc8:	f023 030f 	bic.w	r3, r3, #15
 8004dcc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a2b      	ldr	r2, [pc, #172]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d101      	bne.n	8004ddc <HAL_I2S_Init+0x1d4>
 8004dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004dda:	e001      	b.n	8004de0 <HAL_I2S_Init+0x1d8>
 8004ddc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004de0:	2202      	movs	r2, #2
 8004de2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a25      	ldr	r2, [pc, #148]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d101      	bne.n	8004df2 <HAL_I2S_Init+0x1ea>
 8004dee:	4b25      	ldr	r3, [pc, #148]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004df0:	e001      	b.n	8004df6 <HAL_I2S_Init+0x1ee>
 8004df2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e02:	d003      	beq.n	8004e0c <HAL_I2S_Init+0x204>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d103      	bne.n	8004e14 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004e0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	e001      	b.n	8004e18 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004e14:	2300      	movs	r3, #0
 8004e16:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e22:	4313      	orrs	r3, r2
 8004e24:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e36:	4313      	orrs	r3, r2
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	897b      	ldrh	r3, [r7, #10]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004e44:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a0d      	ldr	r2, [pc, #52]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d101      	bne.n	8004e54 <HAL_I2S_Init+0x24c>
 8004e50:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004e52:	e001      	b.n	8004e58 <HAL_I2S_Init+0x250>
 8004e54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e58:	897a      	ldrh	r2, [r7, #10]
 8004e5a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3720      	adds	r7, #32
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	08005185 	.word	0x08005185
 8004e78:	cccccccd 	.word	0xcccccccd
 8004e7c:	08005299 	.word	0x08005299
 8004e80:	40003800 	.word	0x40003800
 8004e84:	40003400 	.word	0x40003400

08004e88 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b086      	sub	sp, #24
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	4613      	mov	r3, r2
 8004e94:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <HAL_I2S_Transmit_DMA+0x1a>
 8004e9c:	88fb      	ldrh	r3, [r7, #6]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e08a      	b.n	8004fbc <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d001      	beq.n	8004eb6 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	e082      	b.n	8004fbc <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d101      	bne.n	8004ec6 <HAL_I2S_Transmit_DMA+0x3e>
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	e07a      	b.n	8004fbc <HAL_I2S_Transmit_DMA+0x134>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	69db      	ldr	r3, [r3, #28]
 8004ee8:	f003 0307 	and.w	r3, r3, #7
 8004eec:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2b03      	cmp	r3, #3
 8004ef2:	d002      	beq.n	8004efa <HAL_I2S_Transmit_DMA+0x72>
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	2b05      	cmp	r3, #5
 8004ef8:	d10a      	bne.n	8004f10 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f0e:	e005      	b.n	8004f1c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	88fa      	ldrh	r2, [r7, #6]
 8004f14:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	88fa      	ldrh	r2, [r7, #6]
 8004f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f20:	4a28      	ldr	r2, [pc, #160]	@ (8004fc4 <HAL_I2S_Transmit_DMA+0x13c>)
 8004f22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f28:	4a27      	ldr	r2, [pc, #156]	@ (8004fc8 <HAL_I2S_Transmit_DMA+0x140>)
 8004f2a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f30:	4a26      	ldr	r2, [pc, #152]	@ (8004fcc <HAL_I2S_Transmit_DMA+0x144>)
 8004f32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004f3c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004f44:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f4a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004f4c:	f7fc fc12 	bl	8001774 <HAL_DMA_Start_IT>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00f      	beq.n	8004f76 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	f043 0208 	orr.w	r2, r3, #8
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e022      	b.n	8004fbc <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d107      	bne.n	8004f9c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0202 	orr.w	r2, r2, #2
 8004f9a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d107      	bne.n	8004fba <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69da      	ldr	r2, [r3, #28]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fb8:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	08005063 	.word	0x08005063
 8004fc8:	08005021 	.word	0x08005021
 8004fcc:	0800507f 	.word	0x0800507f

08004fd0 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10e      	bne.n	8005054 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 0202 	bic.w	r2, r2, #2
 8005044:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f7ff ffc5 	bl	8004fe4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800505a:	bf00      	nop
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b084      	sub	sp, #16
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800506e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f7ff ffad 	bl	8004fd0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005076:	bf00      	nop
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b084      	sub	sp, #16
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 0203 	bic.w	r2, r2, #3
 800509a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b4:	f043 0208 	orr.w	r2, r3, #8
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff ffa5 	bl	800500c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80050c2:	bf00      	nop
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b082      	sub	sp, #8
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	881a      	ldrh	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	1c9a      	adds	r2, r3, #2
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10e      	bne.n	800511e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800510e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7ff ff63 	bl	8004fe4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800511e:	bf00      	nop
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b082      	sub	sp, #8
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68da      	ldr	r2, [r3, #12]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005138:	b292      	uxth	r2, r2
 800513a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	1c9a      	adds	r2, r3, #2
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800514a:	b29b      	uxth	r3, r3
 800514c:	3b01      	subs	r3, #1
 800514e:	b29a      	uxth	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005158:	b29b      	uxth	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10e      	bne.n	800517c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800516c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7ff ff3e 	bl	8004ff8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800517c:	bf00      	nop
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b04      	cmp	r3, #4
 800519e:	d13a      	bne.n	8005216 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d109      	bne.n	80051be <I2S_IRQHandler+0x3a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b4:	2b40      	cmp	r3, #64	@ 0x40
 80051b6:	d102      	bne.n	80051be <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f7ff ffb4 	bl	8005126 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c4:	2b40      	cmp	r3, #64	@ 0x40
 80051c6:	d126      	bne.n	8005216 <I2S_IRQHandler+0x92>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f003 0320 	and.w	r3, r3, #32
 80051d2:	2b20      	cmp	r3, #32
 80051d4:	d11f      	bne.n	8005216 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80051e4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80051e6:	2300      	movs	r3, #0
 80051e8:	613b      	str	r3, [r7, #16]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	613b      	str	r3, [r7, #16]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005208:	f043 0202 	orr.w	r2, r3, #2
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f7ff fefb 	bl	800500c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b03      	cmp	r3, #3
 8005220:	d136      	bne.n	8005290 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b02      	cmp	r3, #2
 800522a:	d109      	bne.n	8005240 <I2S_IRQHandler+0xbc>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005236:	2b80      	cmp	r3, #128	@ 0x80
 8005238:	d102      	bne.n	8005240 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f7ff ff45 	bl	80050ca <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f003 0308 	and.w	r3, r3, #8
 8005246:	2b08      	cmp	r3, #8
 8005248:	d122      	bne.n	8005290 <I2S_IRQHandler+0x10c>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f003 0320 	and.w	r3, r3, #32
 8005254:	2b20      	cmp	r3, #32
 8005256:	d11b      	bne.n	8005290 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005266:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005268:	2300      	movs	r3, #0
 800526a:	60fb      	str	r3, [r7, #12]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005282:	f043 0204 	orr.w	r2, r3, #4
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7ff febe 	bl	800500c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005290:	bf00      	nop
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a92      	ldr	r2, [pc, #584]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d101      	bne.n	80052b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80052b2:	4b92      	ldr	r3, [pc, #584]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052b4:	e001      	b.n	80052ba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80052b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a8b      	ldr	r2, [pc, #556]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d101      	bne.n	80052d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80052d0:	4b8a      	ldr	r3, [pc, #552]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052d2:	e001      	b.n	80052d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80052d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052e4:	d004      	beq.n	80052f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f040 8099 	bne.w	8005422 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d107      	bne.n	800530a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 f925 	bl	8005554 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b01      	cmp	r3, #1
 8005312:	d107      	bne.n	8005324 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800531a:	2b00      	cmp	r3, #0
 800531c:	d002      	beq.n	8005324 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f9c8 	bl	80056b4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532a:	2b40      	cmp	r3, #64	@ 0x40
 800532c:	d13a      	bne.n	80053a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f003 0320 	and.w	r3, r3, #32
 8005334:	2b00      	cmp	r3, #0
 8005336:	d035      	beq.n	80053a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a6e      	ldr	r2, [pc, #440]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d101      	bne.n	8005346 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005342:	4b6e      	ldr	r3, [pc, #440]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005344:	e001      	b.n	800534a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005346:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4969      	ldr	r1, [pc, #420]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005352:	428b      	cmp	r3, r1
 8005354:	d101      	bne.n	800535a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005356:	4b69      	ldr	r3, [pc, #420]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005358:	e001      	b.n	800535e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800535a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800535e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005362:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	685a      	ldr	r2, [r3, #4]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005372:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	60fb      	str	r3, [r7, #12]
 8005388:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005396:	f043 0202 	orr.w	r2, r3, #2
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff fe34 	bl	800500c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	f003 0308 	and.w	r3, r3, #8
 80053aa:	2b08      	cmp	r3, #8
 80053ac:	f040 80c3 	bne.w	8005536 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	f003 0320 	and.w	r3, r3, #32
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f000 80bd 	beq.w	8005536 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80053ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a49      	ldr	r2, [pc, #292]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d101      	bne.n	80053da <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80053d6:	4b49      	ldr	r3, [pc, #292]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053d8:	e001      	b.n	80053de <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80053da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4944      	ldr	r1, [pc, #272]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053e6:	428b      	cmp	r3, r1
 80053e8:	d101      	bne.n	80053ee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80053ea:	4b44      	ldr	r3, [pc, #272]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053ec:	e001      	b.n	80053f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80053ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80053f6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80053f8:	2300      	movs	r3, #0
 80053fa:	60bb      	str	r3, [r7, #8]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005412:	f043 0204 	orr.w	r2, r3, #4
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7ff fdf6 	bl	800500c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005420:	e089      	b.n	8005536 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b02      	cmp	r3, #2
 800542a:	d107      	bne.n	800543c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005432:	2b00      	cmp	r3, #0
 8005434:	d002      	beq.n	800543c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f8be 	bl	80055b8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b01      	cmp	r3, #1
 8005444:	d107      	bne.n	8005456 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d002      	beq.n	8005456 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f8fd 	bl	8005650 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b40      	cmp	r3, #64	@ 0x40
 800545e:	d12f      	bne.n	80054c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f003 0320 	and.w	r3, r3, #32
 8005466:	2b00      	cmp	r3, #0
 8005468:	d02a      	beq.n	80054c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005478:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a1e      	ldr	r2, [pc, #120]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d101      	bne.n	8005488 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005484:	4b1d      	ldr	r3, [pc, #116]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005486:	e001      	b.n	800548c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005488:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4919      	ldr	r1, [pc, #100]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005494:	428b      	cmp	r3, r1
 8005496:	d101      	bne.n	800549c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005498:	4b18      	ldr	r3, [pc, #96]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800549a:	e001      	b.n	80054a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800549c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054a4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b2:	f043 0202 	orr.w	r2, r3, #2
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7ff fda6 	bl	800500c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f003 0308 	and.w	r3, r3, #8
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d136      	bne.n	8005538 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d031      	beq.n	8005538 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a07      	ldr	r2, [pc, #28]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d101      	bne.n	80054e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80054de:	4b07      	ldr	r3, [pc, #28]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054e0:	e001      	b.n	80054e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80054e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4902      	ldr	r1, [pc, #8]	@ (80054f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054ee:	428b      	cmp	r3, r1
 80054f0:	d106      	bne.n	8005500 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80054f2:	4b02      	ldr	r3, [pc, #8]	@ (80054fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054f4:	e006      	b.n	8005504 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80054f6:	bf00      	nop
 80054f8:	40003800 	.word	0x40003800
 80054fc:	40003400 	.word	0x40003400
 8005500:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005504:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005508:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005518:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005526:	f043 0204 	orr.w	r2, r3, #4
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7ff fd6c 	bl	800500c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005534:	e000      	b.n	8005538 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005536:	bf00      	nop
}
 8005538:	bf00      	nop
 800553a:	3720      	adds	r7, #32
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	1c99      	adds	r1, r3, #2
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	6251      	str	r1, [r2, #36]	@ 0x24
 8005566:	881a      	ldrh	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005572:	b29b      	uxth	r3, r3
 8005574:	3b01      	subs	r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005580:	b29b      	uxth	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d113      	bne.n	80055ae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005594:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800559a:	b29b      	uxth	r3, r3
 800559c:	2b00      	cmp	r3, #0
 800559e:	d106      	bne.n	80055ae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7ff ffc9 	bl	8005540 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80055ae:	bf00      	nop
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
	...

080055b8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	1c99      	adds	r1, r3, #2
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	6251      	str	r1, [r2, #36]	@ 0x24
 80055ca:	8819      	ldrh	r1, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005648 <I2SEx_TxISR_I2SExt+0x90>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d101      	bne.n	80055da <I2SEx_TxISR_I2SExt+0x22>
 80055d6:	4b1d      	ldr	r3, [pc, #116]	@ (800564c <I2SEx_TxISR_I2SExt+0x94>)
 80055d8:	e001      	b.n	80055de <I2SEx_TxISR_I2SExt+0x26>
 80055da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055de:	460a      	mov	r2, r1
 80055e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b01      	subs	r3, #1
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d121      	bne.n	800563e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a12      	ldr	r2, [pc, #72]	@ (8005648 <I2SEx_TxISR_I2SExt+0x90>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d101      	bne.n	8005608 <I2SEx_TxISR_I2SExt+0x50>
 8005604:	4b11      	ldr	r3, [pc, #68]	@ (800564c <I2SEx_TxISR_I2SExt+0x94>)
 8005606:	e001      	b.n	800560c <I2SEx_TxISR_I2SExt+0x54>
 8005608:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	490d      	ldr	r1, [pc, #52]	@ (8005648 <I2SEx_TxISR_I2SExt+0x90>)
 8005614:	428b      	cmp	r3, r1
 8005616:	d101      	bne.n	800561c <I2SEx_TxISR_I2SExt+0x64>
 8005618:	4b0c      	ldr	r3, [pc, #48]	@ (800564c <I2SEx_TxISR_I2SExt+0x94>)
 800561a:	e001      	b.n	8005620 <I2SEx_TxISR_I2SExt+0x68>
 800561c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005620:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005624:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800562a:	b29b      	uxth	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d106      	bne.n	800563e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7ff ff81 	bl	8005540 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800563e:	bf00      	nop
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40003800 	.word	0x40003800
 800564c:	40003400 	.word	0x40003400

08005650 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68d8      	ldr	r0, [r3, #12]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005662:	1c99      	adds	r1, r3, #2
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005668:	b282      	uxth	r2, r0
 800566a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005670:	b29b      	uxth	r3, r3
 8005672:	3b01      	subs	r3, #1
 8005674:	b29a      	uxth	r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800567e:	b29b      	uxth	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	d113      	bne.n	80056ac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005692:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005698:	b29b      	uxth	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2201      	movs	r2, #1
 80056a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff ff4a 	bl	8005540 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80056ac:	bf00      	nop
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a20      	ldr	r2, [pc, #128]	@ (8005744 <I2SEx_RxISR_I2SExt+0x90>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d101      	bne.n	80056ca <I2SEx_RxISR_I2SExt+0x16>
 80056c6:	4b20      	ldr	r3, [pc, #128]	@ (8005748 <I2SEx_RxISR_I2SExt+0x94>)
 80056c8:	e001      	b.n	80056ce <I2SEx_RxISR_I2SExt+0x1a>
 80056ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056ce:	68d8      	ldr	r0, [r3, #12]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d4:	1c99      	adds	r1, r3, #2
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80056da:	b282      	uxth	r2, r0
 80056dc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d121      	bne.n	800573a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a12      	ldr	r2, [pc, #72]	@ (8005744 <I2SEx_RxISR_I2SExt+0x90>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d101      	bne.n	8005704 <I2SEx_RxISR_I2SExt+0x50>
 8005700:	4b11      	ldr	r3, [pc, #68]	@ (8005748 <I2SEx_RxISR_I2SExt+0x94>)
 8005702:	e001      	b.n	8005708 <I2SEx_RxISR_I2SExt+0x54>
 8005704:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	490d      	ldr	r1, [pc, #52]	@ (8005744 <I2SEx_RxISR_I2SExt+0x90>)
 8005710:	428b      	cmp	r3, r1
 8005712:	d101      	bne.n	8005718 <I2SEx_RxISR_I2SExt+0x64>
 8005714:	4b0c      	ldr	r3, [pc, #48]	@ (8005748 <I2SEx_RxISR_I2SExt+0x94>)
 8005716:	e001      	b.n	800571c <I2SEx_RxISR_I2SExt+0x68>
 8005718:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800571c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005720:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005726:	b29b      	uxth	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	d106      	bne.n	800573a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff ff03 	bl	8005540 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800573a:	bf00      	nop
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40003800 	.word	0x40003800
 8005748:	40003400 	.word	0x40003400

0800574c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e267      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	d075      	beq.n	8005856 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800576a:	4b88      	ldr	r3, [pc, #544]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f003 030c 	and.w	r3, r3, #12
 8005772:	2b04      	cmp	r3, #4
 8005774:	d00c      	beq.n	8005790 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005776:	4b85      	ldr	r3, [pc, #532]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800577e:	2b08      	cmp	r3, #8
 8005780:	d112      	bne.n	80057a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005782:	4b82      	ldr	r3, [pc, #520]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800578a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800578e:	d10b      	bne.n	80057a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005790:	4b7e      	ldr	r3, [pc, #504]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d05b      	beq.n	8005854 <HAL_RCC_OscConfig+0x108>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d157      	bne.n	8005854 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e242      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057b0:	d106      	bne.n	80057c0 <HAL_RCC_OscConfig+0x74>
 80057b2:	4b76      	ldr	r3, [pc, #472]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a75      	ldr	r2, [pc, #468]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057bc:	6013      	str	r3, [r2, #0]
 80057be:	e01d      	b.n	80057fc <HAL_RCC_OscConfig+0xb0>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057c8:	d10c      	bne.n	80057e4 <HAL_RCC_OscConfig+0x98>
 80057ca:	4b70      	ldr	r3, [pc, #448]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a6f      	ldr	r2, [pc, #444]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057d4:	6013      	str	r3, [r2, #0]
 80057d6:	4b6d      	ldr	r3, [pc, #436]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a6c      	ldr	r2, [pc, #432]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	e00b      	b.n	80057fc <HAL_RCC_OscConfig+0xb0>
 80057e4:	4b69      	ldr	r3, [pc, #420]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a68      	ldr	r2, [pc, #416]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057ee:	6013      	str	r3, [r2, #0]
 80057f0:	4b66      	ldr	r3, [pc, #408]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a65      	ldr	r2, [pc, #404]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80057f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d013      	beq.n	800582c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005804:	f7fb fdc6 	bl	8001394 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800580c:	f7fb fdc2 	bl	8001394 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b64      	cmp	r3, #100	@ 0x64
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e207      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800581e:	4b5b      	ldr	r3, [pc, #364]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0xc0>
 800582a:	e014      	b.n	8005856 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582c:	f7fb fdb2 	bl	8001394 <HAL_GetTick>
 8005830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005832:	e008      	b.n	8005846 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005834:	f7fb fdae 	bl	8001394 <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b64      	cmp	r3, #100	@ 0x64
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e1f3      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005846:	4b51      	ldr	r3, [pc, #324]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f0      	bne.n	8005834 <HAL_RCC_OscConfig+0xe8>
 8005852:	e000      	b.n	8005856 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b00      	cmp	r3, #0
 8005860:	d063      	beq.n	800592a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005862:	4b4a      	ldr	r3, [pc, #296]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 030c 	and.w	r3, r3, #12
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00b      	beq.n	8005886 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800586e:	4b47      	ldr	r3, [pc, #284]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005876:	2b08      	cmp	r3, #8
 8005878:	d11c      	bne.n	80058b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800587a:	4b44      	ldr	r3, [pc, #272]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d116      	bne.n	80058b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005886:	4b41      	ldr	r3, [pc, #260]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d005      	beq.n	800589e <HAL_RCC_OscConfig+0x152>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d001      	beq.n	800589e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e1c7      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800589e:	4b3b      	ldr	r3, [pc, #236]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	00db      	lsls	r3, r3, #3
 80058ac:	4937      	ldr	r1, [pc, #220]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058b2:	e03a      	b.n	800592a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d020      	beq.n	80058fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058bc:	4b34      	ldr	r3, [pc, #208]	@ (8005990 <HAL_RCC_OscConfig+0x244>)
 80058be:	2201      	movs	r2, #1
 80058c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c2:	f7fb fd67 	bl	8001394 <HAL_GetTick>
 80058c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058c8:	e008      	b.n	80058dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058ca:	f7fb fd63 	bl	8001394 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e1a8      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058dc:	4b2b      	ldr	r3, [pc, #172]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0f0      	beq.n	80058ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058e8:	4b28      	ldr	r3, [pc, #160]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	00db      	lsls	r3, r3, #3
 80058f6:	4925      	ldr	r1, [pc, #148]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	600b      	str	r3, [r1, #0]
 80058fc:	e015      	b.n	800592a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058fe:	4b24      	ldr	r3, [pc, #144]	@ (8005990 <HAL_RCC_OscConfig+0x244>)
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005904:	f7fb fd46 	bl	8001394 <HAL_GetTick>
 8005908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800590a:	e008      	b.n	800591e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800590c:	f7fb fd42 	bl	8001394 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	2b02      	cmp	r3, #2
 8005918:	d901      	bls.n	800591e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e187      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800591e:	4b1b      	ldr	r3, [pc, #108]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1f0      	bne.n	800590c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0308 	and.w	r3, r3, #8
 8005932:	2b00      	cmp	r3, #0
 8005934:	d036      	beq.n	80059a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d016      	beq.n	800596c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800593e:	4b15      	ldr	r3, [pc, #84]	@ (8005994 <HAL_RCC_OscConfig+0x248>)
 8005940:	2201      	movs	r2, #1
 8005942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005944:	f7fb fd26 	bl	8001394 <HAL_GetTick>
 8005948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800594a:	e008      	b.n	800595e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800594c:	f7fb fd22 	bl	8001394 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b02      	cmp	r3, #2
 8005958:	d901      	bls.n	800595e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e167      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800595e:	4b0b      	ldr	r3, [pc, #44]	@ (800598c <HAL_RCC_OscConfig+0x240>)
 8005960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0f0      	beq.n	800594c <HAL_RCC_OscConfig+0x200>
 800596a:	e01b      	b.n	80059a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800596c:	4b09      	ldr	r3, [pc, #36]	@ (8005994 <HAL_RCC_OscConfig+0x248>)
 800596e:	2200      	movs	r2, #0
 8005970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005972:	f7fb fd0f 	bl	8001394 <HAL_GetTick>
 8005976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005978:	e00e      	b.n	8005998 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800597a:	f7fb fd0b 	bl	8001394 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b02      	cmp	r3, #2
 8005986:	d907      	bls.n	8005998 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	e150      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
 800598c:	40023800 	.word	0x40023800
 8005990:	42470000 	.word	0x42470000
 8005994:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005998:	4b88      	ldr	r3, [pc, #544]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 800599a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1ea      	bne.n	800597a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 8097 	beq.w	8005ae0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059b2:	2300      	movs	r3, #0
 80059b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059b6:	4b81      	ldr	r3, [pc, #516]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 80059b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10f      	bne.n	80059e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059c2:	2300      	movs	r3, #0
 80059c4:	60bb      	str	r3, [r7, #8]
 80059c6:	4b7d      	ldr	r3, [pc, #500]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 80059c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ca:	4a7c      	ldr	r2, [pc, #496]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 80059cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80059d2:	4b7a      	ldr	r3, [pc, #488]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 80059d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059da:	60bb      	str	r3, [r7, #8]
 80059dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059de:	2301      	movs	r3, #1
 80059e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059e2:	4b77      	ldr	r3, [pc, #476]	@ (8005bc0 <HAL_RCC_OscConfig+0x474>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d118      	bne.n	8005a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059ee:	4b74      	ldr	r3, [pc, #464]	@ (8005bc0 <HAL_RCC_OscConfig+0x474>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a73      	ldr	r2, [pc, #460]	@ (8005bc0 <HAL_RCC_OscConfig+0x474>)
 80059f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059fa:	f7fb fccb 	bl	8001394 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a00:	e008      	b.n	8005a14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a02:	f7fb fcc7 	bl	8001394 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d901      	bls.n	8005a14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e10c      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a14:	4b6a      	ldr	r3, [pc, #424]	@ (8005bc0 <HAL_RCC_OscConfig+0x474>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0f0      	beq.n	8005a02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d106      	bne.n	8005a36 <HAL_RCC_OscConfig+0x2ea>
 8005a28:	4b64      	ldr	r3, [pc, #400]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a2c:	4a63      	ldr	r2, [pc, #396]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a2e:	f043 0301 	orr.w	r3, r3, #1
 8005a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a34:	e01c      	b.n	8005a70 <HAL_RCC_OscConfig+0x324>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	2b05      	cmp	r3, #5
 8005a3c:	d10c      	bne.n	8005a58 <HAL_RCC_OscConfig+0x30c>
 8005a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a42:	4a5e      	ldr	r2, [pc, #376]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a44:	f043 0304 	orr.w	r3, r3, #4
 8005a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a50:	f043 0301 	orr.w	r3, r3, #1
 8005a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a56:	e00b      	b.n	8005a70 <HAL_RCC_OscConfig+0x324>
 8005a58:	4b58      	ldr	r3, [pc, #352]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a5c:	4a57      	ldr	r2, [pc, #348]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a5e:	f023 0301 	bic.w	r3, r3, #1
 8005a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a64:	4b55      	ldr	r3, [pc, #340]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a68:	4a54      	ldr	r2, [pc, #336]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a6a:	f023 0304 	bic.w	r3, r3, #4
 8005a6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d015      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a78:	f7fb fc8c 	bl	8001394 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a80:	f7fb fc88 	bl	8001394 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e0cb      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a96:	4b49      	ldr	r3, [pc, #292]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0ee      	beq.n	8005a80 <HAL_RCC_OscConfig+0x334>
 8005aa2:	e014      	b.n	8005ace <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aa4:	f7fb fc76 	bl	8001394 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005aaa:	e00a      	b.n	8005ac2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aac:	f7fb fc72 	bl	8001394 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e0b5      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1ee      	bne.n	8005aac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ace:	7dfb      	ldrb	r3, [r7, #23]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d105      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ad4:	4b39      	ldr	r3, [pc, #228]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad8:	4a38      	ldr	r2, [pc, #224]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ade:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 80a1 	beq.w	8005c2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005aea:	4b34      	ldr	r3, [pc, #208]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f003 030c 	and.w	r3, r3, #12
 8005af2:	2b08      	cmp	r3, #8
 8005af4:	d05c      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d141      	bne.n	8005b82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005afe:	4b31      	ldr	r3, [pc, #196]	@ (8005bc4 <HAL_RCC_OscConfig+0x478>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b04:	f7fb fc46 	bl	8001394 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b0c:	f7fb fc42 	bl	8001394 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e087      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b1e:	4b27      	ldr	r3, [pc, #156]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1f0      	bne.n	8005b0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69da      	ldr	r2, [r3, #28]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	431a      	orrs	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b38:	019b      	lsls	r3, r3, #6
 8005b3a:	431a      	orrs	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b40:	085b      	lsrs	r3, r3, #1
 8005b42:	3b01      	subs	r3, #1
 8005b44:	041b      	lsls	r3, r3, #16
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4c:	061b      	lsls	r3, r3, #24
 8005b4e:	491b      	ldr	r1, [pc, #108]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b54:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc4 <HAL_RCC_OscConfig+0x478>)
 8005b56:	2201      	movs	r2, #1
 8005b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b5a:	f7fb fc1b 	bl	8001394 <HAL_GetTick>
 8005b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b60:	e008      	b.n	8005b74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b62:	f7fb fc17 	bl	8001394 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e05c      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b74:	4b11      	ldr	r3, [pc, #68]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f0      	beq.n	8005b62 <HAL_RCC_OscConfig+0x416>
 8005b80:	e054      	b.n	8005c2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b82:	4b10      	ldr	r3, [pc, #64]	@ (8005bc4 <HAL_RCC_OscConfig+0x478>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b88:	f7fb fc04 	bl	8001394 <HAL_GetTick>
 8005b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b8e:	e008      	b.n	8005ba2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b90:	f7fb fc00 	bl	8001394 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d901      	bls.n	8005ba2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e045      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ba2:	4b06      	ldr	r3, [pc, #24]	@ (8005bbc <HAL_RCC_OscConfig+0x470>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1f0      	bne.n	8005b90 <HAL_RCC_OscConfig+0x444>
 8005bae:	e03d      	b.n	8005c2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d107      	bne.n	8005bc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e038      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
 8005bbc:	40023800 	.word	0x40023800
 8005bc0:	40007000 	.word	0x40007000
 8005bc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005c38 <HAL_RCC_OscConfig+0x4ec>)
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d028      	beq.n	8005c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d121      	bne.n	8005c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d11a      	bne.n	8005c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d111      	bne.n	8005c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0e:	085b      	lsrs	r3, r3, #1
 8005c10:	3b01      	subs	r3, #1
 8005c12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d107      	bne.n	8005c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d001      	beq.n	8005c2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e000      	b.n	8005c2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3718      	adds	r7, #24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40023800 	.word	0x40023800

08005c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d101      	bne.n	8005c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e0cc      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c50:	4b68      	ldr	r3, [pc, #416]	@ (8005df4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0307 	and.w	r3, r3, #7
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d90c      	bls.n	8005c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c5e:	4b65      	ldr	r3, [pc, #404]	@ (8005df4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c60:	683a      	ldr	r2, [r7, #0]
 8005c62:	b2d2      	uxtb	r2, r2
 8005c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c66:	4b63      	ldr	r3, [pc, #396]	@ (8005df4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d001      	beq.n	8005c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e0b8      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d020      	beq.n	8005cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0304 	and.w	r3, r3, #4
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d005      	beq.n	8005c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c90:	4b59      	ldr	r3, [pc, #356]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	4a58      	ldr	r2, [pc, #352]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ca8:	4b53      	ldr	r3, [pc, #332]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	4a52      	ldr	r2, [pc, #328]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cb4:	4b50      	ldr	r3, [pc, #320]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	494d      	ldr	r1, [pc, #308]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d044      	beq.n	8005d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d107      	bne.n	8005cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cda:	4b47      	ldr	r3, [pc, #284]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d119      	bne.n	8005d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e07f      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d003      	beq.n	8005cfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cf6:	2b03      	cmp	r3, #3
 8005cf8:	d107      	bne.n	8005d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e06f      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e067      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d1a:	4b37      	ldr	r3, [pc, #220]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f023 0203 	bic.w	r2, r3, #3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	4934      	ldr	r1, [pc, #208]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d2c:	f7fb fb32 	bl	8001394 <HAL_GetTick>
 8005d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d32:	e00a      	b.n	8005d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d34:	f7fb fb2e 	bl	8001394 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e04f      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f003 020c 	and.w	r2, r3, #12
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d1eb      	bne.n	8005d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d5c:	4b25      	ldr	r3, [pc, #148]	@ (8005df4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0307 	and.w	r3, r3, #7
 8005d64:	683a      	ldr	r2, [r7, #0]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d20c      	bcs.n	8005d84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d6a:	4b22      	ldr	r3, [pc, #136]	@ (8005df4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d6c:	683a      	ldr	r2, [r7, #0]
 8005d6e:	b2d2      	uxtb	r2, r2
 8005d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d72:	4b20      	ldr	r3, [pc, #128]	@ (8005df4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0307 	and.w	r3, r3, #7
 8005d7a:	683a      	ldr	r2, [r7, #0]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d001      	beq.n	8005d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e032      	b.n	8005dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0304 	and.w	r3, r3, #4
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d008      	beq.n	8005da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d90:	4b19      	ldr	r3, [pc, #100]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	4916      	ldr	r1, [pc, #88]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0308 	and.w	r3, r3, #8
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d009      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dae:	4b12      	ldr	r3, [pc, #72]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	00db      	lsls	r3, r3, #3
 8005dbc:	490e      	ldr	r1, [pc, #56]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005dc2:	f000 f821 	bl	8005e08 <HAL_RCC_GetSysClockFreq>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005df8 <HAL_RCC_ClockConfig+0x1bc>)
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	091b      	lsrs	r3, r3, #4
 8005dce:	f003 030f 	and.w	r3, r3, #15
 8005dd2:	490a      	ldr	r1, [pc, #40]	@ (8005dfc <HAL_RCC_ClockConfig+0x1c0>)
 8005dd4:	5ccb      	ldrb	r3, [r1, r3]
 8005dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8005dda:	4a09      	ldr	r2, [pc, #36]	@ (8005e00 <HAL_RCC_ClockConfig+0x1c4>)
 8005ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005dde:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <HAL_RCC_ClockConfig+0x1c8>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fb fa92 	bl	800130c <HAL_InitTick>

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	40023c00 	.word	0x40023c00
 8005df8:	40023800 	.word	0x40023800
 8005dfc:	0800a658 	.word	0x0800a658
 8005e00:	20000000 	.word	0x20000000
 8005e04:	20000004 	.word	0x20000004

08005e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e0c:	b094      	sub	sp, #80	@ 0x50
 8005e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005e10:	2300      	movs	r3, #0
 8005e12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e20:	4b79      	ldr	r3, [pc, #484]	@ (8006008 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f003 030c 	and.w	r3, r3, #12
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d00d      	beq.n	8005e48 <HAL_RCC_GetSysClockFreq+0x40>
 8005e2c:	2b08      	cmp	r3, #8
 8005e2e:	f200 80e1 	bhi.w	8005ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_RCC_GetSysClockFreq+0x34>
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d003      	beq.n	8005e42 <HAL_RCC_GetSysClockFreq+0x3a>
 8005e3a:	e0db      	b.n	8005ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e3c:	4b73      	ldr	r3, [pc, #460]	@ (800600c <HAL_RCC_GetSysClockFreq+0x204>)
 8005e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e40:	e0db      	b.n	8005ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005e42:	4b73      	ldr	r3, [pc, #460]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x208>)
 8005e44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e46:	e0d8      	b.n	8005ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e48:	4b6f      	ldr	r3, [pc, #444]	@ (8006008 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e52:	4b6d      	ldr	r3, [pc, #436]	@ (8006008 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d063      	beq.n	8005f26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e5e:	4b6a      	ldr	r3, [pc, #424]	@ (8006008 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	099b      	lsrs	r3, r3, #6
 8005e64:	2200      	movs	r2, #0
 8005e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e70:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e72:	2300      	movs	r3, #0
 8005e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005e7a:	4622      	mov	r2, r4
 8005e7c:	462b      	mov	r3, r5
 8005e7e:	f04f 0000 	mov.w	r0, #0
 8005e82:	f04f 0100 	mov.w	r1, #0
 8005e86:	0159      	lsls	r1, r3, #5
 8005e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e8c:	0150      	lsls	r0, r2, #5
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	4621      	mov	r1, r4
 8005e94:	1a51      	subs	r1, r2, r1
 8005e96:	6139      	str	r1, [r7, #16]
 8005e98:	4629      	mov	r1, r5
 8005e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8005e9e:	617b      	str	r3, [r7, #20]
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005eac:	4659      	mov	r1, fp
 8005eae:	018b      	lsls	r3, r1, #6
 8005eb0:	4651      	mov	r1, sl
 8005eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005eb6:	4651      	mov	r1, sl
 8005eb8:	018a      	lsls	r2, r1, #6
 8005eba:	4651      	mov	r1, sl
 8005ebc:	ebb2 0801 	subs.w	r8, r2, r1
 8005ec0:	4659      	mov	r1, fp
 8005ec2:	eb63 0901 	sbc.w	r9, r3, r1
 8005ec6:	f04f 0200 	mov.w	r2, #0
 8005eca:	f04f 0300 	mov.w	r3, #0
 8005ece:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ed2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ed6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eda:	4690      	mov	r8, r2
 8005edc:	4699      	mov	r9, r3
 8005ede:	4623      	mov	r3, r4
 8005ee0:	eb18 0303 	adds.w	r3, r8, r3
 8005ee4:	60bb      	str	r3, [r7, #8]
 8005ee6:	462b      	mov	r3, r5
 8005ee8:	eb49 0303 	adc.w	r3, r9, r3
 8005eec:	60fb      	str	r3, [r7, #12]
 8005eee:	f04f 0200 	mov.w	r2, #0
 8005ef2:	f04f 0300 	mov.w	r3, #0
 8005ef6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005efa:	4629      	mov	r1, r5
 8005efc:	024b      	lsls	r3, r1, #9
 8005efe:	4621      	mov	r1, r4
 8005f00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f04:	4621      	mov	r1, r4
 8005f06:	024a      	lsls	r2, r1, #9
 8005f08:	4610      	mov	r0, r2
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f0e:	2200      	movs	r2, #0
 8005f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f18:	f7fa f956 	bl	80001c8 <__aeabi_uldivmod>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	460b      	mov	r3, r1
 8005f20:	4613      	mov	r3, r2
 8005f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f24:	e058      	b.n	8005fd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f26:	4b38      	ldr	r3, [pc, #224]	@ (8006008 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	099b      	lsrs	r3, r3, #6
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	4618      	mov	r0, r3
 8005f30:	4611      	mov	r1, r2
 8005f32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005f36:	623b      	str	r3, [r7, #32]
 8005f38:	2300      	movs	r3, #0
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005f40:	4642      	mov	r2, r8
 8005f42:	464b      	mov	r3, r9
 8005f44:	f04f 0000 	mov.w	r0, #0
 8005f48:	f04f 0100 	mov.w	r1, #0
 8005f4c:	0159      	lsls	r1, r3, #5
 8005f4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f52:	0150      	lsls	r0, r2, #5
 8005f54:	4602      	mov	r2, r0
 8005f56:	460b      	mov	r3, r1
 8005f58:	4641      	mov	r1, r8
 8005f5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005f5e:	4649      	mov	r1, r9
 8005f60:	eb63 0b01 	sbc.w	fp, r3, r1
 8005f64:	f04f 0200 	mov.w	r2, #0
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005f70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005f74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005f78:	ebb2 040a 	subs.w	r4, r2, sl
 8005f7c:	eb63 050b 	sbc.w	r5, r3, fp
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	f04f 0300 	mov.w	r3, #0
 8005f88:	00eb      	lsls	r3, r5, #3
 8005f8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f8e:	00e2      	lsls	r2, r4, #3
 8005f90:	4614      	mov	r4, r2
 8005f92:	461d      	mov	r5, r3
 8005f94:	4643      	mov	r3, r8
 8005f96:	18e3      	adds	r3, r4, r3
 8005f98:	603b      	str	r3, [r7, #0]
 8005f9a:	464b      	mov	r3, r9
 8005f9c:	eb45 0303 	adc.w	r3, r5, r3
 8005fa0:	607b      	str	r3, [r7, #4]
 8005fa2:	f04f 0200 	mov.w	r2, #0
 8005fa6:	f04f 0300 	mov.w	r3, #0
 8005faa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fae:	4629      	mov	r1, r5
 8005fb0:	028b      	lsls	r3, r1, #10
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fb8:	4621      	mov	r1, r4
 8005fba:	028a      	lsls	r2, r1, #10
 8005fbc:	4610      	mov	r0, r2
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	61bb      	str	r3, [r7, #24]
 8005fc6:	61fa      	str	r2, [r7, #28]
 8005fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fcc:	f7fa f8fc 	bl	80001c8 <__aeabi_uldivmod>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8006008 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	0c1b      	lsrs	r3, r3, #16
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	005b      	lsls	r3, r3, #1
 8005fe6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005fe8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ff2:	e002      	b.n	8005ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ff4:	4b05      	ldr	r3, [pc, #20]	@ (800600c <HAL_RCC_GetSysClockFreq+0x204>)
 8005ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3750      	adds	r7, #80	@ 0x50
 8006000:	46bd      	mov	sp, r7
 8006002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006006:	bf00      	nop
 8006008:	40023800 	.word	0x40023800
 800600c:	00f42400 	.word	0x00f42400
 8006010:	007a1200 	.word	0x007a1200

08006014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006014:	b480      	push	{r7}
 8006016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006018:	4b03      	ldr	r3, [pc, #12]	@ (8006028 <HAL_RCC_GetHCLKFreq+0x14>)
 800601a:	681b      	ldr	r3, [r3, #0]
}
 800601c:	4618      	mov	r0, r3
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	20000000 	.word	0x20000000

0800602c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006030:	f7ff fff0 	bl	8006014 <HAL_RCC_GetHCLKFreq>
 8006034:	4602      	mov	r2, r0
 8006036:	4b05      	ldr	r3, [pc, #20]	@ (800604c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	0a9b      	lsrs	r3, r3, #10
 800603c:	f003 0307 	and.w	r3, r3, #7
 8006040:	4903      	ldr	r1, [pc, #12]	@ (8006050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006042:	5ccb      	ldrb	r3, [r1, r3]
 8006044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006048:	4618      	mov	r0, r3
 800604a:	bd80      	pop	{r7, pc}
 800604c:	40023800 	.word	0x40023800
 8006050:	0800a668 	.word	0x0800a668

08006054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006058:	f7ff ffdc 	bl	8006014 <HAL_RCC_GetHCLKFreq>
 800605c:	4602      	mov	r2, r0
 800605e:	4b05      	ldr	r3, [pc, #20]	@ (8006074 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	0b5b      	lsrs	r3, r3, #13
 8006064:	f003 0307 	and.w	r3, r3, #7
 8006068:	4903      	ldr	r1, [pc, #12]	@ (8006078 <HAL_RCC_GetPCLK2Freq+0x24>)
 800606a:	5ccb      	ldrb	r3, [r1, r3]
 800606c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006070:	4618      	mov	r0, r3
 8006072:	bd80      	pop	{r7, pc}
 8006074:	40023800 	.word	0x40023800
 8006078:	0800a668 	.word	0x0800a668

0800607c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006084:	2300      	movs	r3, #0
 8006086:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	d105      	bne.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d035      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80060a4:	4b62      	ldr	r3, [pc, #392]	@ (8006230 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060aa:	f7fb f973 	bl	8001394 <HAL_GetTick>
 80060ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80060b0:	e008      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80060b2:	f7fb f96f 	bl	8001394 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d901      	bls.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e0b0      	b.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80060c4:	4b5b      	ldr	r3, [pc, #364]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1f0      	bne.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	019a      	lsls	r2, r3, #6
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	071b      	lsls	r3, r3, #28
 80060dc:	4955      	ldr	r1, [pc, #340]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80060e4:	4b52      	ldr	r3, [pc, #328]	@ (8006230 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060ea:	f7fb f953 	bl	8001394 <HAL_GetTick>
 80060ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060f0:	e008      	b.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80060f2:	f7fb f94f 	bl	8001394 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e090      	b.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006104:	4b4b      	ldr	r3, [pc, #300]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	f000 8083 	beq.w	8006224 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800611e:	2300      	movs	r3, #0
 8006120:	60fb      	str	r3, [r7, #12]
 8006122:	4b44      	ldr	r3, [pc, #272]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006126:	4a43      	ldr	r2, [pc, #268]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800612c:	6413      	str	r3, [r2, #64]	@ 0x40
 800612e:	4b41      	ldr	r3, [pc, #260]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800613a:	4b3f      	ldr	r3, [pc, #252]	@ (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a3e      	ldr	r2, [pc, #248]	@ (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006144:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006146:	f7fb f925 	bl	8001394 <HAL_GetTick>
 800614a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800614c:	e008      	b.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800614e:	f7fb f921 	bl	8001394 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	2b02      	cmp	r3, #2
 800615a:	d901      	bls.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	e062      	b.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006160:	4b35      	ldr	r3, [pc, #212]	@ (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0f0      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800616c:	4b31      	ldr	r3, [pc, #196]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800616e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006170:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006174:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d02f      	beq.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	429a      	cmp	r2, r3
 8006188:	d028      	beq.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800618a:	4b2a      	ldr	r3, [pc, #168]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800618c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800618e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006192:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006194:	4b29      	ldr	r3, [pc, #164]	@ (800623c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006196:	2201      	movs	r2, #1
 8006198:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800619a:	4b28      	ldr	r3, [pc, #160]	@ (800623c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800619c:	2200      	movs	r2, #0
 800619e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80061a0:	4a24      	ldr	r2, [pc, #144]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061a6:	4b23      	ldr	r3, [pc, #140]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d114      	bne.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80061b2:	f7fb f8ef 	bl	8001394 <HAL_GetTick>
 80061b6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061b8:	e00a      	b.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061ba:	f7fb f8eb 	bl	8001394 <HAL_GetTick>
 80061be:	4602      	mov	r2, r0
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	1ad3      	subs	r3, r2, r3
 80061c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e02a      	b.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d0:	4b18      	ldr	r3, [pc, #96]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d0ee      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061e8:	d10d      	bne.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80061ea:	4b12      	ldr	r3, [pc, #72]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80061fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061fe:	490d      	ldr	r1, [pc, #52]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006200:	4313      	orrs	r3, r2
 8006202:	608b      	str	r3, [r1, #8]
 8006204:	e005      	b.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006206:	4b0b      	ldr	r3, [pc, #44]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	4a0a      	ldr	r2, [pc, #40]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800620c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006210:	6093      	str	r3, [r2, #8]
 8006212:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006214:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800621e:	4905      	ldr	r1, [pc, #20]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006220:	4313      	orrs	r3, r2
 8006222:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	42470068 	.word	0x42470068
 8006234:	40023800 	.word	0x40023800
 8006238:	40007000 	.word	0x40007000
 800623c:	42470e40 	.word	0x42470e40

08006240 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006240:	b480      	push	{r7}
 8006242:	b087      	sub	sp, #28
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006248:	2300      	movs	r3, #0
 800624a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800624c:	2300      	movs	r3, #0
 800624e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006250:	2300      	movs	r3, #0
 8006252:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d13f      	bne.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800625e:	4b24      	ldr	r3, [pc, #144]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006266:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d006      	beq.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006274:	d12f      	bne.n	80062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006276:	4b1f      	ldr	r3, [pc, #124]	@ (80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006278:	617b      	str	r3, [r7, #20]
          break;
 800627a:	e02f      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800627c:	4b1c      	ldr	r3, [pc, #112]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006284:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006288:	d108      	bne.n	800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800628a:	4b19      	ldr	r3, [pc, #100]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006292:	4a19      	ldr	r2, [pc, #100]	@ (80062f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006294:	fbb2 f3f3 	udiv	r3, r2, r3
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	e007      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800629c:	4b14      	ldr	r3, [pc, #80]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062a4:	4a15      	ldr	r2, [pc, #84]	@ (80062fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80062a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062aa:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80062ac:	4b10      	ldr	r3, [pc, #64]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80062ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062b2:	099b      	lsrs	r3, r3, #6
 80062b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	fb02 f303 	mul.w	r3, r2, r3
 80062be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80062c0:	4b0b      	ldr	r3, [pc, #44]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80062c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062c6:	0f1b      	lsrs	r3, r3, #28
 80062c8:	f003 0307 	and.w	r3, r3, #7
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d2:	617b      	str	r3, [r7, #20]
          break;
 80062d4:	e002      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	617b      	str	r3, [r7, #20]
          break;
 80062da:	bf00      	nop
        }
      }
      break;
 80062dc:	e000      	b.n	80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80062de:	bf00      	nop
    }
  }
  return frequency;
 80062e0:	697b      	ldr	r3, [r7, #20]
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40023800 	.word	0x40023800
 80062f4:	00bb8000 	.word	0x00bb8000
 80062f8:	007a1200 	.word	0x007a1200
 80062fc:	00f42400 	.word	0x00f42400

08006300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e07b      	b.n	800640a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006316:	2b00      	cmp	r3, #0
 8006318:	d108      	bne.n	800632c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006322:	d009      	beq.n	8006338 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	61da      	str	r2, [r3, #28]
 800632a:	e005      	b.n	8006338 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006344:	b2db      	uxtb	r3, r3
 8006346:	2b00      	cmp	r3, #0
 8006348:	d106      	bne.n	8006358 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7fa fe72 	bl	800103c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800636e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006380:	431a      	orrs	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800638a:	431a      	orrs	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	431a      	orrs	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	431a      	orrs	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063a8:	431a      	orrs	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	69db      	ldr	r3, [r3, #28]
 80063ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063b2:	431a      	orrs	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063bc:	ea42 0103 	orr.w	r1, r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	430a      	orrs	r2, r1
 80063ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	0c1b      	lsrs	r3, r3, #16
 80063d6:	f003 0104 	and.w	r1, r3, #4
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063de:	f003 0210 	and.w	r2, r3, #16
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	430a      	orrs	r2, r1
 80063e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	69da      	ldr	r2, [r3, #28]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80063f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b082      	sub	sp, #8
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d101      	bne.n	8006424 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e042      	b.n	80064aa <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800642a:	b2db      	uxtb	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	d106      	bne.n	800643e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f7fa fe47 	bl	80010cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2224      	movs	r2, #36	@ 0x24
 8006442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006454:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f82c 	bl	80064b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	691a      	ldr	r2, [r3, #16]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800646a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695a      	ldr	r2, [r3, #20]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800647a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800648a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2220      	movs	r2, #32
 8006496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064b8:	b0c0      	sub	sp, #256	@ 0x100
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	691b      	ldr	r3, [r3, #16]
 80064c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80064cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d0:	68d9      	ldr	r1, [r3, #12]
 80064d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	ea40 0301 	orr.w	r3, r0, r1
 80064dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e2:	689a      	ldr	r2, [r3, #8]
 80064e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	431a      	orrs	r2, r3
 80064ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	431a      	orrs	r2, r3
 80064f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800650c:	f021 010c 	bic.w	r1, r1, #12
 8006510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800651a:	430b      	orrs	r3, r1
 800651c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800651e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800652a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800652e:	6999      	ldr	r1, [r3, #24]
 8006530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	ea40 0301 	orr.w	r3, r0, r1
 800653a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800653c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	4b8f      	ldr	r3, [pc, #572]	@ (8006780 <UART_SetConfig+0x2cc>)
 8006544:	429a      	cmp	r2, r3
 8006546:	d005      	beq.n	8006554 <UART_SetConfig+0xa0>
 8006548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	4b8d      	ldr	r3, [pc, #564]	@ (8006784 <UART_SetConfig+0x2d0>)
 8006550:	429a      	cmp	r2, r3
 8006552:	d104      	bne.n	800655e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006554:	f7ff fd7e 	bl	8006054 <HAL_RCC_GetPCLK2Freq>
 8006558:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800655c:	e003      	b.n	8006566 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800655e:	f7ff fd65 	bl	800602c <HAL_RCC_GetPCLK1Freq>
 8006562:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800656a:	69db      	ldr	r3, [r3, #28]
 800656c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006570:	f040 810c 	bne.w	800678c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006574:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006578:	2200      	movs	r2, #0
 800657a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800657e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006582:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006586:	4622      	mov	r2, r4
 8006588:	462b      	mov	r3, r5
 800658a:	1891      	adds	r1, r2, r2
 800658c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800658e:	415b      	adcs	r3, r3
 8006590:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006592:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006596:	4621      	mov	r1, r4
 8006598:	eb12 0801 	adds.w	r8, r2, r1
 800659c:	4629      	mov	r1, r5
 800659e:	eb43 0901 	adc.w	r9, r3, r1
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065b6:	4690      	mov	r8, r2
 80065b8:	4699      	mov	r9, r3
 80065ba:	4623      	mov	r3, r4
 80065bc:	eb18 0303 	adds.w	r3, r8, r3
 80065c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065c4:	462b      	mov	r3, r5
 80065c6:	eb49 0303 	adc.w	r3, r9, r3
 80065ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80065ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80065da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80065de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80065e2:	460b      	mov	r3, r1
 80065e4:	18db      	adds	r3, r3, r3
 80065e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80065e8:	4613      	mov	r3, r2
 80065ea:	eb42 0303 	adc.w	r3, r2, r3
 80065ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80065f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80065f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80065f8:	f7f9 fde6 	bl	80001c8 <__aeabi_uldivmod>
 80065fc:	4602      	mov	r2, r0
 80065fe:	460b      	mov	r3, r1
 8006600:	4b61      	ldr	r3, [pc, #388]	@ (8006788 <UART_SetConfig+0x2d4>)
 8006602:	fba3 2302 	umull	r2, r3, r3, r2
 8006606:	095b      	lsrs	r3, r3, #5
 8006608:	011c      	lsls	r4, r3, #4
 800660a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800660e:	2200      	movs	r2, #0
 8006610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006614:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006618:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800661c:	4642      	mov	r2, r8
 800661e:	464b      	mov	r3, r9
 8006620:	1891      	adds	r1, r2, r2
 8006622:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006624:	415b      	adcs	r3, r3
 8006626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006628:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800662c:	4641      	mov	r1, r8
 800662e:	eb12 0a01 	adds.w	sl, r2, r1
 8006632:	4649      	mov	r1, r9
 8006634:	eb43 0b01 	adc.w	fp, r3, r1
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	f04f 0300 	mov.w	r3, #0
 8006640:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006644:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006648:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800664c:	4692      	mov	sl, r2
 800664e:	469b      	mov	fp, r3
 8006650:	4643      	mov	r3, r8
 8006652:	eb1a 0303 	adds.w	r3, sl, r3
 8006656:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800665a:	464b      	mov	r3, r9
 800665c:	eb4b 0303 	adc.w	r3, fp, r3
 8006660:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006670:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006674:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006678:	460b      	mov	r3, r1
 800667a:	18db      	adds	r3, r3, r3
 800667c:	643b      	str	r3, [r7, #64]	@ 0x40
 800667e:	4613      	mov	r3, r2
 8006680:	eb42 0303 	adc.w	r3, r2, r3
 8006684:	647b      	str	r3, [r7, #68]	@ 0x44
 8006686:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800668a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800668e:	f7f9 fd9b 	bl	80001c8 <__aeabi_uldivmod>
 8006692:	4602      	mov	r2, r0
 8006694:	460b      	mov	r3, r1
 8006696:	4611      	mov	r1, r2
 8006698:	4b3b      	ldr	r3, [pc, #236]	@ (8006788 <UART_SetConfig+0x2d4>)
 800669a:	fba3 2301 	umull	r2, r3, r3, r1
 800669e:	095b      	lsrs	r3, r3, #5
 80066a0:	2264      	movs	r2, #100	@ 0x64
 80066a2:	fb02 f303 	mul.w	r3, r2, r3
 80066a6:	1acb      	subs	r3, r1, r3
 80066a8:	00db      	lsls	r3, r3, #3
 80066aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80066ae:	4b36      	ldr	r3, [pc, #216]	@ (8006788 <UART_SetConfig+0x2d4>)
 80066b0:	fba3 2302 	umull	r2, r3, r3, r2
 80066b4:	095b      	lsrs	r3, r3, #5
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80066bc:	441c      	add	r4, r3
 80066be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066c2:	2200      	movs	r2, #0
 80066c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80066cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80066d0:	4642      	mov	r2, r8
 80066d2:	464b      	mov	r3, r9
 80066d4:	1891      	adds	r1, r2, r2
 80066d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80066d8:	415b      	adcs	r3, r3
 80066da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80066e0:	4641      	mov	r1, r8
 80066e2:	1851      	adds	r1, r2, r1
 80066e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80066e6:	4649      	mov	r1, r9
 80066e8:	414b      	adcs	r3, r1
 80066ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80066ec:	f04f 0200 	mov.w	r2, #0
 80066f0:	f04f 0300 	mov.w	r3, #0
 80066f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80066f8:	4659      	mov	r1, fp
 80066fa:	00cb      	lsls	r3, r1, #3
 80066fc:	4651      	mov	r1, sl
 80066fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006702:	4651      	mov	r1, sl
 8006704:	00ca      	lsls	r2, r1, #3
 8006706:	4610      	mov	r0, r2
 8006708:	4619      	mov	r1, r3
 800670a:	4603      	mov	r3, r0
 800670c:	4642      	mov	r2, r8
 800670e:	189b      	adds	r3, r3, r2
 8006710:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006714:	464b      	mov	r3, r9
 8006716:	460a      	mov	r2, r1
 8006718:	eb42 0303 	adc.w	r3, r2, r3
 800671c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800672c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006730:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006734:	460b      	mov	r3, r1
 8006736:	18db      	adds	r3, r3, r3
 8006738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800673a:	4613      	mov	r3, r2
 800673c:	eb42 0303 	adc.w	r3, r2, r3
 8006740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006742:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006746:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800674a:	f7f9 fd3d 	bl	80001c8 <__aeabi_uldivmod>
 800674e:	4602      	mov	r2, r0
 8006750:	460b      	mov	r3, r1
 8006752:	4b0d      	ldr	r3, [pc, #52]	@ (8006788 <UART_SetConfig+0x2d4>)
 8006754:	fba3 1302 	umull	r1, r3, r3, r2
 8006758:	095b      	lsrs	r3, r3, #5
 800675a:	2164      	movs	r1, #100	@ 0x64
 800675c:	fb01 f303 	mul.w	r3, r1, r3
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	00db      	lsls	r3, r3, #3
 8006764:	3332      	adds	r3, #50	@ 0x32
 8006766:	4a08      	ldr	r2, [pc, #32]	@ (8006788 <UART_SetConfig+0x2d4>)
 8006768:	fba2 2303 	umull	r2, r3, r2, r3
 800676c:	095b      	lsrs	r3, r3, #5
 800676e:	f003 0207 	and.w	r2, r3, #7
 8006772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4422      	add	r2, r4
 800677a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800677c:	e106      	b.n	800698c <UART_SetConfig+0x4d8>
 800677e:	bf00      	nop
 8006780:	40011000 	.word	0x40011000
 8006784:	40011400 	.word	0x40011400
 8006788:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800678c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006790:	2200      	movs	r2, #0
 8006792:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006796:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800679a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800679e:	4642      	mov	r2, r8
 80067a0:	464b      	mov	r3, r9
 80067a2:	1891      	adds	r1, r2, r2
 80067a4:	6239      	str	r1, [r7, #32]
 80067a6:	415b      	adcs	r3, r3
 80067a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80067aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067ae:	4641      	mov	r1, r8
 80067b0:	1854      	adds	r4, r2, r1
 80067b2:	4649      	mov	r1, r9
 80067b4:	eb43 0501 	adc.w	r5, r3, r1
 80067b8:	f04f 0200 	mov.w	r2, #0
 80067bc:	f04f 0300 	mov.w	r3, #0
 80067c0:	00eb      	lsls	r3, r5, #3
 80067c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067c6:	00e2      	lsls	r2, r4, #3
 80067c8:	4614      	mov	r4, r2
 80067ca:	461d      	mov	r5, r3
 80067cc:	4643      	mov	r3, r8
 80067ce:	18e3      	adds	r3, r4, r3
 80067d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80067d4:	464b      	mov	r3, r9
 80067d6:	eb45 0303 	adc.w	r3, r5, r3
 80067da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80067de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80067ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80067ee:	f04f 0200 	mov.w	r2, #0
 80067f2:	f04f 0300 	mov.w	r3, #0
 80067f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80067fa:	4629      	mov	r1, r5
 80067fc:	008b      	lsls	r3, r1, #2
 80067fe:	4621      	mov	r1, r4
 8006800:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006804:	4621      	mov	r1, r4
 8006806:	008a      	lsls	r2, r1, #2
 8006808:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800680c:	f7f9 fcdc 	bl	80001c8 <__aeabi_uldivmod>
 8006810:	4602      	mov	r2, r0
 8006812:	460b      	mov	r3, r1
 8006814:	4b60      	ldr	r3, [pc, #384]	@ (8006998 <UART_SetConfig+0x4e4>)
 8006816:	fba3 2302 	umull	r2, r3, r3, r2
 800681a:	095b      	lsrs	r3, r3, #5
 800681c:	011c      	lsls	r4, r3, #4
 800681e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006822:	2200      	movs	r2, #0
 8006824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006828:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800682c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006830:	4642      	mov	r2, r8
 8006832:	464b      	mov	r3, r9
 8006834:	1891      	adds	r1, r2, r2
 8006836:	61b9      	str	r1, [r7, #24]
 8006838:	415b      	adcs	r3, r3
 800683a:	61fb      	str	r3, [r7, #28]
 800683c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006840:	4641      	mov	r1, r8
 8006842:	1851      	adds	r1, r2, r1
 8006844:	6139      	str	r1, [r7, #16]
 8006846:	4649      	mov	r1, r9
 8006848:	414b      	adcs	r3, r1
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006858:	4659      	mov	r1, fp
 800685a:	00cb      	lsls	r3, r1, #3
 800685c:	4651      	mov	r1, sl
 800685e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006862:	4651      	mov	r1, sl
 8006864:	00ca      	lsls	r2, r1, #3
 8006866:	4610      	mov	r0, r2
 8006868:	4619      	mov	r1, r3
 800686a:	4603      	mov	r3, r0
 800686c:	4642      	mov	r2, r8
 800686e:	189b      	adds	r3, r3, r2
 8006870:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006874:	464b      	mov	r3, r9
 8006876:	460a      	mov	r2, r1
 8006878:	eb42 0303 	adc.w	r3, r2, r3
 800687c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	67bb      	str	r3, [r7, #120]	@ 0x78
 800688a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800688c:	f04f 0200 	mov.w	r2, #0
 8006890:	f04f 0300 	mov.w	r3, #0
 8006894:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006898:	4649      	mov	r1, r9
 800689a:	008b      	lsls	r3, r1, #2
 800689c:	4641      	mov	r1, r8
 800689e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068a2:	4641      	mov	r1, r8
 80068a4:	008a      	lsls	r2, r1, #2
 80068a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80068aa:	f7f9 fc8d 	bl	80001c8 <__aeabi_uldivmod>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4611      	mov	r1, r2
 80068b4:	4b38      	ldr	r3, [pc, #224]	@ (8006998 <UART_SetConfig+0x4e4>)
 80068b6:	fba3 2301 	umull	r2, r3, r3, r1
 80068ba:	095b      	lsrs	r3, r3, #5
 80068bc:	2264      	movs	r2, #100	@ 0x64
 80068be:	fb02 f303 	mul.w	r3, r2, r3
 80068c2:	1acb      	subs	r3, r1, r3
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	3332      	adds	r3, #50	@ 0x32
 80068c8:	4a33      	ldr	r2, [pc, #204]	@ (8006998 <UART_SetConfig+0x4e4>)
 80068ca:	fba2 2303 	umull	r2, r3, r2, r3
 80068ce:	095b      	lsrs	r3, r3, #5
 80068d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068d4:	441c      	add	r4, r3
 80068d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068da:	2200      	movs	r2, #0
 80068dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80068de:	677a      	str	r2, [r7, #116]	@ 0x74
 80068e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80068e4:	4642      	mov	r2, r8
 80068e6:	464b      	mov	r3, r9
 80068e8:	1891      	adds	r1, r2, r2
 80068ea:	60b9      	str	r1, [r7, #8]
 80068ec:	415b      	adcs	r3, r3
 80068ee:	60fb      	str	r3, [r7, #12]
 80068f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068f4:	4641      	mov	r1, r8
 80068f6:	1851      	adds	r1, r2, r1
 80068f8:	6039      	str	r1, [r7, #0]
 80068fa:	4649      	mov	r1, r9
 80068fc:	414b      	adcs	r3, r1
 80068fe:	607b      	str	r3, [r7, #4]
 8006900:	f04f 0200 	mov.w	r2, #0
 8006904:	f04f 0300 	mov.w	r3, #0
 8006908:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800690c:	4659      	mov	r1, fp
 800690e:	00cb      	lsls	r3, r1, #3
 8006910:	4651      	mov	r1, sl
 8006912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006916:	4651      	mov	r1, sl
 8006918:	00ca      	lsls	r2, r1, #3
 800691a:	4610      	mov	r0, r2
 800691c:	4619      	mov	r1, r3
 800691e:	4603      	mov	r3, r0
 8006920:	4642      	mov	r2, r8
 8006922:	189b      	adds	r3, r3, r2
 8006924:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006926:	464b      	mov	r3, r9
 8006928:	460a      	mov	r2, r1
 800692a:	eb42 0303 	adc.w	r3, r2, r3
 800692e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	663b      	str	r3, [r7, #96]	@ 0x60
 800693a:	667a      	str	r2, [r7, #100]	@ 0x64
 800693c:	f04f 0200 	mov.w	r2, #0
 8006940:	f04f 0300 	mov.w	r3, #0
 8006944:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006948:	4649      	mov	r1, r9
 800694a:	008b      	lsls	r3, r1, #2
 800694c:	4641      	mov	r1, r8
 800694e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006952:	4641      	mov	r1, r8
 8006954:	008a      	lsls	r2, r1, #2
 8006956:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800695a:	f7f9 fc35 	bl	80001c8 <__aeabi_uldivmod>
 800695e:	4602      	mov	r2, r0
 8006960:	460b      	mov	r3, r1
 8006962:	4b0d      	ldr	r3, [pc, #52]	@ (8006998 <UART_SetConfig+0x4e4>)
 8006964:	fba3 1302 	umull	r1, r3, r3, r2
 8006968:	095b      	lsrs	r3, r3, #5
 800696a:	2164      	movs	r1, #100	@ 0x64
 800696c:	fb01 f303 	mul.w	r3, r1, r3
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	011b      	lsls	r3, r3, #4
 8006974:	3332      	adds	r3, #50	@ 0x32
 8006976:	4a08      	ldr	r2, [pc, #32]	@ (8006998 <UART_SetConfig+0x4e4>)
 8006978:	fba2 2303 	umull	r2, r3, r2, r3
 800697c:	095b      	lsrs	r3, r3, #5
 800697e:	f003 020f 	and.w	r2, r3, #15
 8006982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4422      	add	r2, r4
 800698a:	609a      	str	r2, [r3, #8]
}
 800698c:	bf00      	nop
 800698e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006992:	46bd      	mov	sp, r7
 8006994:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006998:	51eb851f 	.word	0x51eb851f

0800699c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800699c:	b084      	sub	sp, #16
 800699e:	b580      	push	{r7, lr}
 80069a0:	b084      	sub	sp, #16
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
 80069a6:	f107 001c 	add.w	r0, r7, #28
 80069aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069ae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d123      	bne.n	80069fe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80069ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80069de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d105      	bne.n	80069f2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9dc 	bl	8006db0 <USB_CoreReset>
 80069f8:	4603      	mov	r3, r0
 80069fa:	73fb      	strb	r3, [r7, #15]
 80069fc:	e01b      	b.n	8006a36 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f9d0 	bl	8006db0 <USB_CoreReset>
 8006a10:	4603      	mov	r3, r0
 8006a12:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a14:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d106      	bne.n	8006a2a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a28:	e005      	b.n	8006a36 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006a36:	7fbb      	ldrb	r3, [r7, #30]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d10b      	bne.n	8006a54 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f043 0206 	orr.w	r2, r3, #6
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f043 0220 	orr.w	r2, r3, #32
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a60:	b004      	add	sp, #16
 8006a62:	4770      	bx	lr

08006a64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f043 0201 	orr.w	r2, r3, #1
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b083      	sub	sp, #12
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f023 0201 	bic.w	r2, r3, #1
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d115      	bne.n	8006af6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ad6:	200a      	movs	r0, #10
 8006ad8:	f7fa fc68 	bl	80013ac <HAL_Delay>
      ms += 10U;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	330a      	adds	r3, #10
 8006ae0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 f956 	bl	8006d94 <USB_GetMode>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d01e      	beq.n	8006b2c <USB_SetCurrentMode+0x84>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006af2:	d9f0      	bls.n	8006ad6 <USB_SetCurrentMode+0x2e>
 8006af4:	e01a      	b.n	8006b2c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006af6:	78fb      	ldrb	r3, [r7, #3]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d115      	bne.n	8006b28 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b08:	200a      	movs	r0, #10
 8006b0a:	f7fa fc4f 	bl	80013ac <HAL_Delay>
      ms += 10U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	330a      	adds	r3, #10
 8006b12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 f93d 	bl	8006d94 <USB_GetMode>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d005      	beq.n	8006b2c <USB_SetCurrentMode+0x84>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b24:	d9f0      	bls.n	8006b08 <USB_SetCurrentMode+0x60>
 8006b26:	e001      	b.n	8006b2c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e005      	b.n	8006b38 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006b30:	d101      	bne.n	8006b36 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e000      	b.n	8006b38 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	3301      	adds	r3, #1
 8006b52:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b5a:	d901      	bls.n	8006b60 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e01b      	b.n	8006b98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	daf2      	bge.n	8006b4e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	019b      	lsls	r3, r3, #6
 8006b70:	f043 0220 	orr.w	r2, r3, #32
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b84:	d901      	bls.n	8006b8a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e006      	b.n	8006b98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	2b20      	cmp	r3, #32
 8006b94:	d0f0      	beq.n	8006b78 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bbc:	d901      	bls.n	8006bc2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e018      	b.n	8006bf4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	daf2      	bge.n	8006bb0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2210      	movs	r2, #16
 8006bd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006be0:	d901      	bls.n	8006be6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e006      	b.n	8006bf4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	f003 0310 	and.w	r3, r3, #16
 8006bee:	2b10      	cmp	r3, #16
 8006bf0:	d0f0      	beq.n	8006bd4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3714      	adds	r7, #20
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b089      	sub	sp, #36	@ 0x24
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	460b      	mov	r3, r1
 8006c10:	71fb      	strb	r3, [r7, #7]
 8006c12:	4613      	mov	r3, r2
 8006c14:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006c1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d123      	bne.n	8006c6e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006c26:	88bb      	ldrh	r3, [r7, #4]
 8006c28:	3303      	adds	r3, #3
 8006c2a:	089b      	lsrs	r3, r3, #2
 8006c2c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006c2e:	2300      	movs	r3, #0
 8006c30:	61bb      	str	r3, [r7, #24]
 8006c32:	e018      	b.n	8006c66 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006c34:	79fb      	ldrb	r3, [r7, #7]
 8006c36:	031a      	lsls	r2, r3, #12
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c40:	461a      	mov	r2, r3
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006c4e:	69fb      	ldr	r3, [r7, #28]
 8006c50:	3301      	adds	r3, #1
 8006c52:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	3301      	adds	r3, #1
 8006c58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	3301      	adds	r3, #1
 8006c64:	61bb      	str	r3, [r7, #24]
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d3e2      	bcc.n	8006c34 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3724      	adds	r7, #36	@ 0x24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b08b      	sub	sp, #44	@ 0x2c
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	4613      	mov	r3, r2
 8006c88:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006c92:	88fb      	ldrh	r3, [r7, #6]
 8006c94:	089b      	lsrs	r3, r3, #2
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006c9a:	88fb      	ldrh	r3, [r7, #6]
 8006c9c:	f003 0303 	and.w	r3, r3, #3
 8006ca0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	623b      	str	r3, [r7, #32]
 8006ca6:	e014      	b.n	8006cd2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb2:	601a      	str	r2, [r3, #0]
    pDest++;
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc8:	3301      	adds	r3, #1
 8006cca:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	623b      	str	r3, [r7, #32]
 8006cd2:	6a3a      	ldr	r2, [r7, #32]
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d3e6      	bcc.n	8006ca8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006cda:	8bfb      	ldrh	r3, [r7, #30]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d01e      	beq.n	8006d1e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cea:	461a      	mov	r2, r3
 8006cec:	f107 0310 	add.w	r3, r7, #16
 8006cf0:	6812      	ldr	r2, [r2, #0]
 8006cf2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	6a3b      	ldr	r3, [r7, #32]
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	00db      	lsls	r3, r3, #3
 8006cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8006d00:	b2da      	uxtb	r2, r3
 8006d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d04:	701a      	strb	r2, [r3, #0]
      i++;
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	3301      	adds	r3, #1
 8006d0a:	623b      	str	r3, [r7, #32]
      pDest++;
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0e:	3301      	adds	r3, #1
 8006d10:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006d12:	8bfb      	ldrh	r3, [r7, #30]
 8006d14:	3b01      	subs	r3, #1
 8006d16:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006d18:	8bfb      	ldrh	r3, [r7, #30]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1ea      	bne.n	8006cf4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	372c      	adds	r7, #44	@ 0x2c
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	4013      	ands	r3, r2
 8006d42:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006d44:	68fb      	ldr	r3, [r7, #12]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b085      	sub	sp, #20
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006d62:	78fb      	ldrb	r3, [r7, #3]
 8006d64:	015a      	lsls	r2, r3, #5
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	4413      	add	r3, r2
 8006d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006d72:	78fb      	ldrb	r3, [r7, #3]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	4013      	ands	r3, r2
 8006d84:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d86:	68bb      	ldr	r3, [r7, #8]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3714      	adds	r7, #20
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	f003 0301 	and.w	r3, r3, #1
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006db8:	2300      	movs	r3, #0
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dc8:	d901      	bls.n	8006dce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e022      	b.n	8006e14 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	daf2      	bge.n	8006dbc <USB_CoreReset+0xc>

  count = 10U;
 8006dd6:	230a      	movs	r3, #10
 8006dd8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006dda:	e002      	b.n	8006de2 <USB_CoreReset+0x32>
  {
    count--;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f9      	bne.n	8006ddc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	f043 0201 	orr.w	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	3301      	adds	r3, #1
 8006df8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e00:	d901      	bls.n	8006e06 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e006      	b.n	8006e14 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d0f0      	beq.n	8006df4 <USB_CoreReset+0x44>

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e20:	b084      	sub	sp, #16
 8006e22:	b580      	push	{r7, lr}
 8006e24:	b086      	sub	sp, #24
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
 8006e2a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e32:	2300      	movs	r3, #0
 8006e34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e40:	461a      	mov	r2, r3
 8006e42:	2300      	movs	r3, #0
 8006e44:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e62:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d119      	bne.n	8006eaa <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006e76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d10a      	bne.n	8006e94 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006e8c:	f043 0304 	orr.w	r3, r3, #4
 8006e90:	6013      	str	r3, [r2, #0]
 8006e92:	e014      	b.n	8006ebe <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ea2:	f023 0304 	bic.w	r3, r3, #4
 8006ea6:	6013      	str	r3, [r2, #0]
 8006ea8:	e009      	b.n	8006ebe <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006eb8:	f023 0304 	bic.w	r3, r3, #4
 8006ebc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ebe:	2110      	movs	r1, #16
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7ff fe3d 	bl	8006b40 <USB_FlushTxFifo>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d001      	beq.n	8006ed0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff fe67 	bl	8006ba4 <USB_FlushRxFifo>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	613b      	str	r3, [r7, #16]
 8006ee4:	e015      	b.n	8006f12 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	015a      	lsls	r2, r3, #5
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	4413      	add	r3, r2
 8006eee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f06:	461a      	mov	r2, r3
 8006f08:	2300      	movs	r3, #0
 8006f0a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006f16:	461a      	mov	r2, r3
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d3e3      	bcc.n	8006ee6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f04f 32ff 	mov.w	r2, #4294967295
 8006f2a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a18      	ldr	r2, [pc, #96]	@ (8006f90 <USB_HostInit+0x170>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d10b      	bne.n	8006f4c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f3a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a15      	ldr	r2, [pc, #84]	@ (8006f94 <USB_HostInit+0x174>)
 8006f40:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a14      	ldr	r2, [pc, #80]	@ (8006f98 <USB_HostInit+0x178>)
 8006f46:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006f4a:	e009      	b.n	8006f60 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2280      	movs	r2, #128	@ 0x80
 8006f50:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a11      	ldr	r2, [pc, #68]	@ (8006f9c <USB_HostInit+0x17c>)
 8006f56:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a11      	ldr	r2, [pc, #68]	@ (8006fa0 <USB_HostInit+0x180>)
 8006f5c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006f60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d105      	bne.n	8006f74 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	f043 0210 	orr.w	r2, r3, #16
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	699a      	ldr	r2, [r3, #24]
 8006f78:	4b0a      	ldr	r3, [pc, #40]	@ (8006fa4 <USB_HostInit+0x184>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3718      	adds	r7, #24
 8006f86:	46bd      	mov	sp, r7
 8006f88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f8c:	b004      	add	sp, #16
 8006f8e:	4770      	bx	lr
 8006f90:	40040000 	.word	0x40040000
 8006f94:	01000200 	.word	0x01000200
 8006f98:	00e00300 	.word	0x00e00300
 8006f9c:	00600080 	.word	0x00600080
 8006fa0:	004000e0 	.word	0x004000e0
 8006fa4:	a3200008 	.word	0xa3200008

08006fa8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006fc6:	f023 0303 	bic.w	r3, r3, #3
 8006fca:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	78fb      	ldrb	r3, [r7, #3]
 8006fd6:	f003 0303 	and.w	r3, r3, #3
 8006fda:	68f9      	ldr	r1, [r7, #12]
 8006fdc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006fe4:	78fb      	ldrb	r3, [r7, #3]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d107      	bne.n	8006ffa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006ff6:	6053      	str	r3, [r2, #4]
 8006ff8:	e00c      	b.n	8007014 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006ffa:	78fb      	ldrb	r3, [r7, #3]
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d107      	bne.n	8007010 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007006:	461a      	mov	r2, r3
 8007008:	f241 7370 	movw	r3, #6000	@ 0x1770
 800700c:	6053      	str	r3, [r2, #4]
 800700e:	e001      	b.n	8007014 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e000      	b.n	8007016 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr

08007022 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b084      	sub	sp, #16
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800702e:	2300      	movs	r3, #0
 8007030:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007042:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800704c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007050:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007052:	2064      	movs	r0, #100	@ 0x64
 8007054:	f7fa f9aa 	bl	80013ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007060:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007064:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007066:	200a      	movs	r0, #10
 8007068:	f7fa f9a0 	bl	80013ac <HAL_Delay>

  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007076:	b480      	push	{r7}
 8007078:	b085      	sub	sp, #20
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	460b      	mov	r3, r1
 8007080:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007086:	2300      	movs	r3, #0
 8007088:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800709a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d109      	bne.n	80070ba <USB_DriveVbus+0x44>
 80070a6:	78fb      	ldrb	r3, [r7, #3]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d106      	bne.n	80070ba <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80070b8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070c4:	d109      	bne.n	80070da <USB_DriveVbus+0x64>
 80070c6:	78fb      	ldrb	r3, [r7, #3]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d106      	bne.n	80070da <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070d8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3714      	adds	r7, #20
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	0c5b      	lsrs	r3, r3, #17
 8007106:	f003 0303 	and.w	r3, r3, #3
}
 800710a:	4618      	mov	r0, r3
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr

08007116 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007116:	b480      	push	{r7}
 8007118:	b085      	sub	sp, #20
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	b29b      	uxth	r3, r3
}
 800712c:	4618      	mov	r0, r3
 800712e:	3714      	adds	r7, #20
 8007130:	46bd      	mov	sp, r7
 8007132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007136:	4770      	bx	lr

08007138 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b088      	sub	sp, #32
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	4608      	mov	r0, r1
 8007142:	4611      	mov	r1, r2
 8007144:	461a      	mov	r2, r3
 8007146:	4603      	mov	r3, r0
 8007148:	70fb      	strb	r3, [r7, #3]
 800714a:	460b      	mov	r3, r1
 800714c:	70bb      	strb	r3, [r7, #2]
 800714e:	4613      	mov	r3, r2
 8007150:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007152:	2300      	movs	r3, #0
 8007154:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800715a:	78fb      	ldrb	r3, [r7, #3]
 800715c:	015a      	lsls	r2, r3, #5
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	4413      	add	r3, r2
 8007162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007166:	461a      	mov	r2, r3
 8007168:	f04f 33ff 	mov.w	r3, #4294967295
 800716c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800716e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007172:	2b03      	cmp	r3, #3
 8007174:	d87c      	bhi.n	8007270 <USB_HC_Init+0x138>
 8007176:	a201      	add	r2, pc, #4	@ (adr r2, 800717c <USB_HC_Init+0x44>)
 8007178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717c:	0800718d 	.word	0x0800718d
 8007180:	08007233 	.word	0x08007233
 8007184:	0800718d 	.word	0x0800718d
 8007188:	080071f5 	.word	0x080071f5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800718c:	78fb      	ldrb	r3, [r7, #3]
 800718e:	015a      	lsls	r2, r3, #5
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	4413      	add	r3, r2
 8007194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007198:	461a      	mov	r2, r3
 800719a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800719e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80071a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	da10      	bge.n	80071ca <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80071a8:	78fb      	ldrb	r3, [r7, #3]
 80071aa:	015a      	lsls	r2, r3, #5
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	4413      	add	r3, r2
 80071b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	78fa      	ldrb	r2, [r7, #3]
 80071b8:	0151      	lsls	r1, r2, #5
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	440a      	add	r2, r1
 80071be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071c6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80071c8:	e055      	b.n	8007276 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a6f      	ldr	r2, [pc, #444]	@ (800738c <USB_HC_Init+0x254>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d151      	bne.n	8007276 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80071d2:	78fb      	ldrb	r3, [r7, #3]
 80071d4:	015a      	lsls	r2, r3, #5
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	4413      	add	r3, r2
 80071da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	78fa      	ldrb	r2, [r7, #3]
 80071e2:	0151      	lsls	r1, r2, #5
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	440a      	add	r2, r1
 80071e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071ec:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80071f0:	60d3      	str	r3, [r2, #12]
      break;
 80071f2:	e040      	b.n	8007276 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80071f4:	78fb      	ldrb	r3, [r7, #3]
 80071f6:	015a      	lsls	r2, r3, #5
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	4413      	add	r3, r2
 80071fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007200:	461a      	mov	r2, r3
 8007202:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007206:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007208:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800720c:	2b00      	cmp	r3, #0
 800720e:	da34      	bge.n	800727a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007210:	78fb      	ldrb	r3, [r7, #3]
 8007212:	015a      	lsls	r2, r3, #5
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	4413      	add	r3, r2
 8007218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	78fa      	ldrb	r2, [r7, #3]
 8007220:	0151      	lsls	r1, r2, #5
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	440a      	add	r2, r1
 8007226:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800722a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800722e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007230:	e023      	b.n	800727a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007232:	78fb      	ldrb	r3, [r7, #3]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	4413      	add	r3, r2
 800723a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800723e:	461a      	mov	r2, r3
 8007240:	f240 2325 	movw	r3, #549	@ 0x225
 8007244:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007246:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800724a:	2b00      	cmp	r3, #0
 800724c:	da17      	bge.n	800727e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800724e:	78fb      	ldrb	r3, [r7, #3]
 8007250:	015a      	lsls	r2, r3, #5
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	4413      	add	r3, r2
 8007256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	78fa      	ldrb	r2, [r7, #3]
 800725e:	0151      	lsls	r1, r2, #5
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	440a      	add	r2, r1
 8007264:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007268:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800726c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800726e:	e006      	b.n	800727e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	77fb      	strb	r3, [r7, #31]
      break;
 8007274:	e004      	b.n	8007280 <USB_HC_Init+0x148>
      break;
 8007276:	bf00      	nop
 8007278:	e002      	b.n	8007280 <USB_HC_Init+0x148>
      break;
 800727a:	bf00      	nop
 800727c:	e000      	b.n	8007280 <USB_HC_Init+0x148>
      break;
 800727e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007280:	78fb      	ldrb	r3, [r7, #3]
 8007282:	015a      	lsls	r2, r3, #5
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	4413      	add	r3, r2
 8007288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800728c:	461a      	mov	r2, r3
 800728e:	2300      	movs	r3, #0
 8007290:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	015a      	lsls	r2, r3, #5
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	4413      	add	r3, r2
 800729a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	78fa      	ldrb	r2, [r7, #3]
 80072a2:	0151      	lsls	r1, r2, #5
 80072a4:	693a      	ldr	r2, [r7, #16]
 80072a6:	440a      	add	r2, r1
 80072a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072ac:	f043 0302 	orr.w	r3, r3, #2
 80072b0:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072b8:	699a      	ldr	r2, [r3, #24]
 80072ba:	78fb      	ldrb	r3, [r7, #3]
 80072bc:	f003 030f 	and.w	r3, r3, #15
 80072c0:	2101      	movs	r1, #1
 80072c2:	fa01 f303 	lsl.w	r3, r1, r3
 80072c6:	6939      	ldr	r1, [r7, #16]
 80072c8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80072cc:	4313      	orrs	r3, r2
 80072ce:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80072dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	da03      	bge.n	80072ec <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80072e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072e8:	61bb      	str	r3, [r7, #24]
 80072ea:	e001      	b.n	80072f0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f7ff fef9 	bl	80070e8 <USB_GetHostSpeed>
 80072f6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80072f8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072fc:	2b02      	cmp	r3, #2
 80072fe:	d106      	bne.n	800730e <USB_HC_Init+0x1d6>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2b02      	cmp	r3, #2
 8007304:	d003      	beq.n	800730e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007306:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800730a:	617b      	str	r3, [r7, #20]
 800730c:	e001      	b.n	8007312 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800730e:	2300      	movs	r3, #0
 8007310:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007312:	787b      	ldrb	r3, [r7, #1]
 8007314:	059b      	lsls	r3, r3, #22
 8007316:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800731a:	78bb      	ldrb	r3, [r7, #2]
 800731c:	02db      	lsls	r3, r3, #11
 800731e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007322:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007324:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007328:	049b      	lsls	r3, r3, #18
 800732a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800732e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007330:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007332:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007336:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	431a      	orrs	r2, r3
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007340:	78fa      	ldrb	r2, [r7, #3]
 8007342:	0151      	lsls	r1, r2, #5
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	440a      	add	r2, r1
 8007348:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800734c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007350:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007352:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007356:	2b03      	cmp	r3, #3
 8007358:	d003      	beq.n	8007362 <USB_HC_Init+0x22a>
 800735a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800735e:	2b01      	cmp	r3, #1
 8007360:	d10f      	bne.n	8007382 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007362:	78fb      	ldrb	r3, [r7, #3]
 8007364:	015a      	lsls	r2, r3, #5
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	4413      	add	r3, r2
 800736a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	78fa      	ldrb	r2, [r7, #3]
 8007372:	0151      	lsls	r1, r2, #5
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	440a      	add	r2, r1
 8007378:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800737c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007380:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007382:	7ffb      	ldrb	r3, [r7, #31]
}
 8007384:	4618      	mov	r0, r3
 8007386:	3720      	adds	r7, #32
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40040000 	.word	0x40040000

08007390 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b08c      	sub	sp, #48	@ 0x30
 8007394:	af02      	add	r7, sp, #8
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	4613      	mov	r3, r2
 800739c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	785b      	ldrb	r3, [r3, #1]
 80073a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80073a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80073ac:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4a5d      	ldr	r2, [pc, #372]	@ (8007528 <USB_HC_StartXfer+0x198>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d12f      	bne.n	8007416 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80073b6:	79fb      	ldrb	r3, [r7, #7]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d11c      	bne.n	80073f6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	7c9b      	ldrb	r3, [r3, #18]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d003      	beq.n	80073cc <USB_HC_StartXfer+0x3c>
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	7c9b      	ldrb	r3, [r3, #18]
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	d124      	bne.n	8007416 <USB_HC_StartXfer+0x86>
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	799b      	ldrb	r3, [r3, #6]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d120      	bne.n	8007416 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	015a      	lsls	r2, r3, #5
 80073d8:	6a3b      	ldr	r3, [r7, #32]
 80073da:	4413      	add	r3, r2
 80073dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	69fa      	ldr	r2, [r7, #28]
 80073e4:	0151      	lsls	r1, r2, #5
 80073e6:	6a3a      	ldr	r2, [r7, #32]
 80073e8:	440a      	add	r2, r1
 80073ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073f2:	60d3      	str	r3, [r2, #12]
 80073f4:	e00f      	b.n	8007416 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	791b      	ldrb	r3, [r3, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10b      	bne.n	8007416 <USB_HC_StartXfer+0x86>
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	795b      	ldrb	r3, [r3, #5]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d107      	bne.n	8007416 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	785b      	ldrb	r3, [r3, #1]
 800740a:	4619      	mov	r1, r3
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 fb6b 	bl	8007ae8 <USB_DoPing>
        return HAL_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	e232      	b.n	800787c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	799b      	ldrb	r3, [r3, #6]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d158      	bne.n	80074d0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800741e:	2301      	movs	r3, #1
 8007420:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	78db      	ldrb	r3, [r3, #3]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d007      	beq.n	800743a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800742a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	8a92      	ldrh	r2, [r2, #20]
 8007430:	fb03 f202 	mul.w	r2, r3, r2
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	61da      	str	r2, [r3, #28]
 8007438:	e07c      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	7c9b      	ldrb	r3, [r3, #18]
 800743e:	2b01      	cmp	r3, #1
 8007440:	d130      	bne.n	80074a4 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	6a1b      	ldr	r3, [r3, #32]
 8007446:	2bbc      	cmp	r3, #188	@ 0xbc
 8007448:	d918      	bls.n	800747c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	8a9b      	ldrh	r3, [r3, #20]
 800744e:	461a      	mov	r2, r3
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	69da      	ldr	r2, [r3, #28]
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d003      	beq.n	800746c <USB_HC_StartXfer+0xdc>
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	2b02      	cmp	r3, #2
 800746a:	d103      	bne.n	8007474 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2202      	movs	r2, #2
 8007470:	60da      	str	r2, [r3, #12]
 8007472:	e05f      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	2201      	movs	r2, #1
 8007478:	60da      	str	r2, [r3, #12]
 800747a:	e05b      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	6a1a      	ldr	r2, [r3, #32]
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d007      	beq.n	800749c <USB_HC_StartXfer+0x10c>
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	2b02      	cmp	r3, #2
 8007492:	d003      	beq.n	800749c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2204      	movs	r2, #4
 8007498:	60da      	str	r2, [r3, #12]
 800749a:	e04b      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2203      	movs	r2, #3
 80074a0:	60da      	str	r2, [r3, #12]
 80074a2:	e047      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80074a4:	79fb      	ldrb	r3, [r7, #7]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d10d      	bne.n	80074c6 <USB_HC_StartXfer+0x136>
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	6a1b      	ldr	r3, [r3, #32]
 80074ae:	68ba      	ldr	r2, [r7, #8]
 80074b0:	8a92      	ldrh	r2, [r2, #20]
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d907      	bls.n	80074c6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80074b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80074b8:	68ba      	ldr	r2, [r7, #8]
 80074ba:	8a92      	ldrh	r2, [r2, #20]
 80074bc:	fb03 f202 	mul.w	r2, r3, r2
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	61da      	str	r2, [r3, #28]
 80074c4:	e036      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	6a1a      	ldr	r2, [r3, #32]
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	61da      	str	r2, [r3, #28]
 80074ce:	e031      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d018      	beq.n	800750a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	8a92      	ldrh	r2, [r2, #20]
 80074e0:	4413      	add	r3, r2
 80074e2:	3b01      	subs	r3, #1
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	8a92      	ldrh	r2, [r2, #20]
 80074e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80074ec:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80074ee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80074f0:	8b7b      	ldrh	r3, [r7, #26]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d90b      	bls.n	800750e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80074f6:	8b7b      	ldrh	r3, [r7, #26]
 80074f8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80074fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	8a92      	ldrh	r2, [r2, #20]
 8007500:	fb03 f202 	mul.w	r2, r3, r2
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	61da      	str	r2, [r3, #28]
 8007508:	e001      	b.n	800750e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800750a:	2301      	movs	r3, #1
 800750c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	78db      	ldrb	r3, [r3, #3]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00a      	beq.n	800752c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007516:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	8a92      	ldrh	r2, [r2, #20]
 800751c:	fb03 f202 	mul.w	r2, r3, r2
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	61da      	str	r2, [r3, #28]
 8007524:	e006      	b.n	8007534 <USB_HC_StartXfer+0x1a4>
 8007526:	bf00      	nop
 8007528:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	6a1a      	ldr	r2, [r3, #32]
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800753c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800753e:	04d9      	lsls	r1, r3, #19
 8007540:	4ba3      	ldr	r3, [pc, #652]	@ (80077d0 <USB_HC_StartXfer+0x440>)
 8007542:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007544:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	7d9b      	ldrb	r3, [r3, #22]
 800754a:	075b      	lsls	r3, r3, #29
 800754c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007550:	69f9      	ldr	r1, [r7, #28]
 8007552:	0148      	lsls	r0, r1, #5
 8007554:	6a39      	ldr	r1, [r7, #32]
 8007556:	4401      	add	r1, r0
 8007558:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800755c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800755e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007560:	79fb      	ldrb	r3, [r7, #7]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d009      	beq.n	800757a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	6999      	ldr	r1, [r3, #24]
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	015a      	lsls	r2, r3, #5
 800756e:	6a3b      	ldr	r3, [r7, #32]
 8007570:	4413      	add	r3, r2
 8007572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007576:	460a      	mov	r2, r1
 8007578:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	bf0c      	ite	eq
 800758a:	2301      	moveq	r3, #1
 800758c:	2300      	movne	r3, #0
 800758e:	b2db      	uxtb	r3, r3
 8007590:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	6a3b      	ldr	r3, [r7, #32]
 8007598:	4413      	add	r3, r2
 800759a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	69fa      	ldr	r2, [r7, #28]
 80075a2:	0151      	lsls	r1, r2, #5
 80075a4:	6a3a      	ldr	r2, [r7, #32]
 80075a6:	440a      	add	r2, r1
 80075a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075ac:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80075b0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	6a3b      	ldr	r3, [r7, #32]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	7e7b      	ldrb	r3, [r7, #25]
 80075c2:	075b      	lsls	r3, r3, #29
 80075c4:	69f9      	ldr	r1, [r7, #28]
 80075c6:	0148      	lsls	r0, r1, #5
 80075c8:	6a39      	ldr	r1, [r7, #32]
 80075ca:	4401      	add	r1, r0
 80075cc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80075d0:	4313      	orrs	r3, r2
 80075d2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	799b      	ldrb	r3, [r3, #6]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	f040 80c3 	bne.w	8007764 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	7c5b      	ldrb	r3, [r3, #17]
 80075e2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80075e8:	4313      	orrs	r3, r2
 80075ea:	69fa      	ldr	r2, [r7, #28]
 80075ec:	0151      	lsls	r1, r2, #5
 80075ee:	6a3a      	ldr	r2, [r7, #32]
 80075f0:	440a      	add	r2, r1
 80075f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80075f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80075fa:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	6a3b      	ldr	r3, [r7, #32]
 8007602:	4413      	add	r3, r2
 8007604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	69fa      	ldr	r2, [r7, #28]
 800760c:	0151      	lsls	r1, r2, #5
 800760e:	6a3a      	ldr	r2, [r7, #32]
 8007610:	440a      	add	r2, r1
 8007612:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007616:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800761a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	79db      	ldrb	r3, [r3, #7]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d123      	bne.n	800766c <USB_HC_StartXfer+0x2dc>
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	78db      	ldrb	r3, [r3, #3]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d11f      	bne.n	800766c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	015a      	lsls	r2, r3, #5
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	4413      	add	r3, r2
 8007634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	0151      	lsls	r1, r2, #5
 800763e:	6a3a      	ldr	r2, [r7, #32]
 8007640:	440a      	add	r2, r1
 8007642:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800764a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	015a      	lsls	r2, r3, #5
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	4413      	add	r3, r2
 8007654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	0151      	lsls	r1, r2, #5
 800765e:	6a3a      	ldr	r2, [r7, #32]
 8007660:	440a      	add	r2, r1
 8007662:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800766a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	7c9b      	ldrb	r3, [r3, #18]
 8007670:	2b01      	cmp	r3, #1
 8007672:	d003      	beq.n	800767c <USB_HC_StartXfer+0x2ec>
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	7c9b      	ldrb	r3, [r3, #18]
 8007678:	2b03      	cmp	r3, #3
 800767a:	d117      	bne.n	80076ac <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007680:	2b01      	cmp	r3, #1
 8007682:	d113      	bne.n	80076ac <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	78db      	ldrb	r3, [r3, #3]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d10f      	bne.n	80076ac <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	015a      	lsls	r2, r3, #5
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	4413      	add	r3, r2
 8007694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	69fa      	ldr	r2, [r7, #28]
 800769c:	0151      	lsls	r1, r2, #5
 800769e:	6a3a      	ldr	r2, [r7, #32]
 80076a0:	440a      	add	r2, r1
 80076a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076aa:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	7c9b      	ldrb	r3, [r3, #18]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d162      	bne.n	800777a <USB_HC_StartXfer+0x3ea>
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	78db      	ldrb	r3, [r3, #3]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d15e      	bne.n	800777a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	3b01      	subs	r3, #1
 80076c2:	2b03      	cmp	r3, #3
 80076c4:	d858      	bhi.n	8007778 <USB_HC_StartXfer+0x3e8>
 80076c6:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <USB_HC_StartXfer+0x33c>)
 80076c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076cc:	080076dd 	.word	0x080076dd
 80076d0:	080076ff 	.word	0x080076ff
 80076d4:	08007721 	.word	0x08007721
 80076d8:	08007743 	.word	0x08007743
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	015a      	lsls	r2, r3, #5
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	4413      	add	r3, r2
 80076e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	0151      	lsls	r1, r2, #5
 80076ee:	6a3a      	ldr	r2, [r7, #32]
 80076f0:	440a      	add	r2, r1
 80076f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076fa:	6053      	str	r3, [r2, #4]
          break;
 80076fc:	e03d      	b.n	800777a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	015a      	lsls	r2, r3, #5
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	4413      	add	r3, r2
 8007706:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	0151      	lsls	r1, r2, #5
 8007710:	6a3a      	ldr	r2, [r7, #32]
 8007712:	440a      	add	r2, r1
 8007714:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007718:	f043 030e 	orr.w	r3, r3, #14
 800771c:	6053      	str	r3, [r2, #4]
          break;
 800771e:	e02c      	b.n	800777a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	015a      	lsls	r2, r3, #5
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	4413      	add	r3, r2
 8007728:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	69fa      	ldr	r2, [r7, #28]
 8007730:	0151      	lsls	r1, r2, #5
 8007732:	6a3a      	ldr	r2, [r7, #32]
 8007734:	440a      	add	r2, r1
 8007736:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800773a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800773e:	6053      	str	r3, [r2, #4]
          break;
 8007740:	e01b      	b.n	800777a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	015a      	lsls	r2, r3, #5
 8007746:	6a3b      	ldr	r3, [r7, #32]
 8007748:	4413      	add	r3, r2
 800774a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	69fa      	ldr	r2, [r7, #28]
 8007752:	0151      	lsls	r1, r2, #5
 8007754:	6a3a      	ldr	r2, [r7, #32]
 8007756:	440a      	add	r2, r1
 8007758:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800775c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007760:	6053      	str	r3, [r2, #4]
          break;
 8007762:	e00a      	b.n	800777a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	015a      	lsls	r2, r3, #5
 8007768:	6a3b      	ldr	r3, [r7, #32]
 800776a:	4413      	add	r3, r2
 800776c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007770:	461a      	mov	r2, r3
 8007772:	2300      	movs	r3, #0
 8007774:	6053      	str	r3, [r2, #4]
 8007776:	e000      	b.n	800777a <USB_HC_StartXfer+0x3ea>
          break;
 8007778:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	015a      	lsls	r2, r3, #5
 800777e:	6a3b      	ldr	r3, [r7, #32]
 8007780:	4413      	add	r3, r2
 8007782:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007790:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	78db      	ldrb	r3, [r3, #3]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d004      	beq.n	80077a4 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077a0:	613b      	str	r3, [r7, #16]
 80077a2:	e003      	b.n	80077ac <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80077aa:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80077b2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	015a      	lsls	r2, r3, #5
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	4413      	add	r3, r2
 80077bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077c0:	461a      	mov	r2, r3
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80077c6:	79fb      	ldrb	r3, [r7, #7]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d003      	beq.n	80077d4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	e055      	b.n	800787c <USB_HC_StartXfer+0x4ec>
 80077d0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	78db      	ldrb	r3, [r3, #3]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d14e      	bne.n	800787a <USB_HC_StartXfer+0x4ea>
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	6a1b      	ldr	r3, [r3, #32]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d04a      	beq.n	800787a <USB_HC_StartXfer+0x4ea>
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	79db      	ldrb	r3, [r3, #7]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d146      	bne.n	800787a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	7c9b      	ldrb	r3, [r3, #18]
 80077f0:	2b03      	cmp	r3, #3
 80077f2:	d831      	bhi.n	8007858 <USB_HC_StartXfer+0x4c8>
 80077f4:	a201      	add	r2, pc, #4	@ (adr r2, 80077fc <USB_HC_StartXfer+0x46c>)
 80077f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fa:	bf00      	nop
 80077fc:	0800780d 	.word	0x0800780d
 8007800:	08007831 	.word	0x08007831
 8007804:	0800780d 	.word	0x0800780d
 8007808:	08007831 	.word	0x08007831
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	6a1b      	ldr	r3, [r3, #32]
 8007810:	3303      	adds	r3, #3
 8007812:	089b      	lsrs	r3, r3, #2
 8007814:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007816:	8afa      	ldrh	r2, [r7, #22]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781c:	b29b      	uxth	r3, r3
 800781e:	429a      	cmp	r2, r3
 8007820:	d91c      	bls.n	800785c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	f043 0220 	orr.w	r2, r3, #32
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	619a      	str	r2, [r3, #24]
        }
        break;
 800782e:	e015      	b.n	800785c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	6a1b      	ldr	r3, [r3, #32]
 8007834:	3303      	adds	r3, #3
 8007836:	089b      	lsrs	r3, r3, #2
 8007838:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800783a:	8afa      	ldrh	r2, [r7, #22]
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	b29b      	uxth	r3, r3
 8007846:	429a      	cmp	r2, r3
 8007848:	d90a      	bls.n	8007860 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	699b      	ldr	r3, [r3, #24]
 800784e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	619a      	str	r2, [r3, #24]
        }
        break;
 8007856:	e003      	b.n	8007860 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007858:	bf00      	nop
 800785a:	e002      	b.n	8007862 <USB_HC_StartXfer+0x4d2>
        break;
 800785c:	bf00      	nop
 800785e:	e000      	b.n	8007862 <USB_HC_StartXfer+0x4d2>
        break;
 8007860:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	6999      	ldr	r1, [r3, #24]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	785a      	ldrb	r2, [r3, #1]
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	6a1b      	ldr	r3, [r3, #32]
 800786e:	b29b      	uxth	r3, r3
 8007870:	2000      	movs	r0, #0
 8007872:	9000      	str	r0, [sp, #0]
 8007874:	68f8      	ldr	r0, [r7, #12]
 8007876:	f7ff f9c3 	bl	8006c00 <USB_WritePacket>
  }

  return HAL_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3728      	adds	r7, #40	@ 0x28
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007896:	695b      	ldr	r3, [r3, #20]
 8007898:	b29b      	uxth	r3, r3
}
 800789a:	4618      	mov	r0, r3
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b089      	sub	sp, #36	@ 0x24
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	460b      	mov	r3, r1
 80078b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80078b6:	78fb      	ldrb	r3, [r7, #3]
 80078b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80078ba:	2300      	movs	r3, #0
 80078bc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	015a      	lsls	r2, r3, #5
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	4413      	add	r3, r2
 80078c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	0c9b      	lsrs	r3, r3, #18
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	0fdb      	lsrs	r3, r3, #31
 80078e4:	f003 0301 	and.w	r3, r3, #1
 80078e8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	0fdb      	lsrs	r3, r3, #31
 80078fa:	f003 0301 	and.w	r3, r3, #1
 80078fe:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 0320 	and.w	r3, r3, #32
 8007908:	2b20      	cmp	r3, #32
 800790a:	d10d      	bne.n	8007928 <USB_HC_Halt+0x82>
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d10a      	bne.n	8007928 <USB_HC_Halt+0x82>
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d005      	beq.n	8007924 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d002      	beq.n	8007924 <USB_HC_Halt+0x7e>
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2b03      	cmp	r3, #3
 8007922:	d101      	bne.n	8007928 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007924:	2300      	movs	r3, #0
 8007926:	e0d8      	b.n	8007ada <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d002      	beq.n	8007934 <USB_HC_Halt+0x8e>
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2b02      	cmp	r3, #2
 8007932:	d173      	bne.n	8007a1c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	4413      	add	r3, r2
 800793c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	0151      	lsls	r1, r2, #5
 8007946:	69fa      	ldr	r2, [r7, #28]
 8007948:	440a      	add	r2, r1
 800794a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800794e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007952:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	f003 0320 	and.w	r3, r3, #32
 800795c:	2b00      	cmp	r3, #0
 800795e:	d14a      	bne.n	80079f6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007964:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d133      	bne.n	80079d4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	015a      	lsls	r2, r3, #5
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	4413      	add	r3, r2
 8007974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	0151      	lsls	r1, r2, #5
 800797e:	69fa      	ldr	r2, [r7, #28]
 8007980:	440a      	add	r2, r1
 8007982:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007986:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800798a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	015a      	lsls	r2, r3, #5
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	4413      	add	r3, r2
 8007994:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69ba      	ldr	r2, [r7, #24]
 800799c:	0151      	lsls	r1, r2, #5
 800799e:	69fa      	ldr	r2, [r7, #28]
 80079a0:	440a      	add	r2, r1
 80079a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80079aa:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	3301      	adds	r3, #1
 80079b0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079b8:	d82e      	bhi.n	8007a18 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	015a      	lsls	r2, r3, #5
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	4413      	add	r3, r2
 80079c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079d0:	d0ec      	beq.n	80079ac <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80079d2:	e081      	b.n	8007ad8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	69ba      	ldr	r2, [r7, #24]
 80079e4:	0151      	lsls	r1, r2, #5
 80079e6:	69fa      	ldr	r2, [r7, #28]
 80079e8:	440a      	add	r2, r1
 80079ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80079f2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80079f4:	e070      	b.n	8007ad8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	015a      	lsls	r2, r3, #5
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	4413      	add	r3, r2
 80079fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	0151      	lsls	r1, r2, #5
 8007a08:	69fa      	ldr	r2, [r7, #28]
 8007a0a:	440a      	add	r2, r1
 8007a0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a10:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a14:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a16:	e05f      	b.n	8007ad8 <USB_HC_Halt+0x232>
            break;
 8007a18:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a1a:	e05d      	b.n	8007ad8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	015a      	lsls	r2, r3, #5
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	69ba      	ldr	r2, [r7, #24]
 8007a2c:	0151      	lsls	r1, r2, #5
 8007a2e:	69fa      	ldr	r2, [r7, #28]
 8007a30:	440a      	add	r2, r1
 8007a32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a3a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d133      	bne.n	8007ab4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	015a      	lsls	r2, r3, #5
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	4413      	add	r3, r2
 8007a54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	69ba      	ldr	r2, [r7, #24]
 8007a5c:	0151      	lsls	r1, r2, #5
 8007a5e:	69fa      	ldr	r2, [r7, #28]
 8007a60:	440a      	add	r2, r1
 8007a62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a6a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a6c:	69bb      	ldr	r3, [r7, #24]
 8007a6e:	015a      	lsls	r2, r3, #5
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	4413      	add	r3, r2
 8007a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	69ba      	ldr	r2, [r7, #24]
 8007a7c:	0151      	lsls	r1, r2, #5
 8007a7e:	69fa      	ldr	r2, [r7, #28]
 8007a80:	440a      	add	r2, r1
 8007a82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a8a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	3301      	adds	r3, #1
 8007a90:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a98:	d81d      	bhi.n	8007ad6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007aac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ab0:	d0ec      	beq.n	8007a8c <USB_HC_Halt+0x1e6>
 8007ab2:	e011      	b.n	8007ad8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69ba      	ldr	r2, [r7, #24]
 8007ac4:	0151      	lsls	r1, r2, #5
 8007ac6:	69fa      	ldr	r2, [r7, #28]
 8007ac8:	440a      	add	r2, r1
 8007aca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ace:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ad2:	6013      	str	r3, [r2, #0]
 8007ad4:	e000      	b.n	8007ad8 <USB_HC_Halt+0x232>
          break;
 8007ad6:	bf00      	nop
    }
  }

  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3724      	adds	r7, #36	@ 0x24
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
	...

08007ae8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	460b      	mov	r3, r1
 8007af2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007af8:	78fb      	ldrb	r3, [r7, #3]
 8007afa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007afc:	2301      	movs	r3, #1
 8007afe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	04da      	lsls	r2, r3, #19
 8007b04:	4b15      	ldr	r3, [pc, #84]	@ (8007b5c <USB_DoPing+0x74>)
 8007b06:	4013      	ands	r3, r2
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	0151      	lsls	r1, r2, #5
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	440a      	add	r2, r1
 8007b10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b18:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	015a      	lsls	r2, r3, #5
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	4413      	add	r3, r2
 8007b22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b30:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b38:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b46:	461a      	mov	r2, r3
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007b4c:	2300      	movs	r3, #0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	371c      	adds	r7, #28
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	1ff80000 	.word	0x1ff80000

08007b60 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b088      	sub	sp, #32
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7fe ff86 	bl	8006a86 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007b7a:	2110      	movs	r1, #16
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7fe ffdf 	bl	8006b40 <USB_FlushTxFifo>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7ff f809 	bl	8006ba4 <USB_FlushRxFifo>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	61bb      	str	r3, [r7, #24]
 8007ba0:	e01f      	b.n	8007be2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bb8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bc0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bc8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007bca:	69bb      	ldr	r3, [r7, #24]
 8007bcc:	015a      	lsls	r2, r3, #5
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	3301      	adds	r3, #1
 8007be0:	61bb      	str	r3, [r7, #24]
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	2b0f      	cmp	r3, #15
 8007be6:	d9dc      	bls.n	8007ba2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007be8:	2300      	movs	r3, #0
 8007bea:	61bb      	str	r3, [r7, #24]
 8007bec:	e034      	b.n	8007c58 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007bee:	69bb      	ldr	r3, [r7, #24]
 8007bf0:	015a      	lsls	r2, r3, #5
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c04:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c0c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c14:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c22:	461a      	mov	r2, r3
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c34:	d80c      	bhi.n	8007c50 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c36:	69bb      	ldr	r3, [r7, #24]
 8007c38:	015a      	lsls	r2, r3, #5
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c4c:	d0ec      	beq.n	8007c28 <USB_StopHost+0xc8>
 8007c4e:	e000      	b.n	8007c52 <USB_StopHost+0xf2>
        break;
 8007c50:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	3301      	adds	r3, #1
 8007c56:	61bb      	str	r3, [r7, #24]
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	2b0f      	cmp	r3, #15
 8007c5c:	d9c7      	bls.n	8007bee <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007c64:	461a      	mov	r2, r3
 8007c66:	f04f 33ff 	mov.w	r3, #4294967295
 8007c6a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c72:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f7fe fef5 	bl	8006a64 <USB_EnableGlobalInt>

  return ret;
 8007c7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3720      	adds	r7, #32
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007c84:	b590      	push	{r4, r7, lr}
 8007c86:	b089      	sub	sp, #36	@ 0x24
 8007c88:	af04      	add	r7, sp, #16
 8007c8a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	2202      	movs	r2, #2
 8007c90:	2102      	movs	r1, #2
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 fc83 	bl	800859e <USBH_FindInterface>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007c9c:	7bfb      	ldrb	r3, [r7, #15]
 8007c9e:	2bff      	cmp	r3, #255	@ 0xff
 8007ca0:	d002      	beq.n	8007ca8 <USBH_CDC_InterfaceInit+0x24>
 8007ca2:	7bfb      	ldrb	r3, [r7, #15]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d901      	bls.n	8007cac <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007ca8:	2302      	movs	r3, #2
 8007caa:	e13d      	b.n	8007f28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007cac:	7bfb      	ldrb	r3, [r7, #15]
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 fc58 	bl	8008566 <USBH_SelectInterface>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007cba:	7bbb      	ldrb	r3, [r7, #14]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d001      	beq.n	8007cc4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	e131      	b.n	8007f28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007cca:	2050      	movs	r0, #80	@ 0x50
 8007ccc:	f002 fb6a 	bl	800a3a4 <malloc>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007cda:	69db      	ldr	r3, [r3, #28]
 8007cdc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d101      	bne.n	8007ce8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	e11f      	b.n	8007f28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007ce8:	2250      	movs	r2, #80	@ 0x50
 8007cea:	2100      	movs	r1, #0
 8007cec:	68b8      	ldr	r0, [r7, #8]
 8007cee:	f002 fc17 	bl	800a520 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007cf2:	7bfb      	ldrb	r3, [r7, #15]
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	211a      	movs	r1, #26
 8007cf8:	fb01 f303 	mul.w	r3, r1, r3
 8007cfc:	4413      	add	r3, r2
 8007cfe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d02:	781b      	ldrb	r3, [r3, #0]
 8007d04:	b25b      	sxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	da15      	bge.n	8007d36 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d0a:	7bfb      	ldrb	r3, [r7, #15]
 8007d0c:	687a      	ldr	r2, [r7, #4]
 8007d0e:	211a      	movs	r1, #26
 8007d10:	fb01 f303 	mul.w	r3, r1, r3
 8007d14:	4413      	add	r3, r2
 8007d16:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d1a:	781a      	ldrb	r2, [r3, #0]
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d20:	7bfb      	ldrb	r3, [r7, #15]
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	211a      	movs	r1, #26
 8007d26:	fb01 f303 	mul.w	r3, r1, r3
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007d30:	881a      	ldrh	r2, [r3, #0]
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	785b      	ldrb	r3, [r3, #1]
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f001 ffc4 	bl	8009cca <USBH_AllocPipe>
 8007d42:	4603      	mov	r3, r0
 8007d44:	461a      	mov	r2, r3
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	7819      	ldrb	r1, [r3, #0]
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	7858      	ldrb	r0, [r3, #1]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	8952      	ldrh	r2, [r2, #10]
 8007d62:	9202      	str	r2, [sp, #8]
 8007d64:	2203      	movs	r2, #3
 8007d66:	9201      	str	r2, [sp, #4]
 8007d68:	9300      	str	r3, [sp, #0]
 8007d6a:	4623      	mov	r3, r4
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f001 ff7c 	bl	8009c6c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f002 fa8b 	bl	800a298 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007d82:	2300      	movs	r3, #0
 8007d84:	2200      	movs	r2, #0
 8007d86:	210a      	movs	r1, #10
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 fc08 	bl	800859e <USBH_FindInterface>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007d92:	7bfb      	ldrb	r3, [r7, #15]
 8007d94:	2bff      	cmp	r3, #255	@ 0xff
 8007d96:	d002      	beq.n	8007d9e <USBH_CDC_InterfaceInit+0x11a>
 8007d98:	7bfb      	ldrb	r3, [r7, #15]
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d901      	bls.n	8007da2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007d9e:	2302      	movs	r3, #2
 8007da0:	e0c2      	b.n	8007f28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007da2:	7bfb      	ldrb	r3, [r7, #15]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	211a      	movs	r1, #26
 8007da8:	fb01 f303 	mul.w	r3, r1, r3
 8007dac:	4413      	add	r3, r2
 8007dae:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	b25b      	sxtb	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	da16      	bge.n	8007de8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	211a      	movs	r1, #26
 8007dc0:	fb01 f303 	mul.w	r3, r1, r3
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007dca:	781a      	ldrb	r2, [r3, #0]
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007dd0:	7bfb      	ldrb	r3, [r7, #15]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	211a      	movs	r1, #26
 8007dd6:	fb01 f303 	mul.w	r3, r1, r3
 8007dda:	4413      	add	r3, r2
 8007ddc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007de0:	881a      	ldrh	r2, [r3, #0]
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	835a      	strh	r2, [r3, #26]
 8007de6:	e015      	b.n	8007e14 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	211a      	movs	r1, #26
 8007dee:	fb01 f303 	mul.w	r3, r1, r3
 8007df2:	4413      	add	r3, r2
 8007df4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007df8:	781a      	ldrb	r2, [r3, #0]
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007dfe:	7bfb      	ldrb	r3, [r7, #15]
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	211a      	movs	r1, #26
 8007e04:	fb01 f303 	mul.w	r3, r1, r3
 8007e08:	4413      	add	r3, r2
 8007e0a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e0e:	881a      	ldrh	r2, [r3, #0]
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	211a      	movs	r1, #26
 8007e1a:	fb01 f303 	mul.w	r3, r1, r3
 8007e1e:	4413      	add	r3, r2
 8007e20:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	b25b      	sxtb	r3, r3
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	da16      	bge.n	8007e5a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	211a      	movs	r1, #26
 8007e32:	fb01 f303 	mul.w	r3, r1, r3
 8007e36:	4413      	add	r3, r2
 8007e38:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e3c:	781a      	ldrb	r2, [r3, #0]
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007e42:	7bfb      	ldrb	r3, [r7, #15]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	211a      	movs	r1, #26
 8007e48:	fb01 f303 	mul.w	r3, r1, r3
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007e52:	881a      	ldrh	r2, [r3, #0]
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	835a      	strh	r2, [r3, #26]
 8007e58:	e015      	b.n	8007e86 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007e5a:	7bfb      	ldrb	r3, [r7, #15]
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	211a      	movs	r1, #26
 8007e60:	fb01 f303 	mul.w	r3, r1, r3
 8007e64:	4413      	add	r3, r2
 8007e66:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e6a:	781a      	ldrb	r2, [r3, #0]
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	211a      	movs	r1, #26
 8007e76:	fb01 f303 	mul.w	r3, r1, r3
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007e80:	881a      	ldrh	r2, [r3, #0]
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	7b9b      	ldrb	r3, [r3, #14]
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f001 ff1c 	bl	8009cca <USBH_AllocPipe>
 8007e92:	4603      	mov	r3, r0
 8007e94:	461a      	mov	r2, r3
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	7bdb      	ldrb	r3, [r3, #15]
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f001 ff12 	bl	8009cca <USBH_AllocPipe>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	7b59      	ldrb	r1, [r3, #13]
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	7b98      	ldrb	r0, [r3, #14]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007ec2:	68ba      	ldr	r2, [r7, #8]
 8007ec4:	8b12      	ldrh	r2, [r2, #24]
 8007ec6:	9202      	str	r2, [sp, #8]
 8007ec8:	2202      	movs	r2, #2
 8007eca:	9201      	str	r2, [sp, #4]
 8007ecc:	9300      	str	r3, [sp, #0]
 8007ece:	4623      	mov	r3, r4
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 feca 	bl	8009c6c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	7b19      	ldrb	r1, [r3, #12]
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	7bd8      	ldrb	r0, [r3, #15]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	8b52      	ldrh	r2, [r2, #26]
 8007ef0:	9202      	str	r2, [sp, #8]
 8007ef2:	2202      	movs	r2, #2
 8007ef4:	9201      	str	r2, [sp, #4]
 8007ef6:	9300      	str	r3, [sp, #0]
 8007ef8:	4623      	mov	r3, r4
 8007efa:	4602      	mov	r2, r0
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f001 feb5 	bl	8009c6c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	7b5b      	ldrb	r3, [r3, #13]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	4619      	mov	r1, r3
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f002 f9c0 	bl	800a298 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	7b1b      	ldrb	r3, [r3, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	4619      	mov	r1, r3
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f002 f9b9 	bl	800a298 <USBH_LL_SetToggle>

  return USBH_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd90      	pop	{r4, r7, pc}

08007f30 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00e      	beq.n	8007f68 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	4619      	mov	r1, r3
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f001 feaa 	bl	8009caa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f001 fed5 	bl	8009d0c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	7b1b      	ldrb	r3, [r3, #12]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00e      	beq.n	8007f8e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	7b1b      	ldrb	r3, [r3, #12]
 8007f74:	4619      	mov	r1, r3
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f001 fe97 	bl	8009caa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	7b1b      	ldrb	r3, [r3, #12]
 8007f80:	4619      	mov	r1, r3
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f001 fec2 	bl	8009d0c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	7b5b      	ldrb	r3, [r3, #13]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00e      	beq.n	8007fb4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	7b5b      	ldrb	r3, [r3, #13]
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f001 fe84 	bl	8009caa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	7b5b      	ldrb	r3, [r3, #13]
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f001 feaf 	bl	8009d0c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007fba:	69db      	ldr	r3, [r3, #28]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d00b      	beq.n	8007fd8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007fc6:	69db      	ldr	r3, [r3, #28]
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f002 f9f3 	bl	800a3b4 <free>
    phost->pActiveClass->pData = 0U;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b084      	sub	sp, #16
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	3340      	adds	r3, #64	@ 0x40
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f8b1 	bl	8008162 <GetLineCoding>
 8008000:	4603      	mov	r3, r0
 8008002:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008004:	7afb      	ldrb	r3, [r7, #11]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d105      	bne.n	8008016 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008010:	2102      	movs	r1, #2
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008016:	7afb      	ldrb	r3, [r7, #11]
}
 8008018:	4618      	mov	r0, r3
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008028:	2301      	movs	r3, #1
 800802a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800802c:	2300      	movs	r3, #0
 800802e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008036:	69db      	ldr	r3, [r3, #28]
 8008038:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008040:	2b04      	cmp	r3, #4
 8008042:	d877      	bhi.n	8008134 <USBH_CDC_Process+0x114>
 8008044:	a201      	add	r2, pc, #4	@ (adr r2, 800804c <USBH_CDC_Process+0x2c>)
 8008046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800804a:	bf00      	nop
 800804c:	08008061 	.word	0x08008061
 8008050:	08008067 	.word	0x08008067
 8008054:	08008097 	.word	0x08008097
 8008058:	0800810b 	.word	0x0800810b
 800805c:	08008119 	.word	0x08008119
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008060:	2300      	movs	r3, #0
 8008062:	73fb      	strb	r3, [r7, #15]
      break;
 8008064:	e06d      	b.n	8008142 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800806a:	4619      	mov	r1, r3
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 f897 	bl	80081a0 <SetLineCoding>
 8008072:	4603      	mov	r3, r0
 8008074:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008076:	7bbb      	ldrb	r3, [r7, #14]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d104      	bne.n	8008086 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008084:	e058      	b.n	8008138 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008086:	7bbb      	ldrb	r3, [r7, #14]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d055      	beq.n	8008138 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	2204      	movs	r2, #4
 8008090:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008094:	e050      	b.n	8008138 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	3340      	adds	r3, #64	@ 0x40
 800809a:	4619      	mov	r1, r3
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 f860 	bl	8008162 <GetLineCoding>
 80080a2:	4603      	mov	r3, r0
 80080a4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80080a6:	7bbb      	ldrb	r3, [r7, #14]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d126      	bne.n	80080fa <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080be:	791b      	ldrb	r3, [r3, #4]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d13b      	bne.n	800813c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ce:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d133      	bne.n	800813c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080de:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d12b      	bne.n	800813c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ec:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d124      	bne.n	800813c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 f958 	bl	80083a8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80080f8:	e020      	b.n	800813c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80080fa:	7bbb      	ldrb	r3, [r7, #14]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d01d      	beq.n	800813c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	2204      	movs	r2, #4
 8008104:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008108:	e018      	b.n	800813c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f867 	bl	80081de <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 f8da 	bl	80082ca <CDC_ProcessReception>
      break;
 8008116:	e014      	b.n	8008142 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008118:	2100      	movs	r1, #0
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f001 f81e 	bl	800915c <USBH_ClrFeature>
 8008120:	4603      	mov	r3, r0
 8008122:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008124:	7bbb      	ldrb	r3, [r7, #14]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10a      	bne.n	8008140 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	2200      	movs	r2, #0
 800812e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008132:	e005      	b.n	8008140 <USBH_CDC_Process+0x120>

    default:
      break;
 8008134:	bf00      	nop
 8008136:	e004      	b.n	8008142 <USBH_CDC_Process+0x122>
      break;
 8008138:	bf00      	nop
 800813a:	e002      	b.n	8008142 <USBH_CDC_Process+0x122>
      break;
 800813c:	bf00      	nop
 800813e:	e000      	b.n	8008142 <USBH_CDC_Process+0x122>
      break;
 8008140:	bf00      	nop

  }

  return status;
 8008142:	7bfb      	ldrb	r3, [r7, #15]
}
 8008144:	4618      	mov	r0, r3
 8008146:	3710      	adds	r7, #16
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr

08008162 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b082      	sub	sp, #8
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
 800816a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	22a1      	movs	r2, #161	@ 0xa1
 8008170:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2221      	movs	r2, #33	@ 0x21
 8008176:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2207      	movs	r2, #7
 8008188:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	2207      	movs	r2, #7
 800818e:	4619      	mov	r1, r3
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f001 fb17 	bl	80097c4 <USBH_CtlReq>
 8008196:	4603      	mov	r3, r0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2221      	movs	r2, #33	@ 0x21
 80081ae:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2220      	movs	r2, #32
 80081b4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2207      	movs	r2, #7
 80081c6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	2207      	movs	r2, #7
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f001 faf8 	bl	80097c4 <USBH_CtlReq>
 80081d4:	4603      	mov	r3, r0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3708      	adds	r7, #8
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}

080081de <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80081de:	b580      	push	{r7, lr}
 80081e0:	b086      	sub	sp, #24
 80081e2:	af02      	add	r7, sp, #8
 80081e4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80081f0:	2300      	movs	r3, #0
 80081f2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d002      	beq.n	8008204 <CDC_ProcessTransmission+0x26>
 80081fe:	2b02      	cmp	r3, #2
 8008200:	d023      	beq.n	800824a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008202:	e05e      	b.n	80082c2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008208:	68fa      	ldr	r2, [r7, #12]
 800820a:	8b12      	ldrh	r2, [r2, #24]
 800820c:	4293      	cmp	r3, r2
 800820e:	d90b      	bls.n	8008228 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	69d9      	ldr	r1, [r3, #28]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	8b1a      	ldrh	r2, [r3, #24]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	7b5b      	ldrb	r3, [r3, #13]
 800821c:	2001      	movs	r0, #1
 800821e:	9000      	str	r0, [sp, #0]
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 fce0 	bl	8009be6 <USBH_BulkSendData>
 8008226:	e00b      	b.n	8008240 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008230:	b29a      	uxth	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	7b5b      	ldrb	r3, [r3, #13]
 8008236:	2001      	movs	r0, #1
 8008238:	9000      	str	r0, [sp, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f001 fcd3 	bl	8009be6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008248:	e03b      	b.n	80082c2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	7b5b      	ldrb	r3, [r3, #13]
 800824e:	4619      	mov	r1, r3
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f001 fff7 	bl	800a244 <USBH_LL_GetURBState>
 8008256:	4603      	mov	r3, r0
 8008258:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800825a:	7afb      	ldrb	r3, [r7, #11]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d128      	bne.n	80082b2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	8b12      	ldrh	r2, [r2, #24]
 8008268:	4293      	cmp	r3, r2
 800826a:	d90e      	bls.n	800828a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	8b12      	ldrh	r2, [r2, #24]
 8008274:	1a9a      	subs	r2, r3, r2
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	8b12      	ldrh	r2, [r2, #24]
 8008282:	441a      	add	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	61da      	str	r2, [r3, #28]
 8008288:	e002      	b.n	8008290 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008294:	2b00      	cmp	r3, #0
 8008296:	d004      	beq.n	80082a2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80082a0:	e00e      	b.n	80082c0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f868 	bl	8008380 <USBH_CDC_TransmitCallback>
      break;
 80082b0:	e006      	b.n	80082c0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80082b2:	7afb      	ldrb	r3, [r7, #11]
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d103      	bne.n	80082c0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80082c0:	bf00      	nop
  }
}
 80082c2:	bf00      	nop
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b086      	sub	sp, #24
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80082d8:	69db      	ldr	r3, [r3, #28]
 80082da:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80082dc:	2300      	movs	r3, #0
 80082de:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80082e6:	2b03      	cmp	r3, #3
 80082e8:	d002      	beq.n	80082f0 <CDC_ProcessReception+0x26>
 80082ea:	2b04      	cmp	r3, #4
 80082ec:	d00e      	beq.n	800830c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80082ee:	e043      	b.n	8008378 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	6a19      	ldr	r1, [r3, #32]
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	8b5a      	ldrh	r2, [r3, #26]
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	7b1b      	ldrb	r3, [r3, #12]
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f001 fc97 	bl	8009c30 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2204      	movs	r2, #4
 8008306:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800830a:	e035      	b.n	8008378 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	7b1b      	ldrb	r3, [r3, #12]
 8008310:	4619      	mov	r1, r3
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f001 ff96 	bl	800a244 <USBH_LL_GetURBState>
 8008318:	4603      	mov	r3, r0
 800831a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800831c:	7cfb      	ldrb	r3, [r7, #19]
 800831e:	2b01      	cmp	r3, #1
 8008320:	d129      	bne.n	8008376 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	7b1b      	ldrb	r3, [r3, #12]
 8008326:	4619      	mov	r1, r3
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f001 fef9 	bl	800a120 <USBH_LL_GetLastXferSize>
 800832e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	429a      	cmp	r2, r3
 8008338:	d016      	beq.n	8008368 <CDC_ProcessReception+0x9e>
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	8b5b      	ldrh	r3, [r3, #26]
 800833e:	461a      	mov	r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	4293      	cmp	r3, r2
 8008344:	d110      	bne.n	8008368 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	1ad2      	subs	r2, r2, r3
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	6a1a      	ldr	r2, [r3, #32]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	441a      	add	r2, r3
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	2203      	movs	r2, #3
 8008362:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008366:	e006      	b.n	8008376 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	2200      	movs	r2, #0
 800836c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f80f 	bl	8008394 <USBH_CDC_ReceiveCallback>
      break;
 8008376:	bf00      	nop
  }
}
 8008378:	bf00      	nop
 800837a:	3718      	adds	r7, #24
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}

08008380 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008388:	bf00      	nop
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083b0:	bf00      	nop
 80083b2:	370c      	adds	r7, #12
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b084      	sub	sp, #16
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	4613      	mov	r3, r2
 80083c8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d101      	bne.n	80083d4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80083d0:	2302      	movs	r3, #2
 80083d2:	e029      	b.n	8008428 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	79fa      	ldrb	r2, [r7, #7]
 80083d8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	f000 f81f 	bl	8008430 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2200      	movs	r2, #0
 800840e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d003      	beq.n	8008420 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f001 fdc9 	bl	8009fb8 <USBH_LL_Init>

  return USBH_OK;
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3710      	adds	r7, #16
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008438:	2300      	movs	r3, #0
 800843a:	60fb      	str	r3, [r7, #12]
 800843c:	e009      	b.n	8008452 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	33e0      	adds	r3, #224	@ 0xe0
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	2200      	movs	r2, #0
 800844a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	3301      	adds	r3, #1
 8008450:	60fb      	str	r3, [r7, #12]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2b0f      	cmp	r3, #15
 8008456:	d9f2      	bls.n	800843e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008458:	2300      	movs	r3, #0
 800845a:	60fb      	str	r3, [r7, #12]
 800845c:	e009      	b.n	8008472 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	4413      	add	r3, r2
 8008464:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008468:	2200      	movs	r2, #0
 800846a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	3301      	adds	r3, #1
 8008470:	60fb      	str	r3, [r7, #12]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008478:	d3f1      	bcc.n	800845e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2240      	movs	r2, #64	@ 0x40
 800849e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	331c      	adds	r3, #28
 80084ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80084ce:	2100      	movs	r1, #0
 80084d0:	4618      	mov	r0, r3
 80084d2:	f002 f825 	bl	800a520 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80084dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084e0:	2100      	movs	r1, #0
 80084e2:	4618      	mov	r0, r3
 80084e4:	f002 f81c 	bl	800a520 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80084ee:	2212      	movs	r2, #18
 80084f0:	2100      	movs	r1, #0
 80084f2:	4618      	mov	r0, r3
 80084f4:	f002 f814 	bl	800a520 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80084fe:	223e      	movs	r2, #62	@ 0x3e
 8008500:	2100      	movs	r1, #0
 8008502:	4618      	mov	r0, r3
 8008504:	f002 f80c 	bl	800a520 <memset>

  return USBH_OK;
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	3710      	adds	r7, #16
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008512:	b480      	push	{r7}
 8008514:	b085      	sub	sp, #20
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
 800851a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800851c:	2300      	movs	r3, #0
 800851e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d016      	beq.n	8008554 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10e      	bne.n	800854e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008536:	1c59      	adds	r1, r3, #1
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	33de      	adds	r3, #222	@ 0xde
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008548:	2300      	movs	r3, #0
 800854a:	73fb      	strb	r3, [r7, #15]
 800854c:	e004      	b.n	8008558 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800854e:	2302      	movs	r3, #2
 8008550:	73fb      	strb	r3, [r7, #15]
 8008552:	e001      	b.n	8008558 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008554:	2302      	movs	r3, #2
 8008556:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008558:	7bfb      	ldrb	r3, [r7, #15]
}
 800855a:	4618      	mov	r0, r3
 800855c:	3714      	adds	r7, #20
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr

08008566 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008566:	b480      	push	{r7}
 8008568:	b085      	sub	sp, #20
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
 800856e:	460b      	mov	r3, r1
 8008570:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008572:	2300      	movs	r3, #0
 8008574:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800857c:	78fa      	ldrb	r2, [r7, #3]
 800857e:	429a      	cmp	r2, r3
 8008580:	d204      	bcs.n	800858c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	78fa      	ldrb	r2, [r7, #3]
 8008586:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800858a:	e001      	b.n	8008590 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800858c:	2302      	movs	r3, #2
 800858e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008590:	7bfb      	ldrb	r3, [r7, #15]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800859e:	b480      	push	{r7}
 80085a0:	b087      	sub	sp, #28
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
 80085a6:	4608      	mov	r0, r1
 80085a8:	4611      	mov	r1, r2
 80085aa:	461a      	mov	r2, r3
 80085ac:	4603      	mov	r3, r0
 80085ae:	70fb      	strb	r3, [r7, #3]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70bb      	strb	r3, [r7, #2]
 80085b4:	4613      	mov	r3, r2
 80085b6:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80085bc:	2300      	movs	r3, #0
 80085be:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80085c6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80085c8:	e025      	b.n	8008616 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80085ca:	7dfb      	ldrb	r3, [r7, #23]
 80085cc:	221a      	movs	r2, #26
 80085ce:	fb02 f303 	mul.w	r3, r2, r3
 80085d2:	3308      	adds	r3, #8
 80085d4:	68fa      	ldr	r2, [r7, #12]
 80085d6:	4413      	add	r3, r2
 80085d8:	3302      	adds	r3, #2
 80085da:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	795b      	ldrb	r3, [r3, #5]
 80085e0:	78fa      	ldrb	r2, [r7, #3]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d002      	beq.n	80085ec <USBH_FindInterface+0x4e>
 80085e6:	78fb      	ldrb	r3, [r7, #3]
 80085e8:	2bff      	cmp	r3, #255	@ 0xff
 80085ea:	d111      	bne.n	8008610 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80085f0:	78ba      	ldrb	r2, [r7, #2]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d002      	beq.n	80085fc <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80085f6:	78bb      	ldrb	r3, [r7, #2]
 80085f8:	2bff      	cmp	r3, #255	@ 0xff
 80085fa:	d109      	bne.n	8008610 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008600:	787a      	ldrb	r2, [r7, #1]
 8008602:	429a      	cmp	r2, r3
 8008604:	d002      	beq.n	800860c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008606:	787b      	ldrb	r3, [r7, #1]
 8008608:	2bff      	cmp	r3, #255	@ 0xff
 800860a:	d101      	bne.n	8008610 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800860c:	7dfb      	ldrb	r3, [r7, #23]
 800860e:	e006      	b.n	800861e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008610:	7dfb      	ldrb	r3, [r7, #23]
 8008612:	3301      	adds	r3, #1
 8008614:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008616:	7dfb      	ldrb	r3, [r7, #23]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d9d6      	bls.n	80085ca <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800861c:	23ff      	movs	r3, #255	@ 0xff
}
 800861e:	4618      	mov	r0, r3
 8008620:	371c      	adds	r7, #28
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr

0800862a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b082      	sub	sp, #8
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f001 fcfc 	bl	800a030 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008638:	2101      	movs	r1, #1
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f001 fe15 	bl	800a26a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3708      	adds	r7, #8
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
	...

0800864c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b088      	sub	sp, #32
 8008650:	af04      	add	r7, sp, #16
 8008652:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008654:	2302      	movs	r3, #2
 8008656:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008658:	2300      	movs	r3, #0
 800865a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008662:	b2db      	uxtb	r3, r3
 8008664:	2b01      	cmp	r3, #1
 8008666:	d102      	bne.n	800866e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2203      	movs	r2, #3
 800866c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	b2db      	uxtb	r3, r3
 8008674:	2b0b      	cmp	r3, #11
 8008676:	f200 81bc 	bhi.w	80089f2 <USBH_Process+0x3a6>
 800867a:	a201      	add	r2, pc, #4	@ (adr r2, 8008680 <USBH_Process+0x34>)
 800867c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008680:	080086b1 	.word	0x080086b1
 8008684:	080086e3 	.word	0x080086e3
 8008688:	0800874d 	.word	0x0800874d
 800868c:	0800898d 	.word	0x0800898d
 8008690:	080089f3 	.word	0x080089f3
 8008694:	080087ed 	.word	0x080087ed
 8008698:	08008933 	.word	0x08008933
 800869c:	08008823 	.word	0x08008823
 80086a0:	08008843 	.word	0x08008843
 80086a4:	08008861 	.word	0x08008861
 80086a8:	080088a5 	.word	0x080088a5
 80086ac:	08008975 	.word	0x08008975
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f000 819c 	beq.w	80089f6 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2201      	movs	r2, #1
 80086c2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80086c4:	20c8      	movs	r0, #200	@ 0xc8
 80086c6:	f001 fe1a 	bl	800a2fe <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f001 fd0d 	bl	800a0ea <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80086e0:	e189      	b.n	80089f6 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d107      	bne.n	80086fe <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2202      	movs	r2, #2
 80086fa:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80086fc:	e18a      	b.n	8008a14 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008704:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008708:	d914      	bls.n	8008734 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008710:	3301      	adds	r3, #1
 8008712:	b2da      	uxtb	r2, r3
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008720:	2b03      	cmp	r3, #3
 8008722:	d903      	bls.n	800872c <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	220d      	movs	r2, #13
 8008728:	701a      	strb	r2, [r3, #0]
      break;
 800872a:	e173      	b.n	8008a14 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	701a      	strb	r2, [r3, #0]
      break;
 8008732:	e16f      	b.n	8008a14 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800873a:	f103 020a 	add.w	r2, r3, #10
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008744:	200a      	movs	r0, #10
 8008746:	f001 fdda 	bl	800a2fe <USBH_Delay>
      break;
 800874a:	e163      	b.n	8008a14 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008752:	2b00      	cmp	r3, #0
 8008754:	d005      	beq.n	8008762 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800875c:	2104      	movs	r1, #4
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008762:	2064      	movs	r0, #100	@ 0x64
 8008764:	f001 fdcb 	bl	800a2fe <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f001 fc97 	bl	800a09c <USBH_LL_GetSpeed>
 800876e:	4603      	mov	r3, r0
 8008770:	461a      	mov	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2205      	movs	r2, #5
 800877c:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800877e:	2100      	movs	r1, #0
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f001 faa2 	bl	8009cca <USBH_AllocPipe>
 8008786:	4603      	mov	r3, r0
 8008788:	461a      	mov	r2, r3
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800878e:	2180      	movs	r1, #128	@ 0x80
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f001 fa9a 	bl	8009cca <USBH_AllocPipe>
 8008796:	4603      	mov	r3, r0
 8008798:	461a      	mov	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	7919      	ldrb	r1, [r3, #4]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80087b2:	9202      	str	r2, [sp, #8]
 80087b4:	2200      	movs	r2, #0
 80087b6:	9201      	str	r2, [sp, #4]
 80087b8:	9300      	str	r3, [sp, #0]
 80087ba:	4603      	mov	r3, r0
 80087bc:	2280      	movs	r2, #128	@ 0x80
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f001 fa54 	bl	8009c6c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	7959      	ldrb	r1, [r3, #5]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80087d4:	687a      	ldr	r2, [r7, #4]
 80087d6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80087d8:	9202      	str	r2, [sp, #8]
 80087da:	2200      	movs	r2, #0
 80087dc:	9201      	str	r2, [sp, #4]
 80087de:	9300      	str	r3, [sp, #0]
 80087e0:	4603      	mov	r3, r0
 80087e2:	2200      	movs	r2, #0
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f001 fa41 	bl	8009c6c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80087ea:	e113      	b.n	8008a14 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f000 f917 	bl	8008a20 <USBH_HandleEnum>
 80087f2:	4603      	mov	r3, r0
 80087f4:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80087f6:	7bbb      	ldrb	r3, [r7, #14]
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f040 80fd 	bne.w	80089fa <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800880e:	2b01      	cmp	r3, #1
 8008810:	d103      	bne.n	800881a <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2208      	movs	r2, #8
 8008816:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008818:	e0ef      	b.n	80089fa <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2207      	movs	r2, #7
 800881e:	701a      	strb	r2, [r3, #0]
      break;
 8008820:	e0eb      	b.n	80089fa <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 80e8 	beq.w	80089fe <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008834:	2101      	movs	r1, #1
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2208      	movs	r2, #8
 800883e:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008840:	e0dd      	b.n	80089fe <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 fc3f 	bl	80090ce <USBH_SetCfg>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	f040 80d5 	bne.w	8008a02 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2209      	movs	r2, #9
 800885c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800885e:	e0d0      	b.n	8008a02 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008866:	f003 0320 	and.w	r3, r3, #32
 800886a:	2b00      	cmp	r3, #0
 800886c:	d016      	beq.n	800889c <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800886e:	2101      	movs	r1, #1
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 fc4f 	bl	8009114 <USBH_SetFeature>
 8008876:	4603      	mov	r3, r0
 8008878:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800887a:	7bbb      	ldrb	r3, [r7, #14]
 800887c:	b2db      	uxtb	r3, r3
 800887e:	2b00      	cmp	r3, #0
 8008880:	d103      	bne.n	800888a <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	220a      	movs	r2, #10
 8008886:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008888:	e0bd      	b.n	8008a06 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800888a:	7bbb      	ldrb	r3, [r7, #14]
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b03      	cmp	r3, #3
 8008890:	f040 80b9 	bne.w	8008a06 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	220a      	movs	r2, #10
 8008898:	701a      	strb	r2, [r3, #0]
      break;
 800889a:	e0b4      	b.n	8008a06 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	220a      	movs	r2, #10
 80088a0:	701a      	strb	r2, [r3, #0]
      break;
 80088a2:	e0b0      	b.n	8008a06 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f000 80ad 	beq.w	8008a0a <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2200      	movs	r2, #0
 80088b4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088b8:	2300      	movs	r3, #0
 80088ba:	73fb      	strb	r3, [r7, #15]
 80088bc:	e016      	b.n	80088ec <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80088be:	7bfa      	ldrb	r2, [r7, #15]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	32de      	adds	r2, #222	@ 0xde
 80088c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088c8:	791a      	ldrb	r2, [r3, #4]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d108      	bne.n	80088e6 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 80088d4:	7bfa      	ldrb	r2, [r7, #15]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	32de      	adds	r2, #222	@ 0xde
 80088da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80088e4:	e005      	b.n	80088f2 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088e6:	7bfb      	ldrb	r3, [r7, #15]
 80088e8:	3301      	adds	r3, #1
 80088ea:	73fb      	strb	r3, [r7, #15]
 80088ec:	7bfb      	ldrb	r3, [r7, #15]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d0e5      	beq.n	80088be <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d016      	beq.n	800892a <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	4798      	blx	r3
 8008908:	4603      	mov	r3, r0
 800890a:	2b00      	cmp	r3, #0
 800890c:	d109      	bne.n	8008922 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2206      	movs	r2, #6
 8008912:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800891a:	2103      	movs	r1, #3
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008920:	e073      	b.n	8008a0a <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	220d      	movs	r2, #13
 8008926:	701a      	strb	r2, [r3, #0]
      break;
 8008928:	e06f      	b.n	8008a0a <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	220d      	movs	r2, #13
 800892e:	701a      	strb	r2, [r3, #0]
      break;
 8008930:	e06b      	b.n	8008a0a <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d017      	beq.n	800896c <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	4798      	blx	r3
 8008948:	4603      	mov	r3, r0
 800894a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800894c:	7bbb      	ldrb	r3, [r7, #14]
 800894e:	b2db      	uxtb	r3, r3
 8008950:	2b00      	cmp	r3, #0
 8008952:	d103      	bne.n	800895c <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	220b      	movs	r2, #11
 8008958:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800895a:	e058      	b.n	8008a0e <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800895c:	7bbb      	ldrb	r3, [r7, #14]
 800895e:	b2db      	uxtb	r3, r3
 8008960:	2b02      	cmp	r3, #2
 8008962:	d154      	bne.n	8008a0e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	220d      	movs	r2, #13
 8008968:	701a      	strb	r2, [r3, #0]
      break;
 800896a:	e050      	b.n	8008a0e <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	220d      	movs	r2, #13
 8008970:	701a      	strb	r2, [r3, #0]
      break;
 8008972:	e04c      	b.n	8008a0e <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800897a:	2b00      	cmp	r3, #0
 800897c:	d049      	beq.n	8008a12 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	4798      	blx	r3
      }
      break;
 800898a:	e042      	b.n	8008a12 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f7ff fd4b 	bl	8008430 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d009      	beq.n	80089b8 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d005      	beq.n	80089ce <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089c8:	2105      	movs	r1, #5
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d107      	bne.n	80089ea <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7ff fe21 	bl	800862a <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80089e8:	e014      	b.n	8008a14 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f001 fb20 	bl	800a030 <USBH_LL_Start>
      break;
 80089f0:	e010      	b.n	8008a14 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 80089f2:	bf00      	nop
 80089f4:	e00e      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 80089f6:	bf00      	nop
 80089f8:	e00c      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 80089fa:	bf00      	nop
 80089fc:	e00a      	b.n	8008a14 <USBH_Process+0x3c8>
    break;
 80089fe:	bf00      	nop
 8008a00:	e008      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 8008a02:	bf00      	nop
 8008a04:	e006      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 8008a06:	bf00      	nop
 8008a08:	e004      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 8008a0a:	bf00      	nop
 8008a0c:	e002      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 8008a0e:	bf00      	nop
 8008a10:	e000      	b.n	8008a14 <USBH_Process+0x3c8>
      break;
 8008a12:	bf00      	nop
  }
  return USBH_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3710      	adds	r7, #16
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop

08008a20 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b088      	sub	sp, #32
 8008a24:	af04      	add	r7, sp, #16
 8008a26:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	785b      	ldrb	r3, [r3, #1]
 8008a34:	2b07      	cmp	r3, #7
 8008a36:	f200 81bd 	bhi.w	8008db4 <USBH_HandleEnum+0x394>
 8008a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a40 <USBH_HandleEnum+0x20>)
 8008a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a40:	08008a61 	.word	0x08008a61
 8008a44:	08008b1b 	.word	0x08008b1b
 8008a48:	08008b85 	.word	0x08008b85
 8008a4c:	08008c0f 	.word	0x08008c0f
 8008a50:	08008c79 	.word	0x08008c79
 8008a54:	08008ce9 	.word	0x08008ce9
 8008a58:	08008d2f 	.word	0x08008d2f
 8008a5c:	08008d75 	.word	0x08008d75
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008a60:	2108      	movs	r1, #8
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fa50 	bl	8008f08 <USBH_Get_DevDesc>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008a6c:	7bbb      	ldrb	r3, [r7, #14]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d12e      	bne.n	8008ad0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	7919      	ldrb	r1, [r3, #4]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008a96:	9202      	str	r2, [sp, #8]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	9201      	str	r2, [sp, #4]
 8008a9c:	9300      	str	r3, [sp, #0]
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2280      	movs	r2, #128	@ 0x80
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f001 f8e2 	bl	8009c6c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	7959      	ldrb	r1, [r3, #5]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008abc:	9202      	str	r2, [sp, #8]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	9201      	str	r2, [sp, #4]
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f001 f8cf 	bl	8009c6c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008ace:	e173      	b.n	8008db8 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ad0:	7bbb      	ldrb	r3, [r7, #14]
 8008ad2:	2b03      	cmp	r3, #3
 8008ad4:	f040 8170 	bne.w	8008db8 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ade:	3301      	adds	r3, #1
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008aee:	2b03      	cmp	r3, #3
 8008af0:	d903      	bls.n	8008afa <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	220d      	movs	r2, #13
 8008af6:	701a      	strb	r2, [r3, #0]
      break;
 8008af8:	e15e      	b.n	8008db8 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	795b      	ldrb	r3, [r3, #5]
 8008afe:	4619      	mov	r1, r3
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f001 f903 	bl	8009d0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	791b      	ldrb	r3, [r3, #4]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f001 f8fd 	bl	8009d0c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	701a      	strb	r2, [r3, #0]
      break;
 8008b18:	e14e      	b.n	8008db8 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008b1a:	2112      	movs	r1, #18
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f9f3 	bl	8008f08 <USBH_Get_DevDesc>
 8008b22:	4603      	mov	r3, r0
 8008b24:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b26:	7bbb      	ldrb	r3, [r7, #14]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d103      	bne.n	8008b34 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b32:	e143      	b.n	8008dbc <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b34:	7bbb      	ldrb	r3, [r7, #14]
 8008b36:	2b03      	cmp	r3, #3
 8008b38:	f040 8140 	bne.w	8008dbc <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b42:	3301      	adds	r3, #1
 8008b44:	b2da      	uxtb	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d903      	bls.n	8008b5e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	220d      	movs	r2, #13
 8008b5a:	701a      	strb	r2, [r3, #0]
      break;
 8008b5c:	e12e      	b.n	8008dbc <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	795b      	ldrb	r3, [r3, #5]
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f001 f8d1 	bl	8009d0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	791b      	ldrb	r3, [r3, #4]
 8008b6e:	4619      	mov	r1, r3
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f001 f8cb 	bl	8009d0c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	701a      	strb	r2, [r3, #0]
      break;
 8008b82:	e11b      	b.n	8008dbc <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008b84:	2101      	movs	r1, #1
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fa7d 	bl	8009086 <USBH_SetAddress>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b90:	7bbb      	ldrb	r3, [r7, #14]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d130      	bne.n	8008bf8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008b96:	2002      	movs	r0, #2
 8008b98:	f001 fbb1 	bl	800a2fe <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2203      	movs	r2, #3
 8008ba8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	7919      	ldrb	r1, [r3, #4]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008bbe:	9202      	str	r2, [sp, #8]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	9201      	str	r2, [sp, #4]
 8008bc4:	9300      	str	r3, [sp, #0]
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2280      	movs	r2, #128	@ 0x80
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f001 f84e 	bl	8009c6c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	7959      	ldrb	r1, [r3, #5]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008be4:	9202      	str	r2, [sp, #8]
 8008be6:	2200      	movs	r2, #0
 8008be8:	9201      	str	r2, [sp, #4]
 8008bea:	9300      	str	r3, [sp, #0]
 8008bec:	4603      	mov	r3, r0
 8008bee:	2200      	movs	r2, #0
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f001 f83b 	bl	8009c6c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008bf6:	e0e3      	b.n	8008dc0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	2b03      	cmp	r3, #3
 8008bfc:	f040 80e0 	bne.w	8008dc0 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	220d      	movs	r2, #13
 8008c04:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	705a      	strb	r2, [r3, #1]
      break;
 8008c0c:	e0d8      	b.n	8008dc0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c0e:	2109      	movs	r1, #9
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 f9a5 	bl	8008f60 <USBH_Get_CfgDesc>
 8008c16:	4603      	mov	r3, r0
 8008c18:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c1a:	7bbb      	ldrb	r3, [r7, #14]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d103      	bne.n	8008c28 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2204      	movs	r2, #4
 8008c24:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c26:	e0cd      	b.n	8008dc4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c28:	7bbb      	ldrb	r3, [r7, #14]
 8008c2a:	2b03      	cmp	r3, #3
 8008c2c:	f040 80ca 	bne.w	8008dc4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c36:	3301      	adds	r3, #1
 8008c38:	b2da      	uxtb	r2, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c46:	2b03      	cmp	r3, #3
 8008c48:	d903      	bls.n	8008c52 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	220d      	movs	r2, #13
 8008c4e:	701a      	strb	r2, [r3, #0]
      break;
 8008c50:	e0b8      	b.n	8008dc4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	795b      	ldrb	r3, [r3, #5]
 8008c56:	4619      	mov	r1, r3
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f001 f857 	bl	8009d0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	791b      	ldrb	r3, [r3, #4]
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f001 f851 	bl	8009d0c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	701a      	strb	r2, [r3, #0]
      break;
 8008c76:	e0a5      	b.n	8008dc4 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 f96d 	bl	8008f60 <USBH_Get_CfgDesc>
 8008c86:	4603      	mov	r3, r0
 8008c88:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c8a:	7bbb      	ldrb	r3, [r7, #14]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d103      	bne.n	8008c98 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2205      	movs	r2, #5
 8008c94:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c96:	e097      	b.n	8008dc8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c98:	7bbb      	ldrb	r3, [r7, #14]
 8008c9a:	2b03      	cmp	r3, #3
 8008c9c:	f040 8094 	bne.w	8008dc8 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	b2da      	uxtb	r2, r3
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cb6:	2b03      	cmp	r3, #3
 8008cb8:	d903      	bls.n	8008cc2 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	220d      	movs	r2, #13
 8008cbe:	701a      	strb	r2, [r3, #0]
      break;
 8008cc0:	e082      	b.n	8008dc8 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	795b      	ldrb	r3, [r3, #5]
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f001 f81f 	bl	8009d0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	791b      	ldrb	r3, [r3, #4]
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f001 f819 	bl	8009d0c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	701a      	strb	r2, [r3, #0]
      break;
 8008ce6:	e06f      	b.n	8008dc8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d019      	beq.n	8008d26 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008cfe:	23ff      	movs	r3, #255	@ 0xff
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f957 	bl	8008fb4 <USBH_Get_StringDesc>
 8008d06:	4603      	mov	r3, r0
 8008d08:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d0a:	7bbb      	ldrb	r3, [r7, #14]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d103      	bne.n	8008d18 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2206      	movs	r2, #6
 8008d14:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008d16:	e059      	b.n	8008dcc <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d18:	7bbb      	ldrb	r3, [r7, #14]
 8008d1a:	2b03      	cmp	r3, #3
 8008d1c:	d156      	bne.n	8008dcc <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2206      	movs	r2, #6
 8008d22:	705a      	strb	r2, [r3, #1]
      break;
 8008d24:	e052      	b.n	8008dcc <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2206      	movs	r2, #6
 8008d2a:	705a      	strb	r2, [r3, #1]
      break;
 8008d2c:	e04e      	b.n	8008dcc <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d019      	beq.n	8008d6c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d44:	23ff      	movs	r3, #255	@ 0xff
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 f934 	bl	8008fb4 <USBH_Get_StringDesc>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d50:	7bbb      	ldrb	r3, [r7, #14]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d103      	bne.n	8008d5e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2207      	movs	r2, #7
 8008d5a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008d5c:	e038      	b.n	8008dd0 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d5e:	7bbb      	ldrb	r3, [r7, #14]
 8008d60:	2b03      	cmp	r3, #3
 8008d62:	d135      	bne.n	8008dd0 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2207      	movs	r2, #7
 8008d68:	705a      	strb	r2, [r3, #1]
      break;
 8008d6a:	e031      	b.n	8008dd0 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2207      	movs	r2, #7
 8008d70:	705a      	strb	r2, [r3, #1]
      break;
 8008d72:	e02d      	b.n	8008dd0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d017      	beq.n	8008dae <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d8a:	23ff      	movs	r3, #255	@ 0xff
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f911 	bl	8008fb4 <USBH_Get_StringDesc>
 8008d92:	4603      	mov	r3, r0
 8008d94:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d96:	7bbb      	ldrb	r3, [r7, #14]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d102      	bne.n	8008da2 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008da0:	e018      	b.n	8008dd4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008da2:	7bbb      	ldrb	r3, [r7, #14]
 8008da4:	2b03      	cmp	r3, #3
 8008da6:	d115      	bne.n	8008dd4 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008da8:	2300      	movs	r3, #0
 8008daa:	73fb      	strb	r3, [r7, #15]
      break;
 8008dac:	e012      	b.n	8008dd4 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008dae:	2300      	movs	r3, #0
 8008db0:	73fb      	strb	r3, [r7, #15]
      break;
 8008db2:	e00f      	b.n	8008dd4 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008db4:	bf00      	nop
 8008db6:	e00e      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008db8:	bf00      	nop
 8008dba:	e00c      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dbc:	bf00      	nop
 8008dbe:	e00a      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dc0:	bf00      	nop
 8008dc2:	e008      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dc4:	bf00      	nop
 8008dc6:	e006      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dc8:	bf00      	nop
 8008dca:	e004      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dcc:	bf00      	nop
 8008dce:	e002      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dd0:	bf00      	nop
 8008dd2:	e000      	b.n	8008dd6 <USBH_HandleEnum+0x3b6>
      break;
 8008dd4:	bf00      	nop
  }
  return Status;
 8008dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	683a      	ldr	r2, [r7, #0]
 8008dee:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008df2:	bf00      	nop
 8008df4:	370c      	adds	r7, #12
 8008df6:	46bd      	mov	sp, r7
 8008df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfc:	4770      	bx	lr

08008dfe <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b082      	sub	sp, #8
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e0c:	1c5a      	adds	r2, r3, #1
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 f804 	bl	8008e22 <USBH_HandleSof>
}
 8008e1a:	bf00      	nop
 8008e1c:	3708      	adds	r7, #8
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}

08008e22 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e22:	b580      	push	{r7, lr}
 8008e24:	b082      	sub	sp, #8
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	2b0b      	cmp	r3, #11
 8008e32:	d10a      	bne.n	8008e4a <USBH_HandleSof+0x28>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d005      	beq.n	8008e4a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	4798      	blx	r3
  }
}
 8008e4a:	bf00      	nop
 8008e4c:	3708      	adds	r7, #8
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b083      	sub	sp, #12
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008e62:	bf00      	nop
}
 8008e64:	370c      	adds	r7, #12
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr

08008e6e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008e6e:	b480      	push	{r7}
 8008e70:	b083      	sub	sp, #12
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008e86:	bf00      	nop
}
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008e92:	b480      	push	{r7}
 8008e94:	b083      	sub	sp, #12
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f001 f8c0 	bl	800a066 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	791b      	ldrb	r3, [r3, #4]
 8008eea:	4619      	mov	r1, r3
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 ff0d 	bl	8009d0c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	795b      	ldrb	r3, [r3, #5]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 ff07 	bl	8009d0c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008efe:	2300      	movs	r3, #0
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3708      	adds	r7, #8
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b086      	sub	sp, #24
 8008f0c:	af02      	add	r7, sp, #8
 8008f0e:	6078      	str	r0, [r7, #4]
 8008f10:	460b      	mov	r3, r1
 8008f12:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008f14:	887b      	ldrh	r3, [r7, #2]
 8008f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f1a:	d901      	bls.n	8008f20 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008f1c:	2303      	movs	r3, #3
 8008f1e:	e01b      	b.n	8008f58 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008f26:	887b      	ldrh	r3, [r7, #2]
 8008f28:	9300      	str	r3, [sp, #0]
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f30:	2100      	movs	r1, #0
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f872 	bl	800901c <USBH_GetDescriptor>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d109      	bne.n	8008f56 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008f48:	887a      	ldrh	r2, [r7, #2]
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 f929 	bl	80091a4 <USBH_ParseDevDesc>
 8008f52:	4603      	mov	r3, r0
 8008f54:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af02      	add	r7, sp, #8
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	331c      	adds	r3, #28
 8008f70:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008f72:	887b      	ldrh	r3, [r7, #2]
 8008f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f78:	d901      	bls.n	8008f7e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e016      	b.n	8008fac <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008f7e:	887b      	ldrh	r3, [r7, #2]
 8008f80:	9300      	str	r3, [sp, #0]
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f88:	2100      	movs	r1, #0
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f846 	bl	800901c <USBH_GetDescriptor>
 8008f90:	4603      	mov	r3, r0
 8008f92:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008f94:	7bfb      	ldrb	r3, [r7, #15]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d107      	bne.n	8008faa <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008f9a:	887b      	ldrh	r3, [r7, #2]
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	68b9      	ldr	r1, [r7, #8]
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 f9af 	bl	8009304 <USBH_ParseCfgDesc>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3710      	adds	r7, #16
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b088      	sub	sp, #32
 8008fb8:	af02      	add	r7, sp, #8
 8008fba:	60f8      	str	r0, [r7, #12]
 8008fbc:	607a      	str	r2, [r7, #4]
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	72fb      	strb	r3, [r7, #11]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008fc8:	893b      	ldrh	r3, [r7, #8]
 8008fca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fce:	d802      	bhi.n	8008fd6 <USBH_Get_StringDesc+0x22>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d101      	bne.n	8008fda <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e01c      	b.n	8009014 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008fda:	7afb      	ldrb	r3, [r7, #11]
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008fe2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008fea:	893b      	ldrh	r3, [r7, #8]
 8008fec:	9300      	str	r3, [sp, #0]
 8008fee:	460b      	mov	r3, r1
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	68f8      	ldr	r0, [r7, #12]
 8008ff4:	f000 f812 	bl	800901c <USBH_GetDescriptor>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008ffc:	7dfb      	ldrb	r3, [r7, #23]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d107      	bne.n	8009012 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009008:	893a      	ldrh	r2, [r7, #8]
 800900a:	6879      	ldr	r1, [r7, #4]
 800900c:	4618      	mov	r0, r3
 800900e:	f000 fb8c 	bl	800972a <USBH_ParseStringDesc>
  }

  return status;
 8009012:	7dfb      	ldrb	r3, [r7, #23]
}
 8009014:	4618      	mov	r0, r3
 8009016:	3718      	adds	r7, #24
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	607b      	str	r3, [r7, #4]
 8009026:	460b      	mov	r3, r1
 8009028:	72fb      	strb	r3, [r7, #11]
 800902a:	4613      	mov	r3, r2
 800902c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	789b      	ldrb	r3, [r3, #2]
 8009032:	2b01      	cmp	r3, #1
 8009034:	d11c      	bne.n	8009070 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009036:	7afb      	ldrb	r3, [r7, #11]
 8009038:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800903c:	b2da      	uxtb	r2, r3
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2206      	movs	r2, #6
 8009046:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	893a      	ldrh	r2, [r7, #8]
 800904c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800904e:	893b      	ldrh	r3, [r7, #8]
 8009050:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009054:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009058:	d104      	bne.n	8009064 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f240 4209 	movw	r2, #1033	@ 0x409
 8009060:	829a      	strh	r2, [r3, #20]
 8009062:	e002      	b.n	800906a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2200      	movs	r2, #0
 8009068:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8b3a      	ldrh	r2, [r7, #24]
 800906e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009070:	8b3b      	ldrh	r3, [r7, #24]
 8009072:	461a      	mov	r2, r3
 8009074:	6879      	ldr	r1, [r7, #4]
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	f000 fba4 	bl	80097c4 <USBH_CtlReq>
 800907c:	4603      	mov	r3, r0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b082      	sub	sp, #8
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	460b      	mov	r3, r1
 8009090:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	789b      	ldrb	r3, [r3, #2]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d10f      	bne.n	80090ba <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2200      	movs	r2, #0
 800909e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2205      	movs	r2, #5
 80090a4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80090a6:	78fb      	ldrb	r3, [r7, #3]
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2200      	movs	r2, #0
 80090b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80090ba:	2200      	movs	r2, #0
 80090bc:	2100      	movs	r1, #0
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 fb80 	bl	80097c4 <USBH_CtlReq>
 80090c4:	4603      	mov	r3, r0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}

080090ce <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b082      	sub	sp, #8
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
 80090d6:	460b      	mov	r3, r1
 80090d8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	789b      	ldrb	r3, [r3, #2]
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d10e      	bne.n	8009100 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2209      	movs	r2, #9
 80090ec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	887a      	ldrh	r2, [r7, #2]
 80090f2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009100:	2200      	movs	r2, #0
 8009102:	2100      	movs	r1, #0
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 fb5d 	bl	80097c4 <USBH_CtlReq>
 800910a:	4603      	mov	r3, r0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3708      	adds	r7, #8
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	460b      	mov	r3, r1
 800911e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	789b      	ldrb	r3, [r3, #2]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d10f      	bne.n	8009148 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2203      	movs	r2, #3
 8009132:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009134:	78fb      	ldrb	r3, [r7, #3]
 8009136:	b29a      	uxth	r2, r3
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009148:	2200      	movs	r2, #0
 800914a:	2100      	movs	r1, #0
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 fb39 	bl	80097c4 <USBH_CtlReq>
 8009152:	4603      	mov	r3, r0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3708      	adds	r7, #8
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b082      	sub	sp, #8
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	460b      	mov	r3, r1
 8009166:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	789b      	ldrb	r3, [r3, #2]
 800916c:	2b01      	cmp	r3, #1
 800916e:	d10f      	bne.n	8009190 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2202      	movs	r2, #2
 8009174:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2201      	movs	r2, #1
 800917a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009182:	78fb      	ldrb	r3, [r7, #3]
 8009184:	b29a      	uxth	r2, r3
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009190:	2200      	movs	r2, #0
 8009192:	2100      	movs	r1, #0
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 fb15 	bl	80097c4 <USBH_CtlReq>
 800919a:	4603      	mov	r3, r0
}
 800919c:	4618      	mov	r0, r3
 800919e:	3708      	adds	r7, #8
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b087      	sub	sp, #28
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	4613      	mov	r3, r2
 80091b0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80091b8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d101      	bne.n	80091c8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80091c4:	2302      	movs	r3, #2
 80091c6:	e094      	b.n	80092f2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	781a      	ldrb	r2, [r3, #0]
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	785a      	ldrb	r2, [r3, #1]
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	3302      	adds	r3, #2
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	3303      	adds	r3, #3
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	021b      	lsls	r3, r3, #8
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	4313      	orrs	r3, r2
 80091ec:	b29a      	uxth	r2, r3
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	791a      	ldrb	r2, [r3, #4]
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	795a      	ldrb	r2, [r3, #5]
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	799a      	ldrb	r2, [r3, #6]
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	79da      	ldrb	r2, [r3, #7]
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009218:	2b00      	cmp	r3, #0
 800921a:	d004      	beq.n	8009226 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009222:	2b01      	cmp	r3, #1
 8009224:	d11b      	bne.n	800925e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	79db      	ldrb	r3, [r3, #7]
 800922a:	2b20      	cmp	r3, #32
 800922c:	dc0f      	bgt.n	800924e <USBH_ParseDevDesc+0xaa>
 800922e:	2b08      	cmp	r3, #8
 8009230:	db0f      	blt.n	8009252 <USBH_ParseDevDesc+0xae>
 8009232:	3b08      	subs	r3, #8
 8009234:	4a32      	ldr	r2, [pc, #200]	@ (8009300 <USBH_ParseDevDesc+0x15c>)
 8009236:	fa22 f303 	lsr.w	r3, r2, r3
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b00      	cmp	r3, #0
 8009240:	bf14      	ite	ne
 8009242:	2301      	movne	r3, #1
 8009244:	2300      	moveq	r3, #0
 8009246:	b2db      	uxtb	r3, r3
 8009248:	2b00      	cmp	r3, #0
 800924a:	d106      	bne.n	800925a <USBH_ParseDevDesc+0xb6>
 800924c:	e001      	b.n	8009252 <USBH_ParseDevDesc+0xae>
 800924e:	2b40      	cmp	r3, #64	@ 0x40
 8009250:	d003      	beq.n	800925a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	2208      	movs	r2, #8
 8009256:	71da      	strb	r2, [r3, #7]
        break;
 8009258:	e000      	b.n	800925c <USBH_ParseDevDesc+0xb8>
        break;
 800925a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800925c:	e00e      	b.n	800927c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009264:	2b02      	cmp	r3, #2
 8009266:	d107      	bne.n	8009278 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	79db      	ldrb	r3, [r3, #7]
 800926c:	2b08      	cmp	r3, #8
 800926e:	d005      	beq.n	800927c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	2208      	movs	r2, #8
 8009274:	71da      	strb	r2, [r3, #7]
 8009276:	e001      	b.n	800927c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009278:	2303      	movs	r3, #3
 800927a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800927c:	88fb      	ldrh	r3, [r7, #6]
 800927e:	2b08      	cmp	r3, #8
 8009280:	d936      	bls.n	80092f0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	3308      	adds	r3, #8
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	461a      	mov	r2, r3
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	3309      	adds	r3, #9
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	021b      	lsls	r3, r3, #8
 8009292:	b29b      	uxth	r3, r3
 8009294:	4313      	orrs	r3, r2
 8009296:	b29a      	uxth	r2, r3
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	330a      	adds	r3, #10
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	461a      	mov	r2, r3
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	330b      	adds	r3, #11
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	021b      	lsls	r3, r3, #8
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	4313      	orrs	r3, r2
 80092b0:	b29a      	uxth	r2, r3
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	330c      	adds	r3, #12
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	461a      	mov	r2, r3
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	330d      	adds	r3, #13
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	021b      	lsls	r3, r3, #8
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	4313      	orrs	r3, r2
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	7b9a      	ldrb	r2, [r3, #14]
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	7bda      	ldrb	r2, [r3, #15]
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	7c1a      	ldrb	r2, [r3, #16]
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	7c5a      	ldrb	r2, [r3, #17]
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80092f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	371c      	adds	r7, #28
 80092f6:	46bd      	mov	sp, r7
 80092f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fc:	4770      	bx	lr
 80092fe:	bf00      	nop
 8009300:	01000101 	.word	0x01000101

08009304 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b08c      	sub	sp, #48	@ 0x30
 8009308:	af00      	add	r7, sp, #0
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	4613      	mov	r3, r2
 8009310:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009318:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800931a:	2300      	movs	r3, #0
 800931c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009320:	2300      	movs	r3, #0
 8009322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009326:	2300      	movs	r3, #0
 8009328:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d101      	bne.n	8009336 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009332:	2302      	movs	r3, #2
 8009334:	e0de      	b.n	80094f4 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800933a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	2b09      	cmp	r3, #9
 8009340:	d002      	beq.n	8009348 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009344:	2209      	movs	r2, #9
 8009346:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	781a      	ldrb	r2, [r3, #0]
 800934c:	6a3b      	ldr	r3, [r7, #32]
 800934e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	785a      	ldrb	r2, [r3, #1]
 8009354:	6a3b      	ldr	r3, [r7, #32]
 8009356:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	3302      	adds	r3, #2
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	461a      	mov	r2, r3
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	3303      	adds	r3, #3
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	021b      	lsls	r3, r3, #8
 8009368:	b29b      	uxth	r3, r3
 800936a:	4313      	orrs	r3, r2
 800936c:	b29b      	uxth	r3, r3
 800936e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009372:	bf28      	it	cs
 8009374:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009378:	b29a      	uxth	r2, r3
 800937a:	6a3b      	ldr	r3, [r7, #32]
 800937c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	791a      	ldrb	r2, [r3, #4]
 8009382:	6a3b      	ldr	r3, [r7, #32]
 8009384:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	795a      	ldrb	r2, [r3, #5]
 800938a:	6a3b      	ldr	r3, [r7, #32]
 800938c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	799a      	ldrb	r2, [r3, #6]
 8009392:	6a3b      	ldr	r3, [r7, #32]
 8009394:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	79da      	ldrb	r2, [r3, #7]
 800939a:	6a3b      	ldr	r3, [r7, #32]
 800939c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	7a1a      	ldrb	r2, [r3, #8]
 80093a2:	6a3b      	ldr	r3, [r7, #32]
 80093a4:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80093a6:	88fb      	ldrh	r3, [r7, #6]
 80093a8:	2b09      	cmp	r3, #9
 80093aa:	f240 80a1 	bls.w	80094f0 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80093ae:	2309      	movs	r3, #9
 80093b0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80093b2:	2300      	movs	r3, #0
 80093b4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80093b6:	e085      	b.n	80094c4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80093b8:	f107 0316 	add.w	r3, r7, #22
 80093bc:	4619      	mov	r1, r3
 80093be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093c0:	f000 f9e6 	bl	8009790 <USBH_GetNextDesc>
 80093c4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80093c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c8:	785b      	ldrb	r3, [r3, #1]
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d17a      	bne.n	80094c4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80093ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d0:	781b      	ldrb	r3, [r3, #0]
 80093d2:	2b09      	cmp	r3, #9
 80093d4:	d002      	beq.n	80093dc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80093d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d8:	2209      	movs	r2, #9
 80093da:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80093dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093e0:	221a      	movs	r2, #26
 80093e2:	fb02 f303 	mul.w	r3, r2, r3
 80093e6:	3308      	adds	r3, #8
 80093e8:	6a3a      	ldr	r2, [r7, #32]
 80093ea:	4413      	add	r3, r2
 80093ec:	3302      	adds	r3, #2
 80093ee:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80093f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093f2:	69f8      	ldr	r0, [r7, #28]
 80093f4:	f000 f882 	bl	80094fc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80093f8:	2300      	movs	r3, #0
 80093fa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80093fe:	2300      	movs	r3, #0
 8009400:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009402:	e043      	b.n	800948c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009404:	f107 0316 	add.w	r3, r7, #22
 8009408:	4619      	mov	r1, r3
 800940a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800940c:	f000 f9c0 	bl	8009790 <USBH_GetNextDesc>
 8009410:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009414:	785b      	ldrb	r3, [r3, #1]
 8009416:	2b05      	cmp	r3, #5
 8009418:	d138      	bne.n	800948c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	795b      	ldrb	r3, [r3, #5]
 800941e:	2b01      	cmp	r3, #1
 8009420:	d113      	bne.n	800944a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009426:	2b02      	cmp	r3, #2
 8009428:	d003      	beq.n	8009432 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800942a:	69fb      	ldr	r3, [r7, #28]
 800942c:	799b      	ldrb	r3, [r3, #6]
 800942e:	2b03      	cmp	r3, #3
 8009430:	d10b      	bne.n	800944a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	79db      	ldrb	r3, [r3, #7]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10b      	bne.n	8009452 <USBH_ParseCfgDesc+0x14e>
 800943a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	2b09      	cmp	r3, #9
 8009440:	d007      	beq.n	8009452 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009444:	2209      	movs	r2, #9
 8009446:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009448:	e003      	b.n	8009452 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800944a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944c:	2207      	movs	r2, #7
 800944e:	701a      	strb	r2, [r3, #0]
 8009450:	e000      	b.n	8009454 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009452:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009458:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800945c:	3201      	adds	r2, #1
 800945e:	00d2      	lsls	r2, r2, #3
 8009460:	211a      	movs	r1, #26
 8009462:	fb01 f303 	mul.w	r3, r1, r3
 8009466:	4413      	add	r3, r2
 8009468:	3308      	adds	r3, #8
 800946a:	6a3a      	ldr	r2, [r7, #32]
 800946c:	4413      	add	r3, r2
 800946e:	3304      	adds	r3, #4
 8009470:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009472:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009474:	69b9      	ldr	r1, [r7, #24]
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f000 f86f 	bl	800955a <USBH_ParseEPDesc>
 800947c:	4603      	mov	r3, r0
 800947e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009482:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009486:	3301      	adds	r3, #1
 8009488:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800948c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009490:	2b01      	cmp	r3, #1
 8009492:	d80a      	bhi.n	80094aa <USBH_ParseCfgDesc+0x1a6>
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	791b      	ldrb	r3, [r3, #4]
 8009498:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800949c:	429a      	cmp	r2, r3
 800949e:	d204      	bcs.n	80094aa <USBH_ParseCfgDesc+0x1a6>
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	885a      	ldrh	r2, [r3, #2]
 80094a4:	8afb      	ldrh	r3, [r7, #22]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d8ac      	bhi.n	8009404 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	791b      	ldrb	r3, [r3, #4]
 80094ae:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d201      	bcs.n	80094ba <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80094b6:	2303      	movs	r3, #3
 80094b8:	e01c      	b.n	80094f4 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80094ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094be:	3301      	adds	r3, #1
 80094c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80094c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d805      	bhi.n	80094d8 <USBH_ParseCfgDesc+0x1d4>
 80094cc:	6a3b      	ldr	r3, [r7, #32]
 80094ce:	885a      	ldrh	r2, [r3, #2]
 80094d0:	8afb      	ldrh	r3, [r7, #22]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	f63f af70 	bhi.w	80093b8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80094d8:	6a3b      	ldr	r3, [r7, #32]
 80094da:	791b      	ldrb	r3, [r3, #4]
 80094dc:	2b02      	cmp	r3, #2
 80094de:	bf28      	it	cs
 80094e0:	2302      	movcs	r3, #2
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d201      	bcs.n	80094f0 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80094ec:	2303      	movs	r3, #3
 80094ee:	e001      	b.n	80094f4 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80094f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3730      	adds	r7, #48	@ 0x30
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b083      	sub	sp, #12
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	781a      	ldrb	r2, [r3, #0]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	785a      	ldrb	r2, [r3, #1]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	789a      	ldrb	r2, [r3, #2]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	78da      	ldrb	r2, [r3, #3]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	791a      	ldrb	r2, [r3, #4]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	795a      	ldrb	r2, [r3, #5]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	799a      	ldrb	r2, [r3, #6]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	79da      	ldrb	r2, [r3, #7]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	7a1a      	ldrb	r2, [r3, #8]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	721a      	strb	r2, [r3, #8]
}
 800954e:	bf00      	nop
 8009550:	370c      	adds	r7, #12
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr

0800955a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800955a:	b480      	push	{r7}
 800955c:	b087      	sub	sp, #28
 800955e:	af00      	add	r7, sp, #0
 8009560:	60f8      	str	r0, [r7, #12]
 8009562:	60b9      	str	r1, [r7, #8]
 8009564:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009566:	2300      	movs	r3, #0
 8009568:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	781a      	ldrb	r2, [r3, #0]
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	785a      	ldrb	r2, [r3, #1]
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	789a      	ldrb	r2, [r3, #2]
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	78da      	ldrb	r2, [r3, #3]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	3304      	adds	r3, #4
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	461a      	mov	r2, r3
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	3305      	adds	r3, #5
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	021b      	lsls	r3, r3, #8
 800959a:	b29b      	uxth	r3, r3
 800959c:	4313      	orrs	r3, r2
 800959e:	b29a      	uxth	r2, r3
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	799a      	ldrb	r2, [r3, #6]
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	889b      	ldrh	r3, [r3, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d009      	beq.n	80095c8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80095b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095bc:	d804      	bhi.n	80095c8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80095c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095c6:	d901      	bls.n	80095cc <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80095c8:	2303      	movs	r3, #3
 80095ca:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d136      	bne.n	8009644 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	78db      	ldrb	r3, [r3, #3]
 80095da:	f003 0303 	and.w	r3, r3, #3
 80095de:	2b02      	cmp	r3, #2
 80095e0:	d108      	bne.n	80095f4 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	889b      	ldrh	r3, [r3, #4]
 80095e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095ea:	f240 8097 	bls.w	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80095ee:	2303      	movs	r3, #3
 80095f0:	75fb      	strb	r3, [r7, #23]
 80095f2:	e093      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	78db      	ldrb	r3, [r3, #3]
 80095f8:	f003 0303 	and.w	r3, r3, #3
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d107      	bne.n	8009610 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	889b      	ldrh	r3, [r3, #4]
 8009604:	2b40      	cmp	r3, #64	@ 0x40
 8009606:	f240 8089 	bls.w	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800960a:	2303      	movs	r3, #3
 800960c:	75fb      	strb	r3, [r7, #23]
 800960e:	e085      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	78db      	ldrb	r3, [r3, #3]
 8009614:	f003 0303 	and.w	r3, r3, #3
 8009618:	2b01      	cmp	r3, #1
 800961a:	d005      	beq.n	8009628 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	78db      	ldrb	r3, [r3, #3]
 8009620:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009624:	2b03      	cmp	r3, #3
 8009626:	d10a      	bne.n	800963e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	799b      	ldrb	r3, [r3, #6]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d003      	beq.n	8009638 <USBH_ParseEPDesc+0xde>
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	799b      	ldrb	r3, [r3, #6]
 8009634:	2b10      	cmp	r3, #16
 8009636:	d970      	bls.n	800971a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009638:	2303      	movs	r3, #3
 800963a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800963c:	e06d      	b.n	800971a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800963e:	2303      	movs	r3, #3
 8009640:	75fb      	strb	r3, [r7, #23]
 8009642:	e06b      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800964a:	2b01      	cmp	r3, #1
 800964c:	d13c      	bne.n	80096c8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	78db      	ldrb	r3, [r3, #3]
 8009652:	f003 0303 	and.w	r3, r3, #3
 8009656:	2b02      	cmp	r3, #2
 8009658:	d005      	beq.n	8009666 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	78db      	ldrb	r3, [r3, #3]
 800965e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009662:	2b00      	cmp	r3, #0
 8009664:	d106      	bne.n	8009674 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	889b      	ldrh	r3, [r3, #4]
 800966a:	2b40      	cmp	r3, #64	@ 0x40
 800966c:	d956      	bls.n	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800966e:	2303      	movs	r3, #3
 8009670:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009672:	e053      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	78db      	ldrb	r3, [r3, #3]
 8009678:	f003 0303 	and.w	r3, r3, #3
 800967c:	2b01      	cmp	r3, #1
 800967e:	d10e      	bne.n	800969e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	799b      	ldrb	r3, [r3, #6]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d007      	beq.n	8009698 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800968c:	2b10      	cmp	r3, #16
 800968e:	d803      	bhi.n	8009698 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009694:	2b40      	cmp	r3, #64	@ 0x40
 8009696:	d941      	bls.n	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009698:	2303      	movs	r3, #3
 800969a:	75fb      	strb	r3, [r7, #23]
 800969c:	e03e      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	78db      	ldrb	r3, [r3, #3]
 80096a2:	f003 0303 	and.w	r3, r3, #3
 80096a6:	2b03      	cmp	r3, #3
 80096a8:	d10b      	bne.n	80096c2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	799b      	ldrb	r3, [r3, #6]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d004      	beq.n	80096bc <USBH_ParseEPDesc+0x162>
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	889b      	ldrh	r3, [r3, #4]
 80096b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096ba:	d32f      	bcc.n	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096bc:	2303      	movs	r3, #3
 80096be:	75fb      	strb	r3, [r7, #23]
 80096c0:	e02c      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80096c2:	2303      	movs	r3, #3
 80096c4:	75fb      	strb	r3, [r7, #23]
 80096c6:	e029      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d120      	bne.n	8009714 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	78db      	ldrb	r3, [r3, #3]
 80096d6:	f003 0303 	and.w	r3, r3, #3
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d106      	bne.n	80096ec <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	889b      	ldrh	r3, [r3, #4]
 80096e2:	2b08      	cmp	r3, #8
 80096e4:	d01a      	beq.n	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096e6:	2303      	movs	r3, #3
 80096e8:	75fb      	strb	r3, [r7, #23]
 80096ea:	e017      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	78db      	ldrb	r3, [r3, #3]
 80096f0:	f003 0303 	and.w	r3, r3, #3
 80096f4:	2b03      	cmp	r3, #3
 80096f6:	d10a      	bne.n	800970e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	799b      	ldrb	r3, [r3, #6]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d003      	beq.n	8009708 <USBH_ParseEPDesc+0x1ae>
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	889b      	ldrh	r3, [r3, #4]
 8009704:	2b08      	cmp	r3, #8
 8009706:	d909      	bls.n	800971c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009708:	2303      	movs	r3, #3
 800970a:	75fb      	strb	r3, [r7, #23]
 800970c:	e006      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800970e:	2303      	movs	r3, #3
 8009710:	75fb      	strb	r3, [r7, #23]
 8009712:	e003      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009714:	2303      	movs	r3, #3
 8009716:	75fb      	strb	r3, [r7, #23]
 8009718:	e000      	b.n	800971c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800971a:	bf00      	nop
  }

  return status;
 800971c:	7dfb      	ldrb	r3, [r7, #23]
}
 800971e:	4618      	mov	r0, r3
 8009720:	371c      	adds	r7, #28
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800972a:	b480      	push	{r7}
 800972c:	b087      	sub	sp, #28
 800972e:	af00      	add	r7, sp, #0
 8009730:	60f8      	str	r0, [r7, #12]
 8009732:	60b9      	str	r1, [r7, #8]
 8009734:	4613      	mov	r3, r2
 8009736:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	3301      	adds	r3, #1
 800973c:	781b      	ldrb	r3, [r3, #0]
 800973e:	2b03      	cmp	r3, #3
 8009740:	d120      	bne.n	8009784 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	1e9a      	subs	r2, r3, #2
 8009748:	88fb      	ldrh	r3, [r7, #6]
 800974a:	4293      	cmp	r3, r2
 800974c:	bf28      	it	cs
 800974e:	4613      	movcs	r3, r2
 8009750:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	3302      	adds	r3, #2
 8009756:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009758:	2300      	movs	r3, #0
 800975a:	82fb      	strh	r3, [r7, #22]
 800975c:	e00b      	b.n	8009776 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800975e:	8afb      	ldrh	r3, [r7, #22]
 8009760:	68fa      	ldr	r2, [r7, #12]
 8009762:	4413      	add	r3, r2
 8009764:	781a      	ldrb	r2, [r3, #0]
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	701a      	strb	r2, [r3, #0]
      pdest++;
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	3301      	adds	r3, #1
 800976e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009770:	8afb      	ldrh	r3, [r7, #22]
 8009772:	3302      	adds	r3, #2
 8009774:	82fb      	strh	r3, [r7, #22]
 8009776:	8afa      	ldrh	r2, [r7, #22]
 8009778:	8abb      	ldrh	r3, [r7, #20]
 800977a:	429a      	cmp	r2, r3
 800977c:	d3ef      	bcc.n	800975e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	2200      	movs	r2, #0
 8009782:	701a      	strb	r2, [r3, #0]
  }
}
 8009784:	bf00      	nop
 8009786:	371c      	adds	r7, #28
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009790:	b480      	push	{r7}
 8009792:	b085      	sub	sp, #20
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	881b      	ldrh	r3, [r3, #0]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	7812      	ldrb	r2, [r2, #0]
 80097a2:	4413      	add	r3, r2
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4413      	add	r3, r2
 80097b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80097b6:	68fb      	ldr	r3, [r7, #12]
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3714      	adds	r7, #20
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b086      	sub	sp, #24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	4613      	mov	r3, r2
 80097d0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80097d2:	2301      	movs	r3, #1
 80097d4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	789b      	ldrb	r3, [r3, #2]
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d002      	beq.n	80097e4 <USBH_CtlReq+0x20>
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d00f      	beq.n	8009802 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80097e2:	e027      	b.n	8009834 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	68ba      	ldr	r2, [r7, #8]
 80097e8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	88fa      	ldrh	r2, [r7, #6]
 80097ee:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2201      	movs	r2, #1
 80097f4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2202      	movs	r2, #2
 80097fa:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80097fc:	2301      	movs	r3, #1
 80097fe:	75fb      	strb	r3, [r7, #23]
      break;
 8009800:	e018      	b.n	8009834 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f000 f81c 	bl	8009840 <USBH_HandleControl>
 8009808:	4603      	mov	r3, r0
 800980a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800980c:	7dfb      	ldrb	r3, [r7, #23]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <USBH_CtlReq+0x54>
 8009812:	7dfb      	ldrb	r3, [r7, #23]
 8009814:	2b03      	cmp	r3, #3
 8009816:	d106      	bne.n	8009826 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2201      	movs	r2, #1
 800981c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2200      	movs	r2, #0
 8009822:	761a      	strb	r2, [r3, #24]
      break;
 8009824:	e005      	b.n	8009832 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009826:	7dfb      	ldrb	r3, [r7, #23]
 8009828:	2b02      	cmp	r3, #2
 800982a:	d102      	bne.n	8009832 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2201      	movs	r2, #1
 8009830:	709a      	strb	r2, [r3, #2]
      break;
 8009832:	bf00      	nop
  }
  return status;
 8009834:	7dfb      	ldrb	r3, [r7, #23]
}
 8009836:	4618      	mov	r0, r3
 8009838:	3718      	adds	r7, #24
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
	...

08009840 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b086      	sub	sp, #24
 8009844:	af02      	add	r7, sp, #8
 8009846:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009848:	2301      	movs	r3, #1
 800984a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800984c:	2300      	movs	r3, #0
 800984e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	7e1b      	ldrb	r3, [r3, #24]
 8009854:	3b01      	subs	r3, #1
 8009856:	2b0a      	cmp	r3, #10
 8009858:	f200 8157 	bhi.w	8009b0a <USBH_HandleControl+0x2ca>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <USBH_HandleControl+0x24>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	08009891 	.word	0x08009891
 8009868:	080098ab 	.word	0x080098ab
 800986c:	08009915 	.word	0x08009915
 8009870:	0800993b 	.word	0x0800993b
 8009874:	08009975 	.word	0x08009975
 8009878:	0800999f 	.word	0x0800999f
 800987c:	080099f1 	.word	0x080099f1
 8009880:	08009a13 	.word	0x08009a13
 8009884:	08009a4f 	.word	0x08009a4f
 8009888:	08009a75 	.word	0x08009a75
 800988c:	08009ab3 	.word	0x08009ab3
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f103 0110 	add.w	r1, r3, #16
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	795b      	ldrb	r3, [r3, #5]
 800989a:	461a      	mov	r2, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f945 	bl	8009b2c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2202      	movs	r2, #2
 80098a6:	761a      	strb	r2, [r3, #24]
      break;
 80098a8:	e13a      	b.n	8009b20 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	795b      	ldrb	r3, [r3, #5]
 80098ae:	4619      	mov	r1, r3
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fcc7 	bl	800a244 <USBH_LL_GetURBState>
 80098b6:	4603      	mov	r3, r0
 80098b8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80098ba:	7bbb      	ldrb	r3, [r7, #14]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d11e      	bne.n	80098fe <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	7c1b      	ldrb	r3, [r3, #16]
 80098c4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80098c8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	8adb      	ldrh	r3, [r3, #22]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00a      	beq.n	80098e8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80098d2:	7b7b      	ldrb	r3, [r7, #13]
 80098d4:	2b80      	cmp	r3, #128	@ 0x80
 80098d6:	d103      	bne.n	80098e0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2203      	movs	r2, #3
 80098dc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80098de:	e116      	b.n	8009b0e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2205      	movs	r2, #5
 80098e4:	761a      	strb	r2, [r3, #24]
      break;
 80098e6:	e112      	b.n	8009b0e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80098e8:	7b7b      	ldrb	r3, [r7, #13]
 80098ea:	2b80      	cmp	r3, #128	@ 0x80
 80098ec:	d103      	bne.n	80098f6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2209      	movs	r2, #9
 80098f2:	761a      	strb	r2, [r3, #24]
      break;
 80098f4:	e10b      	b.n	8009b0e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2207      	movs	r2, #7
 80098fa:	761a      	strb	r2, [r3, #24]
      break;
 80098fc:	e107      	b.n	8009b0e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80098fe:	7bbb      	ldrb	r3, [r7, #14]
 8009900:	2b04      	cmp	r3, #4
 8009902:	d003      	beq.n	800990c <USBH_HandleControl+0xcc>
 8009904:	7bbb      	ldrb	r3, [r7, #14]
 8009906:	2b02      	cmp	r3, #2
 8009908:	f040 8101 	bne.w	8009b0e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	220b      	movs	r2, #11
 8009910:	761a      	strb	r2, [r3, #24]
      break;
 8009912:	e0fc      	b.n	8009b0e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800991a:	b29a      	uxth	r2, r3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6899      	ldr	r1, [r3, #8]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	899a      	ldrh	r2, [r3, #12]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	791b      	ldrb	r3, [r3, #4]
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f000 f93c 	bl	8009baa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2204      	movs	r2, #4
 8009936:	761a      	strb	r2, [r3, #24]
      break;
 8009938:	e0f2      	b.n	8009b20 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	791b      	ldrb	r3, [r3, #4]
 800993e:	4619      	mov	r1, r3
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 fc7f 	bl	800a244 <USBH_LL_GetURBState>
 8009946:	4603      	mov	r3, r0
 8009948:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800994a:	7bbb      	ldrb	r3, [r7, #14]
 800994c:	2b01      	cmp	r3, #1
 800994e:	d103      	bne.n	8009958 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2209      	movs	r2, #9
 8009954:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009956:	e0dc      	b.n	8009b12 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009958:	7bbb      	ldrb	r3, [r7, #14]
 800995a:	2b05      	cmp	r3, #5
 800995c:	d102      	bne.n	8009964 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800995e:	2303      	movs	r3, #3
 8009960:	73fb      	strb	r3, [r7, #15]
      break;
 8009962:	e0d6      	b.n	8009b12 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009964:	7bbb      	ldrb	r3, [r7, #14]
 8009966:	2b04      	cmp	r3, #4
 8009968:	f040 80d3 	bne.w	8009b12 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	220b      	movs	r2, #11
 8009970:	761a      	strb	r2, [r3, #24]
      break;
 8009972:	e0ce      	b.n	8009b12 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6899      	ldr	r1, [r3, #8]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	899a      	ldrh	r2, [r3, #12]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	795b      	ldrb	r3, [r3, #5]
 8009980:	2001      	movs	r0, #1
 8009982:	9000      	str	r0, [sp, #0]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f8eb 	bl	8009b60 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009990:	b29a      	uxth	r2, r3
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2206      	movs	r2, #6
 800999a:	761a      	strb	r2, [r3, #24]
      break;
 800999c:	e0c0      	b.n	8009b20 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	795b      	ldrb	r3, [r3, #5]
 80099a2:	4619      	mov	r1, r3
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fc4d 	bl	800a244 <USBH_LL_GetURBState>
 80099aa:	4603      	mov	r3, r0
 80099ac:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d103      	bne.n	80099bc <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2207      	movs	r2, #7
 80099b8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80099ba:	e0ac      	b.n	8009b16 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80099bc:	7bbb      	ldrb	r3, [r7, #14]
 80099be:	2b05      	cmp	r3, #5
 80099c0:	d105      	bne.n	80099ce <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	220c      	movs	r2, #12
 80099c6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80099c8:	2303      	movs	r3, #3
 80099ca:	73fb      	strb	r3, [r7, #15]
      break;
 80099cc:	e0a3      	b.n	8009b16 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80099ce:	7bbb      	ldrb	r3, [r7, #14]
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d103      	bne.n	80099dc <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2205      	movs	r2, #5
 80099d8:	761a      	strb	r2, [r3, #24]
      break;
 80099da:	e09c      	b.n	8009b16 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80099dc:	7bbb      	ldrb	r3, [r7, #14]
 80099de:	2b04      	cmp	r3, #4
 80099e0:	f040 8099 	bne.w	8009b16 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	220b      	movs	r2, #11
 80099e8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80099ea:	2302      	movs	r3, #2
 80099ec:	73fb      	strb	r3, [r7, #15]
      break;
 80099ee:	e092      	b.n	8009b16 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	791b      	ldrb	r3, [r3, #4]
 80099f4:	2200      	movs	r2, #0
 80099f6:	2100      	movs	r1, #0
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f000 f8d6 	bl	8009baa <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a04:	b29a      	uxth	r2, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2208      	movs	r2, #8
 8009a0e:	761a      	strb	r2, [r3, #24]

      break;
 8009a10:	e086      	b.n	8009b20 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	791b      	ldrb	r3, [r3, #4]
 8009a16:	4619      	mov	r1, r3
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 fc13 	bl	800a244 <USBH_LL_GetURBState>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a22:	7bbb      	ldrb	r3, [r7, #14]
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d105      	bne.n	8009a34 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	220d      	movs	r2, #13
 8009a2c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009a32:	e072      	b.n	8009b1a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009a34:	7bbb      	ldrb	r3, [r7, #14]
 8009a36:	2b04      	cmp	r3, #4
 8009a38:	d103      	bne.n	8009a42 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	220b      	movs	r2, #11
 8009a3e:	761a      	strb	r2, [r3, #24]
      break;
 8009a40:	e06b      	b.n	8009b1a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	2b05      	cmp	r3, #5
 8009a46:	d168      	bne.n	8009b1a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009a48:	2303      	movs	r3, #3
 8009a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a4c:	e065      	b.n	8009b1a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	795b      	ldrb	r3, [r3, #5]
 8009a52:	2201      	movs	r2, #1
 8009a54:	9200      	str	r2, [sp, #0]
 8009a56:	2200      	movs	r2, #0
 8009a58:	2100      	movs	r1, #0
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f000 f880 	bl	8009b60 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a66:	b29a      	uxth	r2, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	220a      	movs	r2, #10
 8009a70:	761a      	strb	r2, [r3, #24]
      break;
 8009a72:	e055      	b.n	8009b20 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	795b      	ldrb	r3, [r3, #5]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 fbe2 	bl	800a244 <USBH_LL_GetURBState>
 8009a80:	4603      	mov	r3, r0
 8009a82:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009a84:	7bbb      	ldrb	r3, [r7, #14]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d105      	bne.n	8009a96 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	220d      	movs	r2, #13
 8009a92:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009a94:	e043      	b.n	8009b1e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009a96:	7bbb      	ldrb	r3, [r7, #14]
 8009a98:	2b02      	cmp	r3, #2
 8009a9a:	d103      	bne.n	8009aa4 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2209      	movs	r2, #9
 8009aa0:	761a      	strb	r2, [r3, #24]
      break;
 8009aa2:	e03c      	b.n	8009b1e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8009aa4:	7bbb      	ldrb	r3, [r7, #14]
 8009aa6:	2b04      	cmp	r3, #4
 8009aa8:	d139      	bne.n	8009b1e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	220b      	movs	r2, #11
 8009aae:	761a      	strb	r2, [r3, #24]
      break;
 8009ab0:	e035      	b.n	8009b1e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	7e5b      	ldrb	r3, [r3, #25]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	b2da      	uxtb	r2, r3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	765a      	strb	r2, [r3, #25]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	7e5b      	ldrb	r3, [r3, #25]
 8009ac2:	2b02      	cmp	r3, #2
 8009ac4:	d806      	bhi.n	8009ad4 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2201      	movs	r2, #1
 8009aca:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009ad2:	e025      	b.n	8009b20 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009ada:	2106      	movs	r1, #6
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	795b      	ldrb	r3, [r3, #5]
 8009aea:	4619      	mov	r1, r3
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 f90d 	bl	8009d0c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	791b      	ldrb	r3, [r3, #4]
 8009af6:	4619      	mov	r1, r3
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 f907 	bl	8009d0c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009b04:	2302      	movs	r3, #2
 8009b06:	73fb      	strb	r3, [r7, #15]
      break;
 8009b08:	e00a      	b.n	8009b20 <USBH_HandleControl+0x2e0>

    default:
      break;
 8009b0a:	bf00      	nop
 8009b0c:	e008      	b.n	8009b20 <USBH_HandleControl+0x2e0>
      break;
 8009b0e:	bf00      	nop
 8009b10:	e006      	b.n	8009b20 <USBH_HandleControl+0x2e0>
      break;
 8009b12:	bf00      	nop
 8009b14:	e004      	b.n	8009b20 <USBH_HandleControl+0x2e0>
      break;
 8009b16:	bf00      	nop
 8009b18:	e002      	b.n	8009b20 <USBH_HandleControl+0x2e0>
      break;
 8009b1a:	bf00      	nop
 8009b1c:	e000      	b.n	8009b20 <USBH_HandleControl+0x2e0>
      break;
 8009b1e:	bf00      	nop
  }

  return status;
 8009b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
 8009b2a:	bf00      	nop

08009b2c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b088      	sub	sp, #32
 8009b30:	af04      	add	r7, sp, #16
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	4613      	mov	r3, r2
 8009b38:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b3a:	79f9      	ldrb	r1, [r7, #7]
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	9303      	str	r3, [sp, #12]
 8009b40:	2308      	movs	r3, #8
 8009b42:	9302      	str	r3, [sp, #8]
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	9301      	str	r3, [sp, #4]
 8009b48:	2300      	movs	r3, #0
 8009b4a:	9300      	str	r3, [sp, #0]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	2200      	movs	r2, #0
 8009b50:	68f8      	ldr	r0, [r7, #12]
 8009b52:	f000 fb46 	bl	800a1e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b088      	sub	sp, #32
 8009b64:	af04      	add	r7, sp, #16
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	60b9      	str	r1, [r7, #8]
 8009b6a:	4611      	mov	r1, r2
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	460b      	mov	r3, r1
 8009b70:	80fb      	strh	r3, [r7, #6]
 8009b72:	4613      	mov	r3, r2
 8009b74:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d001      	beq.n	8009b84 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009b80:	2300      	movs	r3, #0
 8009b82:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b84:	7979      	ldrb	r1, [r7, #5]
 8009b86:	7e3b      	ldrb	r3, [r7, #24]
 8009b88:	9303      	str	r3, [sp, #12]
 8009b8a:	88fb      	ldrh	r3, [r7, #6]
 8009b8c:	9302      	str	r3, [sp, #8]
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	9301      	str	r3, [sp, #4]
 8009b92:	2301      	movs	r3, #1
 8009b94:	9300      	str	r3, [sp, #0]
 8009b96:	2300      	movs	r3, #0
 8009b98:	2200      	movs	r2, #0
 8009b9a:	68f8      	ldr	r0, [r7, #12]
 8009b9c:	f000 fb21 	bl	800a1e2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b088      	sub	sp, #32
 8009bae:	af04      	add	r7, sp, #16
 8009bb0:	60f8      	str	r0, [r7, #12]
 8009bb2:	60b9      	str	r1, [r7, #8]
 8009bb4:	4611      	mov	r1, r2
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	460b      	mov	r3, r1
 8009bba:	80fb      	strh	r3, [r7, #6]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bc0:	7979      	ldrb	r1, [r7, #5]
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	9303      	str	r3, [sp, #12]
 8009bc6:	88fb      	ldrh	r3, [r7, #6]
 8009bc8:	9302      	str	r3, [sp, #8]
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	9301      	str	r3, [sp, #4]
 8009bce:	2301      	movs	r3, #1
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 fb03 	bl	800a1e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009bdc:	2300      	movs	r3, #0

}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3710      	adds	r7, #16
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b088      	sub	sp, #32
 8009bea:	af04      	add	r7, sp, #16
 8009bec:	60f8      	str	r0, [r7, #12]
 8009bee:	60b9      	str	r1, [r7, #8]
 8009bf0:	4611      	mov	r1, r2
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	80fb      	strh	r3, [r7, #6]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d001      	beq.n	8009c0a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009c06:	2300      	movs	r3, #0
 8009c08:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c0a:	7979      	ldrb	r1, [r7, #5]
 8009c0c:	7e3b      	ldrb	r3, [r7, #24]
 8009c0e:	9303      	str	r3, [sp, #12]
 8009c10:	88fb      	ldrh	r3, [r7, #6]
 8009c12:	9302      	str	r3, [sp, #8]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	9301      	str	r3, [sp, #4]
 8009c18:	2301      	movs	r3, #1
 8009c1a:	9300      	str	r3, [sp, #0]
 8009c1c:	2302      	movs	r3, #2
 8009c1e:	2200      	movs	r2, #0
 8009c20:	68f8      	ldr	r0, [r7, #12]
 8009c22:	f000 fade 	bl	800a1e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3710      	adds	r7, #16
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b088      	sub	sp, #32
 8009c34:	af04      	add	r7, sp, #16
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	4611      	mov	r1, r2
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	460b      	mov	r3, r1
 8009c40:	80fb      	strh	r3, [r7, #6]
 8009c42:	4613      	mov	r3, r2
 8009c44:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c46:	7979      	ldrb	r1, [r7, #5]
 8009c48:	2300      	movs	r3, #0
 8009c4a:	9303      	str	r3, [sp, #12]
 8009c4c:	88fb      	ldrh	r3, [r7, #6]
 8009c4e:	9302      	str	r3, [sp, #8]
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	9301      	str	r3, [sp, #4]
 8009c54:	2301      	movs	r3, #1
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	2302      	movs	r3, #2
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f000 fac0 	bl	800a1e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009c62:	2300      	movs	r3, #0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af04      	add	r7, sp, #16
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	4608      	mov	r0, r1
 8009c76:	4611      	mov	r1, r2
 8009c78:	461a      	mov	r2, r3
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	70fb      	strb	r3, [r7, #3]
 8009c7e:	460b      	mov	r3, r1
 8009c80:	70bb      	strb	r3, [r7, #2]
 8009c82:	4613      	mov	r3, r2
 8009c84:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009c86:	7878      	ldrb	r0, [r7, #1]
 8009c88:	78ba      	ldrb	r2, [r7, #2]
 8009c8a:	78f9      	ldrb	r1, [r7, #3]
 8009c8c:	8b3b      	ldrh	r3, [r7, #24]
 8009c8e:	9302      	str	r3, [sp, #8]
 8009c90:	7d3b      	ldrb	r3, [r7, #20]
 8009c92:	9301      	str	r3, [sp, #4]
 8009c94:	7c3b      	ldrb	r3, [r7, #16]
 8009c96:	9300      	str	r3, [sp, #0]
 8009c98:	4603      	mov	r3, r0
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fa53 	bl	800a146 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009ca0:	2300      	movs	r3, #0
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3708      	adds	r7, #8
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b082      	sub	sp, #8
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009cb6:	78fb      	ldrb	r3, [r7, #3]
 8009cb8:	4619      	mov	r1, r3
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fa72 	bl	800a1a4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009cc0:	2300      	movs	r3, #0
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3708      	adds	r7, #8
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b084      	sub	sp, #16
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
 8009cd2:	460b      	mov	r3, r1
 8009cd4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f836 	bl	8009d48 <USBH_GetFreePipe>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009ce0:	89fb      	ldrh	r3, [r7, #14]
 8009ce2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d00a      	beq.n	8009d00 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009cea:	78fa      	ldrb	r2, [r7, #3]
 8009cec:	89fb      	ldrh	r3, [r7, #14]
 8009cee:	f003 030f 	and.w	r3, r3, #15
 8009cf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009cf6:	6879      	ldr	r1, [r7, #4]
 8009cf8:	33e0      	adds	r3, #224	@ 0xe0
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	440b      	add	r3, r1
 8009cfe:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009d00:	89fb      	ldrh	r3, [r7, #14]
 8009d02:	b2db      	uxtb	r3, r3
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3710      	adds	r7, #16
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	460b      	mov	r3, r1
 8009d16:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009d18:	78fb      	ldrb	r3, [r7, #3]
 8009d1a:	2b0f      	cmp	r3, #15
 8009d1c:	d80d      	bhi.n	8009d3a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009d1e:	78fb      	ldrb	r3, [r7, #3]
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	33e0      	adds	r3, #224	@ 0xe0
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	4413      	add	r3, r2
 8009d28:	685a      	ldr	r2, [r3, #4]
 8009d2a:	78fb      	ldrb	r3, [r7, #3]
 8009d2c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009d30:	6879      	ldr	r1, [r7, #4]
 8009d32:	33e0      	adds	r3, #224	@ 0xe0
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	440b      	add	r3, r1
 8009d38:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	370c      	adds	r7, #12
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009d50:	2300      	movs	r3, #0
 8009d52:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009d54:	2300      	movs	r3, #0
 8009d56:	73fb      	strb	r3, [r7, #15]
 8009d58:	e00f      	b.n	8009d7a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009d5a:	7bfb      	ldrb	r3, [r7, #15]
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	33e0      	adds	r3, #224	@ 0xe0
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	4413      	add	r3, r2
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d102      	bne.n	8009d74 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009d6e:	7bfb      	ldrb	r3, [r7, #15]
 8009d70:	b29b      	uxth	r3, r3
 8009d72:	e007      	b.n	8009d84 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009d74:	7bfb      	ldrb	r3, [r7, #15]
 8009d76:	3301      	adds	r3, #1
 8009d78:	73fb      	strb	r3, [r7, #15]
 8009d7a:	7bfb      	ldrb	r3, [r7, #15]
 8009d7c:	2b0f      	cmp	r3, #15
 8009d7e:	d9ec      	bls.n	8009d5a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009d80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3714      	adds	r7, #20
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009d94:	2201      	movs	r2, #1
 8009d96:	490e      	ldr	r1, [pc, #56]	@ (8009dd0 <MX_USB_HOST_Init+0x40>)
 8009d98:	480e      	ldr	r0, [pc, #56]	@ (8009dd4 <MX_USB_HOST_Init+0x44>)
 8009d9a:	f7fe fb0f 	bl	80083bc <USBH_Init>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d001      	beq.n	8009da8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009da4:	f7f7 f816 	bl	8000dd4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009da8:	490b      	ldr	r1, [pc, #44]	@ (8009dd8 <MX_USB_HOST_Init+0x48>)
 8009daa:	480a      	ldr	r0, [pc, #40]	@ (8009dd4 <MX_USB_HOST_Init+0x44>)
 8009dac:	f7fe fbb1 	bl	8008512 <USBH_RegisterClass>
 8009db0:	4603      	mov	r3, r0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d001      	beq.n	8009dba <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009db6:	f7f7 f80d 	bl	8000dd4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009dba:	4806      	ldr	r0, [pc, #24]	@ (8009dd4 <MX_USB_HOST_Init+0x44>)
 8009dbc:	f7fe fc35 	bl	800862a <USBH_Start>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009dc6:	f7f7 f805 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009dca:	bf00      	nop
 8009dcc:	bd80      	pop	{r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	08009df1 	.word	0x08009df1
 8009dd4:	20000304 	.word	0x20000304
 8009dd8:	2000000c 	.word	0x2000000c

08009ddc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009de0:	4802      	ldr	r0, [pc, #8]	@ (8009dec <MX_USB_HOST_Process+0x10>)
 8009de2:	f7fe fc33 	bl	800864c <USBH_Process>
}
 8009de6:	bf00      	nop
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	20000304 	.word	0x20000304

08009df0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	460b      	mov	r3, r1
 8009dfa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009dfc:	78fb      	ldrb	r3, [r7, #3]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	2b04      	cmp	r3, #4
 8009e02:	d819      	bhi.n	8009e38 <USBH_UserProcess+0x48>
 8009e04:	a201      	add	r2, pc, #4	@ (adr r2, 8009e0c <USBH_UserProcess+0x1c>)
 8009e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e0a:	bf00      	nop
 8009e0c:	08009e39 	.word	0x08009e39
 8009e10:	08009e29 	.word	0x08009e29
 8009e14:	08009e39 	.word	0x08009e39
 8009e18:	08009e31 	.word	0x08009e31
 8009e1c:	08009e21 	.word	0x08009e21
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009e20:	4b09      	ldr	r3, [pc, #36]	@ (8009e48 <USBH_UserProcess+0x58>)
 8009e22:	2203      	movs	r2, #3
 8009e24:	701a      	strb	r2, [r3, #0]
  break;
 8009e26:	e008      	b.n	8009e3a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009e28:	4b07      	ldr	r3, [pc, #28]	@ (8009e48 <USBH_UserProcess+0x58>)
 8009e2a:	2202      	movs	r2, #2
 8009e2c:	701a      	strb	r2, [r3, #0]
  break;
 8009e2e:	e004      	b.n	8009e3a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009e30:	4b05      	ldr	r3, [pc, #20]	@ (8009e48 <USBH_UserProcess+0x58>)
 8009e32:	2201      	movs	r2, #1
 8009e34:	701a      	strb	r2, [r3, #0]
  break;
 8009e36:	e000      	b.n	8009e3a <USBH_UserProcess+0x4a>

  default:
  break;
 8009e38:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009e3a:	bf00      	nop
 8009e3c:	370c      	adds	r7, #12
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr
 8009e46:	bf00      	nop
 8009e48:	200006dc 	.word	0x200006dc

08009e4c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b08a      	sub	sp, #40	@ 0x28
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e54:	f107 0314 	add.w	r3, r7, #20
 8009e58:	2200      	movs	r2, #0
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	605a      	str	r2, [r3, #4]
 8009e5e:	609a      	str	r2, [r3, #8]
 8009e60:	60da      	str	r2, [r3, #12]
 8009e62:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e6c:	d147      	bne.n	8009efe <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e6e:	2300      	movs	r3, #0
 8009e70:	613b      	str	r3, [r7, #16]
 8009e72:	4b25      	ldr	r3, [pc, #148]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e76:	4a24      	ldr	r2, [pc, #144]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009e78:	f043 0301 	orr.w	r3, r3, #1
 8009e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009e7e:	4b22      	ldr	r3, [pc, #136]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e82:	f003 0301 	and.w	r3, r3, #1
 8009e86:	613b      	str	r3, [r7, #16]
 8009e88:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009e8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e90:	2300      	movs	r3, #0
 8009e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e94:	2300      	movs	r3, #0
 8009e96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009e98:	f107 0314 	add.w	r3, r7, #20
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	481b      	ldr	r0, [pc, #108]	@ (8009f0c <HAL_HCD_MspInit+0xc0>)
 8009ea0:	f7f7 ff2a 	bl	8001cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009ea4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eaa:	2302      	movs	r3, #2
 8009eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009eb6:	230a      	movs	r3, #10
 8009eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009eba:	f107 0314 	add.w	r3, r7, #20
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	4812      	ldr	r0, [pc, #72]	@ (8009f0c <HAL_HCD_MspInit+0xc0>)
 8009ec2:	f7f7 ff19 	bl	8001cf8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009ec6:	4b10      	ldr	r3, [pc, #64]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eca:	4a0f      	ldr	r2, [pc, #60]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ed0:	6353      	str	r3, [r2, #52]	@ 0x34
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	60fb      	str	r3, [r7, #12]
 8009ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eda:	4a0b      	ldr	r2, [pc, #44]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009ee0:	6453      	str	r3, [r2, #68]	@ 0x44
 8009ee2:	4b09      	ldr	r3, [pc, #36]	@ (8009f08 <HAL_HCD_MspInit+0xbc>)
 8009ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009eea:	60fb      	str	r3, [r7, #12]
 8009eec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	2043      	movs	r0, #67	@ 0x43
 8009ef4:	f7f7 fb59 	bl	80015aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009ef8:	2043      	movs	r0, #67	@ 0x43
 8009efa:	f7f7 fb72 	bl	80015e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009efe:	bf00      	nop
 8009f00:	3728      	adds	r7, #40	@ 0x28
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	40023800 	.word	0x40023800
 8009f0c:	40020000 	.word	0x40020000

08009f10 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f7fe ff6d 	bl	8008dfe <USBH_LL_IncTimer>
}
 8009f24:	bf00      	nop
 8009f26:	3708      	adds	r7, #8
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}

08009f2c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b082      	sub	sp, #8
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f7fe ffa9 	bl	8008e92 <USBH_LL_Connect>
}
 8009f40:	bf00      	nop
 8009f42:	3708      	adds	r7, #8
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7fe ffb2 	bl	8008ec0 <USBH_LL_Disconnect>
}
 8009f5c:	bf00      	nop
 8009f5e:	3708      	adds	r7, #8
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	70fb      	strb	r3, [r7, #3]
 8009f70:	4613      	mov	r3, r2
 8009f72:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009f74:	bf00      	nop
 8009f76:	370c      	adds	r7, #12
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr

08009f80 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b082      	sub	sp, #8
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fe ff5f 	bl	8008e52 <USBH_LL_PortEnabled>
}
 8009f94:	bf00      	nop
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7fe ff5f 	bl	8008e6e <USBH_LL_PortDisabled>
}
 8009fb0:	bf00      	nop
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b082      	sub	sp, #8
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009fc6:	2b01      	cmp	r3, #1
 8009fc8:	d12a      	bne.n	800a020 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009fca:	4a18      	ldr	r2, [pc, #96]	@ (800a02c <USBH_LL_Init+0x74>)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	4a15      	ldr	r2, [pc, #84]	@ (800a02c <USBH_LL_Init+0x74>)
 8009fd6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009fda:	4b14      	ldr	r3, [pc, #80]	@ (800a02c <USBH_LL_Init+0x74>)
 8009fdc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009fe0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009fe2:	4b12      	ldr	r3, [pc, #72]	@ (800a02c <USBH_LL_Init+0x74>)
 8009fe4:	2208      	movs	r2, #8
 8009fe6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009fe8:	4b10      	ldr	r3, [pc, #64]	@ (800a02c <USBH_LL_Init+0x74>)
 8009fea:	2201      	movs	r2, #1
 8009fec:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009fee:	4b0f      	ldr	r3, [pc, #60]	@ (800a02c <USBH_LL_Init+0x74>)
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800a02c <USBH_LL_Init+0x74>)
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800a02c <USBH_LL_Init+0x74>)
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a000:	480a      	ldr	r0, [pc, #40]	@ (800a02c <USBH_LL_Init+0x74>)
 800a002:	f7f8 f82e 	bl	8002062 <HAL_HCD_Init>
 800a006:	4603      	mov	r3, r0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d001      	beq.n	800a010 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a00c:	f7f6 fee2 	bl	8000dd4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a010:	4806      	ldr	r0, [pc, #24]	@ (800a02c <USBH_LL_Init+0x74>)
 800a012:	f7f8 fc8f 	bl	8002934 <HAL_HCD_GetCurrentFrame>
 800a016:	4603      	mov	r3, r0
 800a018:	4619      	mov	r1, r3
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f7fe fee0 	bl	8008de0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a020:	2300      	movs	r3, #0
}
 800a022:	4618      	mov	r0, r3
 800a024:	3708      	adds	r7, #8
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
 800a02a:	bf00      	nop
 800a02c:	200006e0 	.word	0x200006e0

0800a030 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a038:	2300      	movs	r3, #0
 800a03a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a03c:	2300      	movs	r3, #0
 800a03e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a046:	4618      	mov	r0, r3
 800a048:	f7f8 fbfc 	bl	8002844 <HAL_HCD_Start>
 800a04c:	4603      	mov	r3, r0
 800a04e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a050:	7bfb      	ldrb	r3, [r7, #15]
 800a052:	4618      	mov	r0, r3
 800a054:	f000 f95e 	bl	800a314 <USBH_Get_USB_Status>
 800a058:	4603      	mov	r3, r0
 800a05a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a05c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3710      	adds	r7, #16
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}

0800a066 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a066:	b580      	push	{r7, lr}
 800a068:	b084      	sub	sp, #16
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a06e:	2300      	movs	r3, #0
 800a070:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a07c:	4618      	mov	r0, r3
 800a07e:	f7f8 fc04 	bl	800288a <HAL_HCD_Stop>
 800a082:	4603      	mov	r3, r0
 800a084:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a086:	7bfb      	ldrb	r3, [r7, #15]
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 f943 	bl	800a314 <USBH_Get_USB_Status>
 800a08e:	4603      	mov	r3, r0
 800a090:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a092:	7bbb      	ldrb	r3, [r7, #14]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3710      	adds	r7, #16
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7f8 fc4e 	bl	8002950 <HAL_HCD_GetCurrentSpeed>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	2b02      	cmp	r3, #2
 800a0b8:	d00c      	beq.n	800a0d4 <USBH_LL_GetSpeed+0x38>
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	d80d      	bhi.n	800a0da <USBH_LL_GetSpeed+0x3e>
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d002      	beq.n	800a0c8 <USBH_LL_GetSpeed+0x2c>
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d003      	beq.n	800a0ce <USBH_LL_GetSpeed+0x32>
 800a0c6:	e008      	b.n	800a0da <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	73fb      	strb	r3, [r7, #15]
    break;
 800a0cc:	e008      	b.n	800a0e0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	73fb      	strb	r3, [r7, #15]
    break;
 800a0d2:	e005      	b.n	800a0e0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	73fb      	strb	r3, [r7, #15]
    break;
 800a0d8:	e002      	b.n	800a0e0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	73fb      	strb	r3, [r7, #15]
    break;
 800a0de:	bf00      	nop
  }
  return  speed;
 800a0e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3710      	adds	r7, #16
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}

0800a0ea <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b084      	sub	sp, #16
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a100:	4618      	mov	r0, r3
 800a102:	f7f8 fbdf 	bl	80028c4 <HAL_HCD_ResetPort>
 800a106:	4603      	mov	r3, r0
 800a108:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a10a:	7bfb      	ldrb	r3, [r7, #15]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f000 f901 	bl	800a314 <USBH_Get_USB_Status>
 800a112:	4603      	mov	r3, r0
 800a114:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a116:	7bbb      	ldrb	r3, [r7, #14]
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3710      	adds	r7, #16
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b082      	sub	sp, #8
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
 800a128:	460b      	mov	r3, r1
 800a12a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a132:	78fa      	ldrb	r2, [r7, #3]
 800a134:	4611      	mov	r1, r2
 800a136:	4618      	mov	r0, r3
 800a138:	f7f8 fbe7 	bl	800290a <HAL_HCD_HC_GetXferCount>
 800a13c:	4603      	mov	r3, r0
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3708      	adds	r7, #8
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a146:	b590      	push	{r4, r7, lr}
 800a148:	b089      	sub	sp, #36	@ 0x24
 800a14a:	af04      	add	r7, sp, #16
 800a14c:	6078      	str	r0, [r7, #4]
 800a14e:	4608      	mov	r0, r1
 800a150:	4611      	mov	r1, r2
 800a152:	461a      	mov	r2, r3
 800a154:	4603      	mov	r3, r0
 800a156:	70fb      	strb	r3, [r7, #3]
 800a158:	460b      	mov	r3, r1
 800a15a:	70bb      	strb	r3, [r7, #2]
 800a15c:	4613      	mov	r3, r2
 800a15e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a160:	2300      	movs	r3, #0
 800a162:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a164:	2300      	movs	r3, #0
 800a166:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a16e:	787c      	ldrb	r4, [r7, #1]
 800a170:	78ba      	ldrb	r2, [r7, #2]
 800a172:	78f9      	ldrb	r1, [r7, #3]
 800a174:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a176:	9302      	str	r3, [sp, #8]
 800a178:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a17c:	9301      	str	r3, [sp, #4]
 800a17e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a182:	9300      	str	r3, [sp, #0]
 800a184:	4623      	mov	r3, r4
 800a186:	f7f7 ffd3 	bl	8002130 <HAL_HCD_HC_Init>
 800a18a:	4603      	mov	r3, r0
 800a18c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a18e:	7bfb      	ldrb	r3, [r7, #15]
 800a190:	4618      	mov	r0, r3
 800a192:	f000 f8bf 	bl	800a314 <USBH_Get_USB_Status>
 800a196:	4603      	mov	r3, r0
 800a198:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a19a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3714      	adds	r7, #20
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd90      	pop	{r4, r7, pc}

0800a1a4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1be:	78fa      	ldrb	r2, [r7, #3]
 800a1c0:	4611      	mov	r1, r2
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7f8 f86c 	bl	80022a0 <HAL_HCD_HC_Halt>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1cc:	7bfb      	ldrb	r3, [r7, #15]
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f000 f8a0 	bl	800a314 <USBH_Get_USB_Status>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}

0800a1e2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a1e2:	b590      	push	{r4, r7, lr}
 800a1e4:	b089      	sub	sp, #36	@ 0x24
 800a1e6:	af04      	add	r7, sp, #16
 800a1e8:	6078      	str	r0, [r7, #4]
 800a1ea:	4608      	mov	r0, r1
 800a1ec:	4611      	mov	r1, r2
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	70fb      	strb	r3, [r7, #3]
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	70bb      	strb	r3, [r7, #2]
 800a1f8:	4613      	mov	r3, r2
 800a1fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a200:	2300      	movs	r3, #0
 800a202:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a20a:	787c      	ldrb	r4, [r7, #1]
 800a20c:	78ba      	ldrb	r2, [r7, #2]
 800a20e:	78f9      	ldrb	r1, [r7, #3]
 800a210:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a214:	9303      	str	r3, [sp, #12]
 800a216:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a218:	9302      	str	r3, [sp, #8]
 800a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21c:	9301      	str	r3, [sp, #4]
 800a21e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a222:	9300      	str	r3, [sp, #0]
 800a224:	4623      	mov	r3, r4
 800a226:	f7f8 f85f 	bl	80022e8 <HAL_HCD_HC_SubmitRequest>
 800a22a:	4603      	mov	r3, r0
 800a22c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
 800a230:	4618      	mov	r0, r3
 800a232:	f000 f86f 	bl	800a314 <USBH_Get_USB_Status>
 800a236:	4603      	mov	r3, r0
 800a238:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a23a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3714      	adds	r7, #20
 800a240:	46bd      	mov	sp, r7
 800a242:	bd90      	pop	{r4, r7, pc}

0800a244 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	460b      	mov	r3, r1
 800a24e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a256:	78fa      	ldrb	r2, [r7, #3]
 800a258:	4611      	mov	r1, r2
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7f8 fb40 	bl	80028e0 <HAL_HCD_HC_GetURBState>
 800a260:	4603      	mov	r3, r0
}
 800a262:	4618      	mov	r0, r3
 800a264:	3708      	adds	r7, #8
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b082      	sub	sp, #8
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	460b      	mov	r3, r1
 800a274:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d103      	bne.n	800a288 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a280:	78fb      	ldrb	r3, [r7, #3]
 800a282:	4618      	mov	r0, r3
 800a284:	f000 f872 	bl	800a36c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a288:	20c8      	movs	r0, #200	@ 0xc8
 800a28a:	f7f7 f88f 	bl	80013ac <HAL_Delay>
  return USBH_OK;
 800a28e:	2300      	movs	r3, #0
}
 800a290:	4618      	mov	r0, r3
 800a292:	3708      	adds	r7, #8
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	70fb      	strb	r3, [r7, #3]
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2ae:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a2b0:	78fa      	ldrb	r2, [r7, #3]
 800a2b2:	68f9      	ldr	r1, [r7, #12]
 800a2b4:	4613      	mov	r3, r2
 800a2b6:	011b      	lsls	r3, r3, #4
 800a2b8:	1a9b      	subs	r3, r3, r2
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	440b      	add	r3, r1
 800a2be:	3317      	adds	r3, #23
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00a      	beq.n	800a2dc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a2c6:	78fa      	ldrb	r2, [r7, #3]
 800a2c8:	68f9      	ldr	r1, [r7, #12]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	011b      	lsls	r3, r3, #4
 800a2ce:	1a9b      	subs	r3, r3, r2
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	440b      	add	r3, r1
 800a2d4:	333c      	adds	r3, #60	@ 0x3c
 800a2d6:	78ba      	ldrb	r2, [r7, #2]
 800a2d8:	701a      	strb	r2, [r3, #0]
 800a2da:	e009      	b.n	800a2f0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a2dc:	78fa      	ldrb	r2, [r7, #3]
 800a2de:	68f9      	ldr	r1, [r7, #12]
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	011b      	lsls	r3, r3, #4
 800a2e4:	1a9b      	subs	r3, r3, r2
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	440b      	add	r3, r1
 800a2ea:	333d      	adds	r3, #61	@ 0x3d
 800a2ec:	78ba      	ldrb	r2, [r7, #2]
 800a2ee:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3714      	adds	r7, #20
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr

0800a2fe <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b082      	sub	sp, #8
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f7f7 f850 	bl	80013ac <HAL_Delay>
}
 800a30c:	bf00      	nop
 800a30e:	3708      	adds	r7, #8
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}

0800a314 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	4603      	mov	r3, r0
 800a31c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a31e:	2300      	movs	r3, #0
 800a320:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a322:	79fb      	ldrb	r3, [r7, #7]
 800a324:	2b03      	cmp	r3, #3
 800a326:	d817      	bhi.n	800a358 <USBH_Get_USB_Status+0x44>
 800a328:	a201      	add	r2, pc, #4	@ (adr r2, 800a330 <USBH_Get_USB_Status+0x1c>)
 800a32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a32e:	bf00      	nop
 800a330:	0800a341 	.word	0x0800a341
 800a334:	0800a347 	.word	0x0800a347
 800a338:	0800a34d 	.word	0x0800a34d
 800a33c:	0800a353 	.word	0x0800a353
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a340:	2300      	movs	r3, #0
 800a342:	73fb      	strb	r3, [r7, #15]
    break;
 800a344:	e00b      	b.n	800a35e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a346:	2302      	movs	r3, #2
 800a348:	73fb      	strb	r3, [r7, #15]
    break;
 800a34a:	e008      	b.n	800a35e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a34c:	2301      	movs	r3, #1
 800a34e:	73fb      	strb	r3, [r7, #15]
    break;
 800a350:	e005      	b.n	800a35e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a352:	2302      	movs	r3, #2
 800a354:	73fb      	strb	r3, [r7, #15]
    break;
 800a356:	e002      	b.n	800a35e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a358:	2302      	movs	r3, #2
 800a35a:	73fb      	strb	r3, [r7, #15]
    break;
 800a35c:	bf00      	nop
  }
  return usb_status;
 800a35e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a360:	4618      	mov	r0, r3
 800a362:	3714      	adds	r7, #20
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	4603      	mov	r3, r0
 800a374:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a376:	79fb      	ldrb	r3, [r7, #7]
 800a378:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a37a:	79fb      	ldrb	r3, [r7, #7]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d102      	bne.n	800a386 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a380:	2300      	movs	r3, #0
 800a382:	73fb      	strb	r3, [r7, #15]
 800a384:	e001      	b.n	800a38a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a386:	2301      	movs	r3, #1
 800a388:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a38a:	7bfb      	ldrb	r3, [r7, #15]
 800a38c:	461a      	mov	r2, r3
 800a38e:	2101      	movs	r1, #1
 800a390:	4803      	ldr	r0, [pc, #12]	@ (800a3a0 <MX_DriverVbusFS+0x34>)
 800a392:	f7f7 fe4d 	bl	8002030 <HAL_GPIO_WritePin>
}
 800a396:	bf00      	nop
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	40020800 	.word	0x40020800

0800a3a4 <malloc>:
 800a3a4:	4b02      	ldr	r3, [pc, #8]	@ (800a3b0 <malloc+0xc>)
 800a3a6:	4601      	mov	r1, r0
 800a3a8:	6818      	ldr	r0, [r3, #0]
 800a3aa:	f000 b82d 	b.w	800a408 <_malloc_r>
 800a3ae:	bf00      	nop
 800a3b0:	2000002c 	.word	0x2000002c

0800a3b4 <free>:
 800a3b4:	4b02      	ldr	r3, [pc, #8]	@ (800a3c0 <free+0xc>)
 800a3b6:	4601      	mov	r1, r0
 800a3b8:	6818      	ldr	r0, [r3, #0]
 800a3ba:	f000 b8f5 	b.w	800a5a8 <_free_r>
 800a3be:	bf00      	nop
 800a3c0:	2000002c 	.word	0x2000002c

0800a3c4 <sbrk_aligned>:
 800a3c4:	b570      	push	{r4, r5, r6, lr}
 800a3c6:	4e0f      	ldr	r6, [pc, #60]	@ (800a404 <sbrk_aligned+0x40>)
 800a3c8:	460c      	mov	r4, r1
 800a3ca:	6831      	ldr	r1, [r6, #0]
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	b911      	cbnz	r1, 800a3d6 <sbrk_aligned+0x12>
 800a3d0:	f000 f8ae 	bl	800a530 <_sbrk_r>
 800a3d4:	6030      	str	r0, [r6, #0]
 800a3d6:	4621      	mov	r1, r4
 800a3d8:	4628      	mov	r0, r5
 800a3da:	f000 f8a9 	bl	800a530 <_sbrk_r>
 800a3de:	1c43      	adds	r3, r0, #1
 800a3e0:	d103      	bne.n	800a3ea <sbrk_aligned+0x26>
 800a3e2:	f04f 34ff 	mov.w	r4, #4294967295
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ea:	1cc4      	adds	r4, r0, #3
 800a3ec:	f024 0403 	bic.w	r4, r4, #3
 800a3f0:	42a0      	cmp	r0, r4
 800a3f2:	d0f8      	beq.n	800a3e6 <sbrk_aligned+0x22>
 800a3f4:	1a21      	subs	r1, r4, r0
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	f000 f89a 	bl	800a530 <_sbrk_r>
 800a3fc:	3001      	adds	r0, #1
 800a3fe:	d1f2      	bne.n	800a3e6 <sbrk_aligned+0x22>
 800a400:	e7ef      	b.n	800a3e2 <sbrk_aligned+0x1e>
 800a402:	bf00      	nop
 800a404:	20000ac0 	.word	0x20000ac0

0800a408 <_malloc_r>:
 800a408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a40c:	1ccd      	adds	r5, r1, #3
 800a40e:	f025 0503 	bic.w	r5, r5, #3
 800a412:	3508      	adds	r5, #8
 800a414:	2d0c      	cmp	r5, #12
 800a416:	bf38      	it	cc
 800a418:	250c      	movcc	r5, #12
 800a41a:	2d00      	cmp	r5, #0
 800a41c:	4606      	mov	r6, r0
 800a41e:	db01      	blt.n	800a424 <_malloc_r+0x1c>
 800a420:	42a9      	cmp	r1, r5
 800a422:	d904      	bls.n	800a42e <_malloc_r+0x26>
 800a424:	230c      	movs	r3, #12
 800a426:	6033      	str	r3, [r6, #0]
 800a428:	2000      	movs	r0, #0
 800a42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a42e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a504 <_malloc_r+0xfc>
 800a432:	f000 f869 	bl	800a508 <__malloc_lock>
 800a436:	f8d8 3000 	ldr.w	r3, [r8]
 800a43a:	461c      	mov	r4, r3
 800a43c:	bb44      	cbnz	r4, 800a490 <_malloc_r+0x88>
 800a43e:	4629      	mov	r1, r5
 800a440:	4630      	mov	r0, r6
 800a442:	f7ff ffbf 	bl	800a3c4 <sbrk_aligned>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	4604      	mov	r4, r0
 800a44a:	d158      	bne.n	800a4fe <_malloc_r+0xf6>
 800a44c:	f8d8 4000 	ldr.w	r4, [r8]
 800a450:	4627      	mov	r7, r4
 800a452:	2f00      	cmp	r7, #0
 800a454:	d143      	bne.n	800a4de <_malloc_r+0xd6>
 800a456:	2c00      	cmp	r4, #0
 800a458:	d04b      	beq.n	800a4f2 <_malloc_r+0xea>
 800a45a:	6823      	ldr	r3, [r4, #0]
 800a45c:	4639      	mov	r1, r7
 800a45e:	4630      	mov	r0, r6
 800a460:	eb04 0903 	add.w	r9, r4, r3
 800a464:	f000 f864 	bl	800a530 <_sbrk_r>
 800a468:	4581      	cmp	r9, r0
 800a46a:	d142      	bne.n	800a4f2 <_malloc_r+0xea>
 800a46c:	6821      	ldr	r1, [r4, #0]
 800a46e:	1a6d      	subs	r5, r5, r1
 800a470:	4629      	mov	r1, r5
 800a472:	4630      	mov	r0, r6
 800a474:	f7ff ffa6 	bl	800a3c4 <sbrk_aligned>
 800a478:	3001      	adds	r0, #1
 800a47a:	d03a      	beq.n	800a4f2 <_malloc_r+0xea>
 800a47c:	6823      	ldr	r3, [r4, #0]
 800a47e:	442b      	add	r3, r5
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	f8d8 3000 	ldr.w	r3, [r8]
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	bb62      	cbnz	r2, 800a4e4 <_malloc_r+0xdc>
 800a48a:	f8c8 7000 	str.w	r7, [r8]
 800a48e:	e00f      	b.n	800a4b0 <_malloc_r+0xa8>
 800a490:	6822      	ldr	r2, [r4, #0]
 800a492:	1b52      	subs	r2, r2, r5
 800a494:	d420      	bmi.n	800a4d8 <_malloc_r+0xd0>
 800a496:	2a0b      	cmp	r2, #11
 800a498:	d917      	bls.n	800a4ca <_malloc_r+0xc2>
 800a49a:	1961      	adds	r1, r4, r5
 800a49c:	42a3      	cmp	r3, r4
 800a49e:	6025      	str	r5, [r4, #0]
 800a4a0:	bf18      	it	ne
 800a4a2:	6059      	strne	r1, [r3, #4]
 800a4a4:	6863      	ldr	r3, [r4, #4]
 800a4a6:	bf08      	it	eq
 800a4a8:	f8c8 1000 	streq.w	r1, [r8]
 800a4ac:	5162      	str	r2, [r4, r5]
 800a4ae:	604b      	str	r3, [r1, #4]
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	f000 f82f 	bl	800a514 <__malloc_unlock>
 800a4b6:	f104 000b 	add.w	r0, r4, #11
 800a4ba:	1d23      	adds	r3, r4, #4
 800a4bc:	f020 0007 	bic.w	r0, r0, #7
 800a4c0:	1ac2      	subs	r2, r0, r3
 800a4c2:	bf1c      	itt	ne
 800a4c4:	1a1b      	subne	r3, r3, r0
 800a4c6:	50a3      	strne	r3, [r4, r2]
 800a4c8:	e7af      	b.n	800a42a <_malloc_r+0x22>
 800a4ca:	6862      	ldr	r2, [r4, #4]
 800a4cc:	42a3      	cmp	r3, r4
 800a4ce:	bf0c      	ite	eq
 800a4d0:	f8c8 2000 	streq.w	r2, [r8]
 800a4d4:	605a      	strne	r2, [r3, #4]
 800a4d6:	e7eb      	b.n	800a4b0 <_malloc_r+0xa8>
 800a4d8:	4623      	mov	r3, r4
 800a4da:	6864      	ldr	r4, [r4, #4]
 800a4dc:	e7ae      	b.n	800a43c <_malloc_r+0x34>
 800a4de:	463c      	mov	r4, r7
 800a4e0:	687f      	ldr	r7, [r7, #4]
 800a4e2:	e7b6      	b.n	800a452 <_malloc_r+0x4a>
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	42a3      	cmp	r3, r4
 800a4ea:	d1fb      	bne.n	800a4e4 <_malloc_r+0xdc>
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	6053      	str	r3, [r2, #4]
 800a4f0:	e7de      	b.n	800a4b0 <_malloc_r+0xa8>
 800a4f2:	230c      	movs	r3, #12
 800a4f4:	6033      	str	r3, [r6, #0]
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	f000 f80c 	bl	800a514 <__malloc_unlock>
 800a4fc:	e794      	b.n	800a428 <_malloc_r+0x20>
 800a4fe:	6005      	str	r5, [r0, #0]
 800a500:	e7d6      	b.n	800a4b0 <_malloc_r+0xa8>
 800a502:	bf00      	nop
 800a504:	20000ac4 	.word	0x20000ac4

0800a508 <__malloc_lock>:
 800a508:	4801      	ldr	r0, [pc, #4]	@ (800a510 <__malloc_lock+0x8>)
 800a50a:	f000 b84b 	b.w	800a5a4 <__retarget_lock_acquire_recursive>
 800a50e:	bf00      	nop
 800a510:	20000c04 	.word	0x20000c04

0800a514 <__malloc_unlock>:
 800a514:	4801      	ldr	r0, [pc, #4]	@ (800a51c <__malloc_unlock+0x8>)
 800a516:	f000 b846 	b.w	800a5a6 <__retarget_lock_release_recursive>
 800a51a:	bf00      	nop
 800a51c:	20000c04 	.word	0x20000c04

0800a520 <memset>:
 800a520:	4402      	add	r2, r0
 800a522:	4603      	mov	r3, r0
 800a524:	4293      	cmp	r3, r2
 800a526:	d100      	bne.n	800a52a <memset+0xa>
 800a528:	4770      	bx	lr
 800a52a:	f803 1b01 	strb.w	r1, [r3], #1
 800a52e:	e7f9      	b.n	800a524 <memset+0x4>

0800a530 <_sbrk_r>:
 800a530:	b538      	push	{r3, r4, r5, lr}
 800a532:	4d06      	ldr	r5, [pc, #24]	@ (800a54c <_sbrk_r+0x1c>)
 800a534:	2300      	movs	r3, #0
 800a536:	4604      	mov	r4, r0
 800a538:	4608      	mov	r0, r1
 800a53a:	602b      	str	r3, [r5, #0]
 800a53c:	f7f6 fe52 	bl	80011e4 <_sbrk>
 800a540:	1c43      	adds	r3, r0, #1
 800a542:	d102      	bne.n	800a54a <_sbrk_r+0x1a>
 800a544:	682b      	ldr	r3, [r5, #0]
 800a546:	b103      	cbz	r3, 800a54a <_sbrk_r+0x1a>
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	bd38      	pop	{r3, r4, r5, pc}
 800a54c:	20000c00 	.word	0x20000c00

0800a550 <__errno>:
 800a550:	4b01      	ldr	r3, [pc, #4]	@ (800a558 <__errno+0x8>)
 800a552:	6818      	ldr	r0, [r3, #0]
 800a554:	4770      	bx	lr
 800a556:	bf00      	nop
 800a558:	2000002c 	.word	0x2000002c

0800a55c <__libc_init_array>:
 800a55c:	b570      	push	{r4, r5, r6, lr}
 800a55e:	4d0d      	ldr	r5, [pc, #52]	@ (800a594 <__libc_init_array+0x38>)
 800a560:	4c0d      	ldr	r4, [pc, #52]	@ (800a598 <__libc_init_array+0x3c>)
 800a562:	1b64      	subs	r4, r4, r5
 800a564:	10a4      	asrs	r4, r4, #2
 800a566:	2600      	movs	r6, #0
 800a568:	42a6      	cmp	r6, r4
 800a56a:	d109      	bne.n	800a580 <__libc_init_array+0x24>
 800a56c:	4d0b      	ldr	r5, [pc, #44]	@ (800a59c <__libc_init_array+0x40>)
 800a56e:	4c0c      	ldr	r4, [pc, #48]	@ (800a5a0 <__libc_init_array+0x44>)
 800a570:	f000 f864 	bl	800a63c <_init>
 800a574:	1b64      	subs	r4, r4, r5
 800a576:	10a4      	asrs	r4, r4, #2
 800a578:	2600      	movs	r6, #0
 800a57a:	42a6      	cmp	r6, r4
 800a57c:	d105      	bne.n	800a58a <__libc_init_array+0x2e>
 800a57e:	bd70      	pop	{r4, r5, r6, pc}
 800a580:	f855 3b04 	ldr.w	r3, [r5], #4
 800a584:	4798      	blx	r3
 800a586:	3601      	adds	r6, #1
 800a588:	e7ee      	b.n	800a568 <__libc_init_array+0xc>
 800a58a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a58e:	4798      	blx	r3
 800a590:	3601      	adds	r6, #1
 800a592:	e7f2      	b.n	800a57a <__libc_init_array+0x1e>
 800a594:	0800a680 	.word	0x0800a680
 800a598:	0800a680 	.word	0x0800a680
 800a59c:	0800a680 	.word	0x0800a680
 800a5a0:	0800a684 	.word	0x0800a684

0800a5a4 <__retarget_lock_acquire_recursive>:
 800a5a4:	4770      	bx	lr

0800a5a6 <__retarget_lock_release_recursive>:
 800a5a6:	4770      	bx	lr

0800a5a8 <_free_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	2900      	cmp	r1, #0
 800a5ae:	d041      	beq.n	800a634 <_free_r+0x8c>
 800a5b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5b4:	1f0c      	subs	r4, r1, #4
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	bfb8      	it	lt
 800a5ba:	18e4      	addlt	r4, r4, r3
 800a5bc:	f7ff ffa4 	bl	800a508 <__malloc_lock>
 800a5c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a638 <_free_r+0x90>)
 800a5c2:	6813      	ldr	r3, [r2, #0]
 800a5c4:	b933      	cbnz	r3, 800a5d4 <_free_r+0x2c>
 800a5c6:	6063      	str	r3, [r4, #4]
 800a5c8:	6014      	str	r4, [r2, #0]
 800a5ca:	4628      	mov	r0, r5
 800a5cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5d0:	f7ff bfa0 	b.w	800a514 <__malloc_unlock>
 800a5d4:	42a3      	cmp	r3, r4
 800a5d6:	d908      	bls.n	800a5ea <_free_r+0x42>
 800a5d8:	6820      	ldr	r0, [r4, #0]
 800a5da:	1821      	adds	r1, r4, r0
 800a5dc:	428b      	cmp	r3, r1
 800a5de:	bf01      	itttt	eq
 800a5e0:	6819      	ldreq	r1, [r3, #0]
 800a5e2:	685b      	ldreq	r3, [r3, #4]
 800a5e4:	1809      	addeq	r1, r1, r0
 800a5e6:	6021      	streq	r1, [r4, #0]
 800a5e8:	e7ed      	b.n	800a5c6 <_free_r+0x1e>
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	b10b      	cbz	r3, 800a5f4 <_free_r+0x4c>
 800a5f0:	42a3      	cmp	r3, r4
 800a5f2:	d9fa      	bls.n	800a5ea <_free_r+0x42>
 800a5f4:	6811      	ldr	r1, [r2, #0]
 800a5f6:	1850      	adds	r0, r2, r1
 800a5f8:	42a0      	cmp	r0, r4
 800a5fa:	d10b      	bne.n	800a614 <_free_r+0x6c>
 800a5fc:	6820      	ldr	r0, [r4, #0]
 800a5fe:	4401      	add	r1, r0
 800a600:	1850      	adds	r0, r2, r1
 800a602:	4283      	cmp	r3, r0
 800a604:	6011      	str	r1, [r2, #0]
 800a606:	d1e0      	bne.n	800a5ca <_free_r+0x22>
 800a608:	6818      	ldr	r0, [r3, #0]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	6053      	str	r3, [r2, #4]
 800a60e:	4408      	add	r0, r1
 800a610:	6010      	str	r0, [r2, #0]
 800a612:	e7da      	b.n	800a5ca <_free_r+0x22>
 800a614:	d902      	bls.n	800a61c <_free_r+0x74>
 800a616:	230c      	movs	r3, #12
 800a618:	602b      	str	r3, [r5, #0]
 800a61a:	e7d6      	b.n	800a5ca <_free_r+0x22>
 800a61c:	6820      	ldr	r0, [r4, #0]
 800a61e:	1821      	adds	r1, r4, r0
 800a620:	428b      	cmp	r3, r1
 800a622:	bf04      	itt	eq
 800a624:	6819      	ldreq	r1, [r3, #0]
 800a626:	685b      	ldreq	r3, [r3, #4]
 800a628:	6063      	str	r3, [r4, #4]
 800a62a:	bf04      	itt	eq
 800a62c:	1809      	addeq	r1, r1, r0
 800a62e:	6021      	streq	r1, [r4, #0]
 800a630:	6054      	str	r4, [r2, #4]
 800a632:	e7ca      	b.n	800a5ca <_free_r+0x22>
 800a634:	bd38      	pop	{r3, r4, r5, pc}
 800a636:	bf00      	nop
 800a638:	20000ac4 	.word	0x20000ac4

0800a63c <_init>:
 800a63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63e:	bf00      	nop
 800a640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a642:	bc08      	pop	{r3}
 800a644:	469e      	mov	lr, r3
 800a646:	4770      	bx	lr

0800a648 <_fini>:
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64a:	bf00      	nop
 800a64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a64e:	bc08      	pop	{r3}
 800a650:	469e      	mov	lr, r3
 800a652:	4770      	bx	lr
