// Seed: 1760593142
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wor id_5,
    output wire id_6,
    input tri0 id_7
);
  assign module_1.id_6 = 0;
  assign id_0 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd57
) (
    input tri _id_0,
    output wor id_1,
    output wire id_2,
    output tri id_3,
    inout wire id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output tri id_12
);
  logic [1 : id_0] id_14;
  ;
  assign id_2 = id_14++;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_3,
      id_12,
      id_9,
      id_11,
      id_9
  );
  wire id_15;
  assign id_15 = id_0;
endmodule
