$date
	Thu Apr  9 22:01:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EvenParityCheckTB $end
$var wire 1 ! ParityCheck $end
$var reg 4 " A [3:0] $end
$scope module DUT $end
$var wire 4 # A [3:0] $end
$var reg 1 $ ParityCheck $end
$var integer 32 % count [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 &
b0 %
0$
b0 #
b0 "
0!
$end
#5
1$
1!
b1 %
b100 &
b1 "
b1 #
#10
b100 &
b1 %
b10 "
b10 #
#15
0$
0!
b100 &
b10 %
b11 "
b11 #
#20
1$
1!
b100 &
b1 %
b100 "
b100 #
#25
0$
0!
b100 &
b10 %
b101 "
b101 #
#30
b100 &
b10 %
b110 "
b110 #
#35
1$
1!
b100 &
b11 %
b111 "
b111 #
#40
b100 &
b1 %
b1000 "
b1000 #
#45
0$
0!
b100 &
b10 %
b1001 "
b1001 #
#50
b100 &
b10 %
b1010 "
b1010 #
#55
1$
1!
b100 &
b11 %
b1011 "
b1011 #
#60
0$
0!
b100 &
b10 %
b1100 "
b1100 #
#65
1$
1!
b100 &
b11 %
b1101 "
b1101 #
#70
b100 &
b11 %
b1110 "
b1110 #
#75
0$
0!
b100 &
b100 %
b1111 "
b1111 #
#80
