INFO: [VRFC 10-2263] Analyzing Verilog file "/home/konstantinos/Documents/Vivado/project_1/project_1.sim/sim_1/synth/func/xsim/proccessor_sim_2_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrDec
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module WELogic
INFO: [VRFC 10-311] analyzing module adder_const
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module register_s
INFO: [VRFC 10-311] analyzing module register_s__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
