gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled May 26 2020 14:51:58
gem5 started May 26 2020 22:36:29
gem5 executing on node-1.yangzhou-qv72633.lambda-mpi-pg0.clemson.cloudlab.us
command line: build/ARM/gem5.fast --remote-gdb-port=0 --outdir=/users/yangzhou/GEM5_DRAMSim2/sgx_nic/m5out/detailed_lpm.maglev.nat-tcp-v4_4MB_none --stats-file=detailed_lpm.maglev.nat-tcp-v4_4MB_none_stats.txt configs/dramsim2/dramsim2_se.py --cpu-type=detailed --clock=2.4GHz --cacheline_size=128 --caches --l2cache --l2config=shared --l2_size=4MB --l2_assoc=16 --dramsim2 --tpturnlength=6 --devicecfg=./ext/DRAMSim2/ini/DDR3_micron_16M_8B_x8_sg15.ini --systemcfg=./ext/DRAMSim2/system_none.ini --outputfile=/dev/null --fast-forward=1000000000 --maxinsts=100000000 --maxtick=2000000000000 --numpids=3 --p0=/users/yangzhou/NF-GEM5/lpm --p1=/users/yangzhou/NF-GEM5/maglev --p2=/users/yangzhou/NF-GEM5/nat-tcp-v4
Global frequency set at 1000000000000 ticks per second
device file: ./ext/DRAMSim2/ini/DDR3_micron_16M_8B_x8_sg15.ini
system file: ./ext/DRAMSim2/system_none.ini
output file: /dev/null
DEBUGSTR My tpTurnLength is 6
genTrace is 0
finish initializing memory controller
CPU Clock = 2398MHz
DRAM Clock = 1600MHz
Memory Capacity = 16384MB
Switch at instruction count:1000000000
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
value_t size: 16B
memory size: 51.400196MB
trying to open file /users/yangzhou/ictf2010_100kflow.dat
opening succeeds
trying to open file /users/yangzhou/ictf2010_100kflow.dat
opening succeeds
trying to open file /users/yangzhou/ictf2010_100kflow.dat
opening succeeds
Reading pkt trace done!
average pkt size = 607.274170
Reading pkt trace done!
average pkt size = 607.274170
Reading pkt trace done!
average pkt size = 607.274170
a thread in cpu0 reached the max instruction count @ 526332507756
Switched CPUS @ tick 526332507756
Changing memory mode to timing
switching cpus
**** REAL SIMULATION ****
info: Entering event queue @ 526332507756.  Starting simulation...
a thread in cpu1 reached the max instruction count @ 625366747650
Exiting @ tick 625780031763 because a thread in cpu0 reached the max instruction count
