{
  "module_name": "tvp514x_regs.h",
  "hash_id": "d40dffecd448829f53316ea5612c4a045f1986c990269f934f76236ce2a8a14f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/tvp514x_regs.h",
  "human_readable_source": " \n \n\n#ifndef _TVP514X_REGS_H\n#define _TVP514X_REGS_H\n\n \n#define REG_INPUT_SEL\t\t\t(0x00)\n#define REG_AFE_GAIN_CTRL\t\t(0x01)\n#define REG_VIDEO_STD\t\t\t(0x02)\n#define REG_OPERATION_MODE\t\t(0x03)\n#define REG_AUTOSWITCH_MASK\t\t(0x04)\n\n#define REG_COLOR_KILLER\t\t(0x05)\n#define REG_LUMA_CONTROL1\t\t(0x06)\n#define REG_LUMA_CONTROL2\t\t(0x07)\n#define REG_LUMA_CONTROL3\t\t(0x08)\n\n#define REG_BRIGHTNESS\t\t\t(0x09)\n#define REG_CONTRAST\t\t\t(0x0A)\n#define REG_SATURATION\t\t\t(0x0B)\n#define REG_HUE\t\t\t\t(0x0C)\n\n#define REG_CHROMA_CONTROL1\t\t(0x0D)\n#define REG_CHROMA_CONTROL2\t\t(0x0E)\n\n \n\n#define REG_COMP_PR_SATURATION\t\t(0x10)\n#define REG_COMP_Y_CONTRAST\t\t(0x11)\n#define REG_COMP_PB_SATURATION\t\t(0x12)\n\n \n\n#define REG_COMP_Y_BRIGHTNESS\t\t(0x14)\n\n \n\n#define REG_AVID_START_PIXEL_LSB\t(0x16)\n#define REG_AVID_START_PIXEL_MSB\t(0x17)\n#define REG_AVID_STOP_PIXEL_LSB\t\t(0x18)\n#define REG_AVID_STOP_PIXEL_MSB\t\t(0x19)\n\n#define REG_HSYNC_START_PIXEL_LSB\t(0x1A)\n#define REG_HSYNC_START_PIXEL_MSB\t(0x1B)\n#define REG_HSYNC_STOP_PIXEL_LSB\t(0x1C)\n#define REG_HSYNC_STOP_PIXEL_MSB\t(0x1D)\n\n#define REG_VSYNC_START_LINE_LSB\t(0x1E)\n#define REG_VSYNC_START_LINE_MSB\t(0x1F)\n#define REG_VSYNC_STOP_LINE_LSB\t\t(0x20)\n#define REG_VSYNC_STOP_LINE_MSB\t\t(0x21)\n\n#define REG_VBLK_START_LINE_LSB\t\t(0x22)\n#define REG_VBLK_START_LINE_MSB\t\t(0x23)\n#define REG_VBLK_STOP_LINE_LSB\t\t(0x24)\n#define REG_VBLK_STOP_LINE_MSB\t\t(0x25)\n\n \n\n#define REG_FAST_SWTICH_CONTROL\t\t(0x28)\n\n \n\n#define REG_FAST_SWTICH_SCART_DELAY\t(0x2A)\n\n \n\n#define REG_SCART_DELAY\t\t\t(0x2C)\n#define REG_CTI_DELAY\t\t\t(0x2D)\n#define REG_CTI_CONTROL\t\t\t(0x2E)\n\n \n\n#define REG_SYNC_CONTROL\t\t(0x32)\n#define REG_OUTPUT_FORMATTER1\t\t(0x33)\n#define REG_OUTPUT_FORMATTER2\t\t(0x34)\n#define REG_OUTPUT_FORMATTER3\t\t(0x35)\n#define REG_OUTPUT_FORMATTER4\t\t(0x36)\n#define REG_OUTPUT_FORMATTER5\t\t(0x37)\n#define REG_OUTPUT_FORMATTER6\t\t(0x38)\n#define REG_CLEAR_LOST_LOCK\t\t(0x39)\n\n#define REG_STATUS1\t\t\t(0x3A)\n#define REG_STATUS2\t\t\t(0x3B)\n\n#define REG_AGC_GAIN_STATUS_LSB\t\t(0x3C)\n#define REG_AGC_GAIN_STATUS_MSB\t\t(0x3D)\n\n \n\n#define REG_VIDEO_STD_STATUS\t\t(0x3F)\n#define REG_GPIO_INPUT1\t\t\t(0x40)\n#define REG_GPIO_INPUT2\t\t\t(0x41)\n\n \n\n#define REG_AFE_COARSE_GAIN_CH1\t\t(0x46)\n#define REG_AFE_COARSE_GAIN_CH2\t\t(0x47)\n#define REG_AFE_COARSE_GAIN_CH3\t\t(0x48)\n#define REG_AFE_COARSE_GAIN_CH4\t\t(0x49)\n\n#define REG_AFE_FINE_GAIN_PB_B_LSB\t(0x4A)\n#define REG_AFE_FINE_GAIN_PB_B_MSB\t(0x4B)\n#define REG_AFE_FINE_GAIN_Y_G_CHROMA_LSB\t(0x4C)\n#define REG_AFE_FINE_GAIN_Y_G_CHROMA_MSB\t(0x4D)\n#define REG_AFE_FINE_GAIN_PR_R_LSB\t(0x4E)\n#define REG_AFE_FINE_GAIN_PR_R_MSB\t(0x4F)\n#define REG_AFE_FINE_GAIN_CVBS_LUMA_LSB\t(0x50)\n#define REG_AFE_FINE_GAIN_CVBS_LUMA_MSB\t(0x51)\n\n \n\n#define REG_FBIT_VBIT_CONTROL1\t\t(0x69)\n\n \n\n#define REG_BACKEND_AGC_CONTROL\t\t(0x6C)\n\n \n\n#define REG_AGC_DECREMENT_SPEED_CONTROL\t(0x6F)\n#define REG_ROM_VERSION\t\t\t(0x70)\n\n \n\n#define REG_AGC_WHITE_PEAK_PROCESSING\t(0x74)\n#define REG_FBIT_VBIT_CONTROL2\t\t(0x75)\n#define REG_VCR_TRICK_MODE_CONTROL\t(0x76)\n#define REG_HORIZONTAL_SHAKE_INCREMENT\t(0x77)\n#define REG_AGC_INCREMENT_SPEED\t\t(0x78)\n#define REG_AGC_INCREMENT_DELAY\t\t(0x79)\n\n \n\n#define REG_CHIP_ID_MSB\t\t\t(0x80)\n#define REG_CHIP_ID_LSB\t\t\t(0x81)\n\n \n\n#define REG_CPLL_SPEED_CONTROL\t\t(0x83)\n\n \n\n#define REG_STATUS_REQUEST\t\t(0x97)\n\n \n\n#define REG_VERTICAL_LINE_COUNT_LSB\t(0x9A)\n#define REG_VERTICAL_LINE_COUNT_MSB\t(0x9B)\n\n \n\n#define REG_AGC_DECREMENT_DELAY\t\t(0x9E)\n\n \n\n#define REG_VDP_TTX_FILTER_1_MASK1\t(0xB1)\n#define REG_VDP_TTX_FILTER_1_MASK2\t(0xB2)\n#define REG_VDP_TTX_FILTER_1_MASK3\t(0xB3)\n#define REG_VDP_TTX_FILTER_1_MASK4\t(0xB4)\n#define REG_VDP_TTX_FILTER_1_MASK5\t(0xB5)\n#define REG_VDP_TTX_FILTER_2_MASK1\t(0xB6)\n#define REG_VDP_TTX_FILTER_2_MASK2\t(0xB7)\n#define REG_VDP_TTX_FILTER_2_MASK3\t(0xB8)\n#define REG_VDP_TTX_FILTER_2_MASK4\t(0xB9)\n#define REG_VDP_TTX_FILTER_2_MASK5\t(0xBA)\n#define REG_VDP_TTX_FILTER_CONTROL\t(0xBB)\n#define REG_VDP_FIFO_WORD_COUNT\t\t(0xBC)\n#define REG_VDP_FIFO_INTERRUPT_THRLD\t(0xBD)\n\n \n\n#define REG_VDP_FIFO_RESET\t\t(0xBF)\n#define REG_VDP_FIFO_OUTPUT_CONTROL\t(0xC0)\n#define REG_VDP_LINE_NUMBER_INTERRUPT\t(0xC1)\n#define REG_VDP_PIXEL_ALIGNMENT_LSB\t(0xC2)\n#define REG_VDP_PIXEL_ALIGNMENT_MSB\t(0xC3)\n\n \n\n#define REG_VDP_LINE_START\t\t(0xD6)\n#define REG_VDP_LINE_STOP\t\t(0xD7)\n#define REG_VDP_GLOBAL_LINE_MODE\t(0xD8)\n#define REG_VDP_FULL_FIELD_ENABLE\t(0xD9)\n#define REG_VDP_FULL_FIELD_MODE\t\t(0xDA)\n\n \n\n#define REG_VBUS_DATA_ACCESS_NO_VBUS_ADDR_INCR\t(0xE0)\n#define REG_VBUS_DATA_ACCESS_VBUS_ADDR_INCR\t(0xE1)\n#define REG_FIFO_READ_DATA\t\t\t(0xE2)\n\n \n\n#define REG_VBUS_ADDRESS_ACCESS1\t(0xE8)\n#define REG_VBUS_ADDRESS_ACCESS2\t(0xE9)\n#define REG_VBUS_ADDRESS_ACCESS3\t(0xEA)\n\n \n\n#define REG_INTERRUPT_RAW_STATUS0\t(0xF0)\n#define REG_INTERRUPT_RAW_STATUS1\t(0xF1)\n#define REG_INTERRUPT_STATUS0\t\t(0xF2)\n#define REG_INTERRUPT_STATUS1\t\t(0xF3)\n#define REG_INTERRUPT_MASK0\t\t(0xF4)\n#define REG_INTERRUPT_MASK1\t\t(0xF5)\n#define REG_INTERRUPT_CLEAR0\t\t(0xF6)\n#define REG_INTERRUPT_CLEAR1\t\t(0xF7)\n\n \n\n \n \n#define TVP514X_CHIP_ID_MSB\t\t(0x51)\n#define TVP5146_CHIP_ID_LSB\t\t(0x46)\n#define TVP5147_CHIP_ID_LSB\t\t(0x47)\n\n#define VIDEO_STD_MASK\t\t\t(0x07)\n#define VIDEO_STD_AUTO_SWITCH_BIT\t(0x00)\n#define VIDEO_STD_NTSC_MJ_BIT\t\t(0x01)\n#define VIDEO_STD_PAL_BDGHIN_BIT\t(0x02)\n#define VIDEO_STD_PAL_M_BIT\t\t(0x03)\n#define VIDEO_STD_PAL_COMBINATION_N_BIT\t(0x04)\n#define VIDEO_STD_NTSC_4_43_BIT\t\t(0x05)\n#define VIDEO_STD_SECAM_BIT\t\t(0x06)\n#define VIDEO_STD_PAL_60_BIT\t\t(0x07)\n\n \n#define STATUS_TV_VCR_BIT\t\t(1<<0)\n#define STATUS_HORZ_SYNC_LOCK_BIT\t(1<<1)\n#define STATUS_VIRT_SYNC_LOCK_BIT\t(1<<2)\n#define STATUS_CLR_SUBCAR_LOCK_BIT\t(1<<3)\n#define STATUS_LOST_LOCK_DETECT_BIT\t(1<<4)\n#define STATUS_FEILD_RATE_BIT\t\t(1<<5)\n#define STATUS_LINE_ALTERNATING_BIT\t(1<<6)\n#define STATUS_PEAK_WHITE_DETECT_BIT\t(1<<7)\n\n \n#define TOK_WRITE                       (0)      \n#define TOK_TERM                        (1)      \n#define TOK_DELAY                       (2)      \n#define TOK_SKIP                        (3)      \n \nstruct tvp514x_reg {\n\tu8 token;\n\tu8 reg;\n\tu32 val;\n};\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}