#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x122704510 .scope module, "mos6502" "mos6502" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "add_bus";
    .port_info 3 /INPUT 8 "d_in";
    .port_info 4 /OUTPUT 8 "d_out";
    .port_info 5 /OUTPUT 1 "write_en";
    .port_info 6 /INPUT 1 "IRQ";
    .port_info 7 /INPUT 1 "NMI";
    .port_info 8 /INPUT 1 "rdy";
P_0x123009200 .param/l "ABS_HIGH" 0 2 164, C4<000001>;
P_0x123009240 .param/l "ABS_LOW" 0 2 163, C4<000000>;
P_0x123009280 .param/l "ABS_XHIGH" 0 2 168, C4<000011>;
P_0x1230092c0 .param/l "ABS_XLOW" 0 2 167, C4<000010>;
P_0x123009300 .param/l "ABS_Xwait" 0 2 169, C4<000100>;
P_0x123009340 .param/l "BRANCH_CALC_TARGET" 0 2 255, C4<000110>;
P_0x123009380 .param/l "BRANCH_FETCH_OFFSET" 0 2 254, C4<000101>;
P_0x1230093c0 .param/l "BRANCH_PAGE_CROSS_ADJUST" 0 2 256, C4<000111>;
P_0x123009400 .param/l "BRK_PUSH_PCHi" 0 2 266, C4<001000>;
P_0x123009440 .param/l "BRK_PUSH_PCLo" 0 2 267, C4<001001>;
P_0x123009480 .param/l "BRK_PUSH_P_FLAG" 0 2 268, C4<001010>;
P_0x1230094c0 .param/l "BRK_WRITE_SP_FETCH_VECTOR" 0 2 269, C4<001011>;
P_0x123009500 .param/l "DECODE" 0 2 159, C4<001100>;
P_0x123009540 .param/l "FETCH" 0 2 160, C4<001101>;
P_0x123009580 .param/l "INC_SP" 0 2 232, C4<100101>;
P_0x1230095c0 .param/l "JMP_ABS_HIGH" 0 2 205, C4<010111>;
P_0x123009600 .param/l "JMP_ABS_LOW" 0 2 204, C4<010110>;
P_0x123009640 .param/l "JMP_IND_HIGH" 0 2 208, C4<011001>;
P_0x123009680 .param/l "JMP_IND_LOW" 0 2 207, C4<011000>;
P_0x1230096c0 .param/l "JSR_FetchTargetHigh" 0 2 215, C4<011101>;
P_0x123009700 .param/l "JSR_PushReturnHigh" 0 2 212, C4<011010>;
P_0x123009740 .param/l "JSR_PushReturnLow" 0 2 213, C4<011011>;
P_0x123009780 .param/l "JSR_UpdateSP" 0 2 214, C4<011100>;
P_0x1230097c0 .param/l "PULL_LOAD_IR" 0 2 221, C4<100000>;
P_0x123009800 .param/l "PULL_PC_HIGH_0" 0 2 235, C4<101000>;
P_0x123009840 .param/l "PULL_PC_HIGH_1" 0 2 236, C4<101001>;
P_0x123009880 .param/l "PULL_PC_LOW" 0 2 234, C4<100111>;
P_0x1230098c0 .param/l "PULL_PREFETCH_NXTOP" 0 2 219, C4<011110>;
P_0x123009900 .param/l "PULL_READ_STACK" 0 2 220, C4<011111>;
P_0x123009940 .param/l "PUSH_TO_STACK" 0 2 225, C4<100010>;
P_0x123009980 .param/l "PUSH_to_ALU" 0 2 224, C4<100001>;
P_0x1230099c0 .param/l "READ" 0 2 196, C4<100011>;
P_0x123009a00 .param/l "READ_P_FROM_STACK" 0 2 233, C4<100110>;
P_0x123009a40 .param/l "REG2REG" 0 2 200, C4<100100>;
P_0x123009a80 .param/l "RTS_INC_SP" 0 2 239, C4<101010>;
P_0x123009ac0 .param/l "RTS_LoadPC_INC" 0 2 242, C4<101101>;
P_0x123009b00 .param/l "RTS_READ_FROM_STACK" 0 2 240, C4<101011>;
P_0x123009b40 .param/l "RTS_WRITE_PCL_READ_PCH" 0 2 241, C4<101100>;
P_0x123009b80 .param/l "WRITE" 0 2 197, C4<101110>;
P_0x123009bc0 .param/l "ZEROPAGE_FETCH" 0 2 172, C4<101111>;
P_0x123009c00 .param/l "ZEROPAGE_X_FETCH" 0 2 173, C4<110000>;
P_0x123009c40 .param/l "ZEROPAGE_X_LOAD" 0 2 174, C4<110001>;
P_0x123009c80 .param/l "ZPX_FetchData" 0 2 184, C4<010001>;
P_0x123009cc0 .param/l "ZPX_FetchLSB" 0 2 182, C4<001111>;
P_0x123009d00 .param/l "ZPX_FetchMSB" 0 2 183, C4<010000>;
P_0x123009d40 .param/l "ZPX_FetchZP" 0 2 181, C4<001110>;
P_0x123009d80 .param/l "ZPY_FetchDataAddMSB" 0 2 192, C4<010100>;
P_0x123009dc0 .param/l "ZPY_FetchDataPageCross" 0 2 193, C4<010101>;
P_0x123009e00 .param/l "ZPY_FetchLSBAddY" 0 2 191, C4<010011>;
P_0x123009e40 .param/l "ZPY_FetchZP" 0 2 190, C4<010010>;
P_0x123009e80 .param/l "alu_op_add" 0 2 318, C4<0011>;
P_0x123009ec0 .param/l "alu_op_and" 0 2 316, C4<1101>;
P_0x123009f00 .param/l "alu_op_eor" 0 2 317, C4<1110>;
P_0x123009f40 .param/l "alu_op_or" 0 2 315, C4<1100>;
P_0x123009f80 .param/l "alu_op_sub" 0 2 319, C4<0111>;
P_0x123009fc0 .param/l "op_passA" 0 2 321, C4<1111>;
P_0x12300a000 .param/l "op_rot_left" 0 2 320, C4<1011>;
P_0x12300a040 .param/l "select_A" 0 2 125, C4<00>;
P_0x12300a080 .param/l "select_SP" 0 2 128, C4<11>;
P_0x12300a0c0 .param/l "select_X" 0 2 126, C4<01>;
P_0x12300a100 .param/l "select_Y" 0 2 127, C4<10>;
L_0x122717910 .functor BUFZ 8, L_0x1227176f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x122705c20_0 .var "B", 0 0;
v0x122715cd0_0 .var "C", 0 0;
v0x122715d70_0 .var "D", 0 0;
v0x122715e00_0 .var "I", 0 0;
o0x1180180d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122715ea0_0 .net "IRQ", 0 0, o0x1180180d0;  0 drivers
v0x122715f80_0 .var "N", 0 0;
o0x118018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x122716020_0 .net "NMI", 0 0, o0x118018130;  0 drivers
v0x1227160c0_0 .var "V", 0 0;
v0x122716160_0 .var "Zero", 0 0;
v0x122716270_0 .net *"_ivl_12", 7 0, L_0x1227176f0;  1 drivers
v0x122716310_0 .net *"_ivl_14", 3 0, L_0x1227177d0;  1 drivers
L_0x118050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1227163c0_0 .net *"_ivl_17", 1 0, L_0x118050010;  1 drivers
v0x122716470_0 .net *"_ivl_5", 7 0, L_0x122717340;  1 drivers
v0x122716520_0 .net *"_ivl_9", 7 0, L_0x122717500;  1 drivers
v0x1227165d0_0 .var "add_bus", 15 0;
v0x122716680_0 .net "add_high", 0 0, L_0x122717400;  1 drivers
v0x122716720_0 .net "add_low", 0 0, L_0x122717610;  1 drivers
o0x118018340 .functor BUFZ 1, C4<z>; HiZ drive
v0x1227168b0_0 .net "clk", 0 0, o0x118018340;  0 drivers
o0x118018370 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x122716940_0 .net "d_in", 7 0, o0x118018370;  0 drivers
v0x1227169d0_0 .var "d_out", 7 0;
v0x122716a80 .array "gpr", 0 3, 7 0;
v0x122716b20_0 .var "p_count", 15 0;
v0x122716bd0_0 .net "pc_high", 7 0, L_0x122717200;  1 drivers
v0x122716c80_0 .net "pc_low", 7 0, L_0x1227172a0;  1 drivers
v0x122716d30_0 .var "psr", 7 0;
o0x118018490 .functor BUFZ 1, C4<z>; HiZ drive
v0x122716de0_0 .net "rdy", 0 0, o0x118018490;  0 drivers
v0x122716e80_0 .var "reg_sel", 1 0;
o0x1180184f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122716f30_0 .net "reset", 0 0, o0x1180184f0;  0 drivers
v0x122716fd0_0 .net "selected_regOut", 7 0, L_0x122717910;  1 drivers
v0x122717080_0 .var "write_en", 0 0;
E_0x122705b90/0 .event anyedge, v0x122715f80_0, v0x1227160c0_0, v0x122705c20_0, v0x122715d70_0;
E_0x122705b90/1 .event anyedge, v0x122715e00_0, v0x122716160_0, v0x122715cd0_0;
E_0x122705b90 .event/or E_0x122705b90/0, E_0x122705b90/1;
L_0x122717200 .part v0x122716b20_0, 8, 8;
L_0x1227172a0 .part v0x122716b20_0, 0, 8;
L_0x122717340 .part v0x1227165d0_0, 8, 8;
L_0x122717400 .part L_0x122717340, 0, 1;
L_0x122717500 .part v0x1227165d0_0, 0, 8;
L_0x122717610 .part L_0x122717500, 0, 1;
L_0x1227176f0 .array/port v0x122716a80, L_0x1227177d0;
L_0x1227177d0 .concat [ 2 2 0 0], v0x122716e80_0, L_0x118050010;
    .scope S_0x122704510;
T_0 ;
    %wait E_0x122705b90;
    %load/vec4 v0x122715f80_0;
    %load/vec4 v0x1227160c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x122705c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122715d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122715e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122716160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122715cd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122716d30_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x122704510;
T_1 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x122716d30_0, 0, 8;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu.v";
