$date
	Thu Dec 22 13:18:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module auth $end
$var wire 1 ! guesser $end
$var wire 1 " matched $end
$var wire 1 # middle_gate $end
$var wire 1 $ setter $end
$var wire 1 % unmatched $end
$var reg 1 & constant $end
$var reg 1 ' g1 $end
$var reg 1 ( g2 $end
$var reg 1 ) g3 $end
$var reg 1 * g4 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$var reg 1 - s3 $end
$var reg 1 . s4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
1*
x)
x(
x'
1&
x%
x$
x#
x"
x!
$end
