// Seed: 3179667327
module module_0 (
    input  uwire   id_0,
    output uwire   id_1,
    input  supply0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    output uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply0 id_9
    , id_21,
    output tri1 id_10,
    input wor id_11,
    input uwire id_12,
    output tri0 id_13,
    input tri id_14,
    output tri id_15,
    output tri0 id_16,
    input logic id_17,
    output logic id_18,
    input supply0 id_19
);
  always @(posedge id_9 or posedge id_12) begin : LABEL_0
    wait (id_0);
    if (1'b0) begin : LABEL_0
      id_18 <= id_17;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
