From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: bsp <bsp@radxa.com>
Date: Wed, 31 May 2023 15:07:25 +0800
Subject: [PATCH] Enable PCIe for Radxa CM3 SODIMM IO

---
 .../rk3566-radxa-cm3s-io-u-boot.dtsi    | 27 +++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/arch/arm/dts/rk3566-radxa-cm3s-io-u-boot.dtsi b/arch/arm/dts/rk3566-radxa-cm3s-io-u-boot.dtsi
index 2bacdc53bdf..bb3712634de 100644
--- a/arch/arm/dts/rk3566-radxa-cm3s-io-u-boot.dtsi
+++ b/arch/arm/dts/rk3566-radxa-cm3s-io-u-boot.dtsi
@@ -9,6 +9,13 @@
 	chosen {
 		stdout-path = &uart2;
 	};
+
+	vcc3v3_pcie: vcc3v3-pcie-regulator {
+		compatible = "regulator-fixed";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-name = "vcc3v3_pcie";
+	};
 };
 
 &uart2 {
@@ -20,3 +27,23 @@
 &usb_host0_xhci {
 	dr_mode ="host";
 };
+
+&combphy2 {
+	status = "okay";
+};
+
+&pinctrl {
+	pcie {
+		pcie_reset_h: pcie-reset-h {
+			rockchip,pins = <0 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+};
+
+&pcie2x1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie20m1_pins &pcie_reset_h>;
+	reset-gpios = <&gpio0 RK_PC3 GPIO_ACTIVE_HIGH>;
+	vpcie3v3-supply = <&vcc3v3_pcie>;
+	status = "okay";
+};
-- 
2.40.1

