<%
# =====================================================================
# Project:       QuestaSim waves
# Title:         hwpe.template_wave_do
# Description:   QuestaSim waves of accelerator wrapper components.
#
# $Date:         18.1.2022
#
# Generator:     generate_ov_test
# ===================================================================== */
#
# Copyright (C) 2021 University of Modena and Reggio Emilia.
#
# Author: Gianluca Bellocchi, University of Modena and Reggio Emilia.
%>

<%
# =====================================================================
# Title:        vsim_waves_hwpe
# Type:         Template API
# Description:  HWPE components.
# =====================================================================
%>

<%def name="vsim_waves_hwpe()">       

<%
# =====================================================================
# Description:  HWPE top.
# =====================================================================
%>

${vsim_waves_hwpe_top()} 

<%
# =====================================================================
# Description:  HWPE engine.
# =====================================================================
%>

${vsim_waves_hwpe_engine()}

<%
# =====================================================================
# Description:  Accelerator kernel adapter.
# =====================================================================
%>

${vsim_waves_accelerator_kernel_adapter()}

<%
# =====================================================================
# Description:  HW accelerator.
# =====================================================================
%>

${vsim_waves_hw_accelerator()}

<%
# =====================================================================
# Description:  HWPE streamer.
# =====================================================================
%>

% if (is_ap_ctrl_hs is True) or (is_hls_stream is True):
${vsim_waves_hwpe_streamer()}
${vsim_waves_hwpe_streamer_source()}
${vsim_waves_hwpe_streamer_sink()}
${vsim_waves_hwpe_streamer_addressgen()}
% endif

% if is_mdc_dataflow is True:
${vsim_waves_hwpe_streamer()}
% endif

<%
# =====================================================================
# Description:  HWPE controller.
# =====================================================================
%>

${vsim_waves_hwpe_ctrl()}
${vsim_waves_hwpe_ctrl_regfile()}
${vsim_waves_hwpe_ctrl_fsm()}
${vsim_waves_hwpe_ctrl_uloop()}

</%def>