

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Fri Mar  1 09:43:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  6.058 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        2|  4295229437|  13.468 ns|  28.924 sec|    2|  4295229437|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220  |tpgForeground_Pipeline_VITIS_LOOP_774_2  |        2|    65538|  13.468 ns|  0.441 ms|    2|  65538|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_772_1  |        0|  4295229435|  5 ~ 65541|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    176|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     231|    786|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    220|    -|
|Register         |        -|    -|     315|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     546|   1182|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220  |tpgForeground_Pipeline_VITIS_LOOP_774_2  |        0|   0|  231|  786|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   0|  231|  786|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_3_fu_378_p2         |         +|   0|  0|  23|          16|           1|
    |hMax_fu_340_p2        |         -|   0|  0|  23|          16|          16|
    |vMax_fu_344_p2        |         -|   0|  0|  23|          16|          16|
    |and10_i_fu_353_p2     |       and|   0|  0|   2|           1|           1|
    |and26_i_fu_358_p2     |       and|   0|  0|   2|           1|           1|
    |and4_i_fu_348_p2      |       and|   0|  0|   2|           1|           1|
    |cmp2_i_fu_390_p2      |      icmp|   0|  0|  23|          16|          16|
    |cmp31_i_fu_327_p2     |      icmp|   0|  0|  15|           8|           1|
    |icmp_fu_298_p2        |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln772_fu_373_p2  |      icmp|   0|  0|  23|          16|          16|
    |tobool_fu_262_p2      |      icmp|   0|  0|  15|           8|           1|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |pixOut_fu_332_p3      |    select|   0|  0|   9|           1|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 176|         108|          78|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |bckgndYUV_read           |   9|          2|    1|          2|
    |boxColorB_val_blk_n      |   9|          2|    1|          2|
    |boxColorG_val_blk_n      |   9|          2|    1|          2|
    |boxColorR_val_blk_n      |   9|          2|    1|          2|
    |boxHCoord_loc_0_fu_120   |   9|          2|   16|         32|
    |boxSize_val_blk_n        |   9|          2|    1|          2|
    |boxVCoord_loc_0_fu_116   |   9|          2|   16|         32|
    |colorFormat_val_blk_n    |   9|          2|    1|          2|
    |colorFormat_val_c_blk_n  |   9|          2|    1|          2|
    |crossHairX_val_blk_n     |   9|          2|    1|          2|
    |crossHairY_val_blk_n     |   9|          2|    1|          2|
    |height_val7_c20_blk_n    |   9|          2|    1|          2|
    |height_val_blk_n         |   9|          2|    1|          2|
    |maskId_val_blk_n         |   9|          2|    1|          2|
    |motionSpeed_val_blk_n    |   9|          2|    1|          2|
    |ovrlayYUV_write          |   9|          2|    1|          2|
    |patternId_val_blk_n      |   9|          2|    1|          2|
    |width_val12_c23_blk_n    |   9|          2|    1|          2|
    |width_val_blk_n          |   9|          2|    1|          2|
    |y_fu_112                 |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 220|         48|   67|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |and10_i_reg_527                                                  |   1|   0|    1|          0|
    |and26_i_reg_532                                                  |   1|   0|    1|          0|
    |and4_i_reg_522                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |boxColorB_val_read_reg_421                                       |   8|   0|    8|          0|
    |boxColorG_val_read_reg_426                                       |   8|   0|    8|          0|
    |boxColorR_val_read_reg_431                                       |   8|   0|    8|          0|
    |boxHCoord                                                        |  16|   0|   16|          0|
    |boxHCoord_loc_0_fu_120                                           |  16|   0|   16|          0|
    |boxHCoord_loc_0_load_reg_555                                     |  16|   0|   16|          0|
    |boxSize_val_read_reg_436                                         |  16|   0|   16|          0|
    |boxVCoord                                                        |  16|   0|   16|          0|
    |boxVCoord_loc_0_fu_116                                           |  16|   0|   16|          0|
    |boxVCoord_loc_0_load_reg_550                                     |  16|   0|   16|          0|
    |cmp2_i_reg_560                                                   |   1|   0|    1|          0|
    |colorFormat_val_read_reg_453                                     |   8|   0|    8|          0|
    |crossHairX_val_read_reg_448                                      |  16|   0|   16|          0|
    |crossHairY_val_read_reg_443                                      |  16|   0|   16|          0|
    |empty_reg_487                                                    |   1|   0|    1|          0|
    |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |hMax_reg_512                                                     |  16|   0|   16|          0|
    |icmp_reg_502                                                     |   1|   0|    1|          0|
    |loopHeight_reg_476                                               |  16|   0|   16|          0|
    |loopWidth_reg_470                                                |  16|   0|   16|          0|
    |motionSpeed_val_read_reg_459                                     |   8|   0|    8|          0|
    |patternId_val_read_reg_465                                       |   8|   0|    8|          0|
    |pixOut_reg_507                                                   |   3|   0|    8|          5|
    |shl_i_reg_537                                                    |   8|   0|    9|          1|
    |tmp_4_reg_497                                                    |   1|   0|    1|          0|
    |tmp_reg_492                                                      |   1|   0|    1|          0|
    |tobool_reg_482                                                   |   1|   0|    1|          0|
    |vMax_reg_517                                                     |  16|   0|   16|          0|
    |y_2_reg_542                                                      |  16|   0|   16|          0|
    |y_fu_112                                                         |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 315|   0|  321|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|      tpgForeground|  return value|
|bckgndYUV_dout                    |   in|   24|     ap_fifo|          bckgndYUV|       pointer|
|bckgndYUV_num_data_valid          |   in|    5|     ap_fifo|          bckgndYUV|       pointer|
|bckgndYUV_fifo_cap                |   in|    5|     ap_fifo|          bckgndYUV|       pointer|
|bckgndYUV_empty_n                 |   in|    1|     ap_fifo|          bckgndYUV|       pointer|
|bckgndYUV_read                    |  out|    1|     ap_fifo|          bckgndYUV|       pointer|
|height_val_dout                   |   in|   16|     ap_fifo|         height_val|       pointer|
|height_val_num_data_valid         |   in|    3|     ap_fifo|         height_val|       pointer|
|height_val_fifo_cap               |   in|    3|     ap_fifo|         height_val|       pointer|
|height_val_empty_n                |   in|    1|     ap_fifo|         height_val|       pointer|
|height_val_read                   |  out|    1|     ap_fifo|         height_val|       pointer|
|width_val_dout                    |   in|   16|     ap_fifo|          width_val|       pointer|
|width_val_num_data_valid          |   in|    3|     ap_fifo|          width_val|       pointer|
|width_val_fifo_cap                |   in|    3|     ap_fifo|          width_val|       pointer|
|width_val_empty_n                 |   in|    1|     ap_fifo|          width_val|       pointer|
|width_val_read                    |  out|    1|     ap_fifo|          width_val|       pointer|
|patternId_val_dout                |   in|    8|     ap_fifo|      patternId_val|       pointer|
|patternId_val_num_data_valid      |   in|    3|     ap_fifo|      patternId_val|       pointer|
|patternId_val_fifo_cap            |   in|    3|     ap_fifo|      patternId_val|       pointer|
|patternId_val_empty_n             |   in|    1|     ap_fifo|      patternId_val|       pointer|
|patternId_val_read                |  out|    1|     ap_fifo|      patternId_val|       pointer|
|maskId_val_dout                   |   in|    8|     ap_fifo|         maskId_val|       pointer|
|maskId_val_num_data_valid         |   in|    3|     ap_fifo|         maskId_val|       pointer|
|maskId_val_fifo_cap               |   in|    3|     ap_fifo|         maskId_val|       pointer|
|maskId_val_empty_n                |   in|    1|     ap_fifo|         maskId_val|       pointer|
|maskId_val_read                   |  out|    1|     ap_fifo|         maskId_val|       pointer|
|colorFormat_val_dout              |   in|    8|     ap_fifo|    colorFormat_val|       pointer|
|colorFormat_val_num_data_valid    |   in|    3|     ap_fifo|    colorFormat_val|       pointer|
|colorFormat_val_fifo_cap          |   in|    3|     ap_fifo|    colorFormat_val|       pointer|
|colorFormat_val_empty_n           |   in|    1|     ap_fifo|    colorFormat_val|       pointer|
|colorFormat_val_read              |  out|    1|     ap_fifo|    colorFormat_val|       pointer|
|crossHairX_val_dout               |   in|   16|     ap_fifo|     crossHairX_val|       pointer|
|crossHairX_val_num_data_valid     |   in|    3|     ap_fifo|     crossHairX_val|       pointer|
|crossHairX_val_fifo_cap           |   in|    3|     ap_fifo|     crossHairX_val|       pointer|
|crossHairX_val_empty_n            |   in|    1|     ap_fifo|     crossHairX_val|       pointer|
|crossHairX_val_read               |  out|    1|     ap_fifo|     crossHairX_val|       pointer|
|crossHairY_val_dout               |   in|   16|     ap_fifo|     crossHairY_val|       pointer|
|crossHairY_val_num_data_valid     |   in|    3|     ap_fifo|     crossHairY_val|       pointer|
|crossHairY_val_fifo_cap           |   in|    3|     ap_fifo|     crossHairY_val|       pointer|
|crossHairY_val_empty_n            |   in|    1|     ap_fifo|     crossHairY_val|       pointer|
|crossHairY_val_read               |  out|    1|     ap_fifo|     crossHairY_val|       pointer|
|boxSize_val_dout                  |   in|   16|     ap_fifo|        boxSize_val|       pointer|
|boxSize_val_num_data_valid        |   in|    3|     ap_fifo|        boxSize_val|       pointer|
|boxSize_val_fifo_cap              |   in|    3|     ap_fifo|        boxSize_val|       pointer|
|boxSize_val_empty_n               |   in|    1|     ap_fifo|        boxSize_val|       pointer|
|boxSize_val_read                  |  out|    1|     ap_fifo|        boxSize_val|       pointer|
|boxColorR_val_dout                |   in|    8|     ap_fifo|      boxColorR_val|       pointer|
|boxColorR_val_num_data_valid      |   in|    3|     ap_fifo|      boxColorR_val|       pointer|
|boxColorR_val_fifo_cap            |   in|    3|     ap_fifo|      boxColorR_val|       pointer|
|boxColorR_val_empty_n             |   in|    1|     ap_fifo|      boxColorR_val|       pointer|
|boxColorR_val_read                |  out|    1|     ap_fifo|      boxColorR_val|       pointer|
|boxColorG_val_dout                |   in|    8|     ap_fifo|      boxColorG_val|       pointer|
|boxColorG_val_num_data_valid      |   in|    3|     ap_fifo|      boxColorG_val|       pointer|
|boxColorG_val_fifo_cap            |   in|    3|     ap_fifo|      boxColorG_val|       pointer|
|boxColorG_val_empty_n             |   in|    1|     ap_fifo|      boxColorG_val|       pointer|
|boxColorG_val_read                |  out|    1|     ap_fifo|      boxColorG_val|       pointer|
|boxColorB_val_dout                |   in|    8|     ap_fifo|      boxColorB_val|       pointer|
|boxColorB_val_num_data_valid      |   in|    3|     ap_fifo|      boxColorB_val|       pointer|
|boxColorB_val_fifo_cap            |   in|    3|     ap_fifo|      boxColorB_val|       pointer|
|boxColorB_val_empty_n             |   in|    1|     ap_fifo|      boxColorB_val|       pointer|
|boxColorB_val_read                |  out|    1|     ap_fifo|      boxColorB_val|       pointer|
|motionSpeed_val_dout              |   in|    8|     ap_fifo|    motionSpeed_val|       pointer|
|motionSpeed_val_num_data_valid    |   in|    3|     ap_fifo|    motionSpeed_val|       pointer|
|motionSpeed_val_fifo_cap          |   in|    3|     ap_fifo|    motionSpeed_val|       pointer|
|motionSpeed_val_empty_n           |   in|    1|     ap_fifo|    motionSpeed_val|       pointer|
|motionSpeed_val_read              |  out|    1|     ap_fifo|    motionSpeed_val|       pointer|
|ovrlayYUV_din                     |  out|   24|     ap_fifo|          ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid          |   in|    5|     ap_fifo|          ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                |   in|    5|     ap_fifo|          ovrlayYUV|       pointer|
|ovrlayYUV_full_n                  |   in|    1|     ap_fifo|          ovrlayYUV|       pointer|
|ovrlayYUV_write                   |  out|    1|     ap_fifo|          ovrlayYUV|       pointer|
|height_val7_c20_din               |  out|   16|     ap_fifo|    height_val7_c20|       pointer|
|height_val7_c20_num_data_valid    |   in|    3|     ap_fifo|    height_val7_c20|       pointer|
|height_val7_c20_fifo_cap          |   in|    3|     ap_fifo|    height_val7_c20|       pointer|
|height_val7_c20_full_n            |   in|    1|     ap_fifo|    height_val7_c20|       pointer|
|height_val7_c20_write             |  out|    1|     ap_fifo|    height_val7_c20|       pointer|
|width_val12_c23_din               |  out|   16|     ap_fifo|    width_val12_c23|       pointer|
|width_val12_c23_num_data_valid    |   in|    3|     ap_fifo|    width_val12_c23|       pointer|
|width_val12_c23_fifo_cap          |   in|    3|     ap_fifo|    width_val12_c23|       pointer|
|width_val12_c23_full_n            |   in|    1|     ap_fifo|    width_val12_c23|       pointer|
|width_val12_c23_write             |  out|    1|     ap_fifo|    width_val12_c23|       pointer|
|colorFormat_val_c_din             |  out|    8|     ap_fifo|  colorFormat_val_c|       pointer|
|colorFormat_val_c_num_data_valid  |   in|    3|     ap_fifo|  colorFormat_val_c|       pointer|
|colorFormat_val_c_fifo_cap        |   in|    3|     ap_fifo|  colorFormat_val_c|       pointer|
|colorFormat_val_c_full_n          |   in|    1|     ap_fifo|  colorFormat_val_c|       pointer|
|colorFormat_val_c_write           |  out|    1|     ap_fifo|  colorFormat_val_c|       pointer|
+----------------------------------+-----+-----+------------+-------------------+--------------+

