{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654507436536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654507436543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 02:23:56 2022 " "Processing started: Mon Jun 06 02:23:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654507436543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507436543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507436543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654507437033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654507437033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_ff.sv(8) " "Verilog HDL information at d_ff.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654507446416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446417 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_testbench " "Found entity 2: d_ff_testbench" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10_bit " "Found entity 1: LFSR_10_bit" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446419 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10_bit_testbench " "Found entity 2: LFSR_10_bit_testbench" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446421 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446421 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446423 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kinematics.sv 2 2 " "Found 2 design units, including 2 entities, in source file kinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kinematics " "Found entity 1: kinematics" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446425 ""} { "Info" "ISGN_ENTITY_NAME" "2 kinematics_testbench " "Found entity 2: kinematics_testbench" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position.sv 2 2 " "Found 2 design units, including 2 entities, in source file position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position " "Found entity 1: position" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446427 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_testbench " "Found entity 2: position_testbench" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipe_generator.sv(35) " "Verilog HDL information at pipe_generator.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654507446428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipe_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Found entity 1: pipe_generator" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446429 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_generator_testbench " "Found entity 2: pipe_generator_testbench" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(38) " "Verilog HDL information at board_state.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654507446430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(66) " "Verilog HDL information at board_state.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654507446431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_state.sv 2 2 " "Found 2 design units, including 2 entities, in source file board_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_state " "Found entity 1: board_state" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446431 ""} { "Info" "ISGN_ENTITY_NAME" "2 board_state_testbench " "Found entity 2: board_state_testbench" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654507446431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_checker.sv 0 0 " "Found 0 design units, including 0 entities, in source file collision_checker.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board_state " "Elaborating entity \"board_state\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654507446474 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "redpixx board_state.sv(38) " "Verilog HDL Always Construct warning at board_state.sv(38): inferring latch(es) for variable \"redpixx\", which holds its previous value in one or more paths through the always construct" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654507446583 "|board_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "redpixy board_state.sv(38) " "Verilog HDL Always Construct warning at board_state.sv(38): inferring latch(es) for variable \"redpixy\", which holds its previous value in one or more paths through the always construct" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654507446583 "|board_state"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "board_state.sv(38) " "SystemVerilog RTL Coding error at board_state.sv(38): always_comb construct does not infer purely combinational logic." {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1654507446584 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[0\] board_state.sv(38) " "Inferred latch for \"redpixy\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446661 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[1\] board_state.sv(38) " "Inferred latch for \"redpixy\[1\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446661 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[2\] board_state.sv(38) " "Inferred latch for \"redpixy\[2\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446661 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[3\] board_state.sv(38) " "Inferred latch for \"redpixy\[3\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446661 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[4\] board_state.sv(38) " "Inferred latch for \"redpixy\[4\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446661 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[5\] board_state.sv(38) " "Inferred latch for \"redpixy\[5\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[6\] board_state.sv(38) " "Inferred latch for \"redpixy\[6\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[7\] board_state.sv(38) " "Inferred latch for \"redpixy\[7\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[8\] board_state.sv(38) " "Inferred latch for \"redpixy\[8\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[9\] board_state.sv(38) " "Inferred latch for \"redpixy\[9\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[10\] board_state.sv(38) " "Inferred latch for \"redpixy\[10\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[11\] board_state.sv(38) " "Inferred latch for \"redpixy\[11\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[12\] board_state.sv(38) " "Inferred latch for \"redpixy\[12\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[13\] board_state.sv(38) " "Inferred latch for \"redpixy\[13\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446662 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[14\] board_state.sv(38) " "Inferred latch for \"redpixy\[14\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[15\] board_state.sv(38) " "Inferred latch for \"redpixy\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[16\] board_state.sv(38) " "Inferred latch for \"redpixy\[16\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[17\] board_state.sv(38) " "Inferred latch for \"redpixy\[17\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[18\] board_state.sv(38) " "Inferred latch for \"redpixy\[18\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[19\] board_state.sv(38) " "Inferred latch for \"redpixy\[19\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[20\] board_state.sv(38) " "Inferred latch for \"redpixy\[20\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[21\] board_state.sv(38) " "Inferred latch for \"redpixy\[21\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[22\] board_state.sv(38) " "Inferred latch for \"redpixy\[22\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446663 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[23\] board_state.sv(38) " "Inferred latch for \"redpixy\[23\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[24\] board_state.sv(38) " "Inferred latch for \"redpixy\[24\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[25\] board_state.sv(38) " "Inferred latch for \"redpixy\[25\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[26\] board_state.sv(38) " "Inferred latch for \"redpixy\[26\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[27\] board_state.sv(38) " "Inferred latch for \"redpixy\[27\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[28\] board_state.sv(38) " "Inferred latch for \"redpixy\[28\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[29\] board_state.sv(38) " "Inferred latch for \"redpixy\[29\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[30\] board_state.sv(38) " "Inferred latch for \"redpixy\[30\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixy\[31\] board_state.sv(38) " "Inferred latch for \"redpixy\[31\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446664 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[0\] board_state.sv(38) " "Inferred latch for \"redpixx\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[1\] board_state.sv(38) " "Inferred latch for \"redpixx\[1\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[2\] board_state.sv(38) " "Inferred latch for \"redpixx\[2\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[3\] board_state.sv(38) " "Inferred latch for \"redpixx\[3\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[4\] board_state.sv(38) " "Inferred latch for \"redpixx\[4\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[5\] board_state.sv(38) " "Inferred latch for \"redpixx\[5\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[6\] board_state.sv(38) " "Inferred latch for \"redpixx\[6\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[7\] board_state.sv(38) " "Inferred latch for \"redpixx\[7\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[8\] board_state.sv(38) " "Inferred latch for \"redpixx\[8\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446665 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[9\] board_state.sv(38) " "Inferred latch for \"redpixx\[9\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[10\] board_state.sv(38) " "Inferred latch for \"redpixx\[10\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[11\] board_state.sv(38) " "Inferred latch for \"redpixx\[11\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[12\] board_state.sv(38) " "Inferred latch for \"redpixx\[12\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[13\] board_state.sv(38) " "Inferred latch for \"redpixx\[13\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[14\] board_state.sv(38) " "Inferred latch for \"redpixx\[14\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[15\] board_state.sv(38) " "Inferred latch for \"redpixx\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[16\] board_state.sv(38) " "Inferred latch for \"redpixx\[16\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446666 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[17\] board_state.sv(38) " "Inferred latch for \"redpixx\[17\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[18\] board_state.sv(38) " "Inferred latch for \"redpixx\[18\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[19\] board_state.sv(38) " "Inferred latch for \"redpixx\[19\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[20\] board_state.sv(38) " "Inferred latch for \"redpixx\[20\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[21\] board_state.sv(38) " "Inferred latch for \"redpixx\[21\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[22\] board_state.sv(38) " "Inferred latch for \"redpixx\[22\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[23\] board_state.sv(38) " "Inferred latch for \"redpixx\[23\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[24\] board_state.sv(38) " "Inferred latch for \"redpixx\[24\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[25\] board_state.sv(38) " "Inferred latch for \"redpixx\[25\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446667 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[26\] board_state.sv(38) " "Inferred latch for \"redpixx\[26\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446668 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[27\] board_state.sv(38) " "Inferred latch for \"redpixx\[27\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446668 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[28\] board_state.sv(38) " "Inferred latch for \"redpixx\[28\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446668 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[29\] board_state.sv(38) " "Inferred latch for \"redpixx\[29\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446668 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[30\] board_state.sv(38) " "Inferred latch for \"redpixx\[30\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446668 "|board_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redpixx\[31\] board_state.sv(38) " "Inferred latch for \"redpixx\[31\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446669 "|board_state"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654507446752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654507446840 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 02:24:06 2022 " "Processing ended: Mon Jun 06 02:24:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654507446840 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654507446840 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654507446840 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654507446840 ""}
