/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_6z[1] ? celloutsig_1_2z[9] : celloutsig_1_3z);
  assign celloutsig_1_12z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_18z = !(celloutsig_1_3z ? celloutsig_1_17z[1] : celloutsig_1_7z[5]);
  assign celloutsig_0_6z = !(celloutsig_0_2z ? in_data[30] : celloutsig_0_1z);
  assign celloutsig_0_7z = !(in_data[37] ? celloutsig_0_4z : celloutsig_0_0z);
  assign celloutsig_0_12z = !(in_data[60] ? celloutsig_0_1z : celloutsig_0_9z);
  assign celloutsig_0_14z = !(in_data[45] ? celloutsig_0_4z : celloutsig_0_2z);
  assign celloutsig_0_17z = !(celloutsig_0_13z[3] ? in_data[55] : celloutsig_0_7z);
  assign celloutsig_0_20z = !(celloutsig_0_18z ? celloutsig_0_1z : celloutsig_0_7z);
  assign celloutsig_1_0z = !(in_data[155] ? in_data[154] : in_data[177]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_1z : in_data[4]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= celloutsig_1_5z[4:1];
  reg [8:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_22z[3:1], celloutsig_0_25z };
  assign out_data[8:0] = _13_;
  assign celloutsig_0_0z = in_data[31:24] <= in_data[10:3];
  assign celloutsig_1_4z = in_data[140:131] <= celloutsig_1_2z[10:1];
  assign celloutsig_0_1z = { in_data[36:18], celloutsig_0_0z } <= { in_data[28:11], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[3:1], celloutsig_0_11z } <= { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_23z = celloutsig_0_5z <= celloutsig_0_5z;
  assign celloutsig_1_5z = { in_data[116:114], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[139:138], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[1:0], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[170:168] };
  assign celloutsig_1_7z = { celloutsig_1_6z[3:2], celloutsig_1_5z } % { 1'h1, in_data[151:150], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_16z = in_data[191:189] % { 1'h1, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_13z } % { 1'h1, in_data[93:91], celloutsig_0_10z };
  assign celloutsig_0_22z = { in_data[20:13], celloutsig_0_6z, celloutsig_0_21z } % { 1'h1, celloutsig_0_19z };
  assign celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_13z } % { 1'h1, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_13z[2:1], celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[2], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_8z = in_data[185:173] | { celloutsig_1_2z[5:3], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_7z[7:5], celloutsig_1_11z, celloutsig_1_10z } | { celloutsig_1_7z[3], _00_ };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_3z } | { celloutsig_1_8z[3:0], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z } | { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[48:41], celloutsig_0_3z, celloutsig_0_4z } | in_data[44:35];
  assign celloutsig_0_13z = { celloutsig_0_11z[9:8], celloutsig_0_6z, celloutsig_0_9z } | celloutsig_0_5z;
  assign celloutsig_0_15z = { celloutsig_0_11z[9:6], celloutsig_0_1z } | celloutsig_0_11z[4:0];
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z } | { in_data[74:63], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[146:137], celloutsig_1_0z } | in_data[179:169];
  assign celloutsig_1_10z = & celloutsig_1_5z[4:2];
  assign celloutsig_1_11z = & celloutsig_1_8z[11:8];
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_1z, in_data[53:51], celloutsig_0_0z };
  assign celloutsig_0_9z = & in_data[76:68];
  assign celloutsig_0_10z = & { celloutsig_0_7z, in_data[76:68], in_data[30:28] };
  assign celloutsig_0_18z = & { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_5z, in_data[24:2], celloutsig_0_0z };
  assign celloutsig_0_2z = & { in_data[53:51], celloutsig_0_0z };
  assign celloutsig_1_1z = & in_data[112:108];
  assign celloutsig_1_3z = & { in_data[187:176], in_data[112:108] };
  assign { out_data[128], out_data[105:96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
