{:input (genetic.representation/genetic-representation "../distilledmedium/57945.D4287B9D.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_30, wire1_34, wire2_38, wire3_42, wire4_46, wire5_50, wire6_54, wire7_58, wire59_55_39_31_43_51_47_35_8, wire9_29, wire10_33, wire11_37, wire12_41, wire13_45, wire14_49, wire15_53, wire16_57);\n  wire \\:missing_edge ;\n  input wire0_30;\n  wire wire0_30;\n  output wire10_33;\n  wire wire10_33;\n  output wire11_37;\n  wire wire11_37;\n  output wire12_41;\n  wire wire12_41;\n  output wire13_45;\n  wire wire13_45;\n  output wire14_49;\n  wire wire14_49;\n  output wire15_53;\n  wire wire15_53;\n  output wire16_57;\n  wire wire16_57;\n  wire wire17;\n  wire wire18;\n  wire wire19;\n  input wire1_34;\n  wire wire1_34;\n  wire wire20_28;\n  wire wire20_30;\n  wire wire20_31;\n  wire wire21_32;\n  wire wire21_34;\n  wire wire21_35;\n  wire wire22_36;\n  wire wire22_38;\n  wire wire22_39;\n  wire wire23_40;\n  wire wire23_42;\n  wire wire23_43;\n  wire wire24_44;\n  wire wire24_46;\n  wire wire24_47;\n  wire wire25_48;\n  wire wire25_50;\n  wire wire25_51;\n  wire wire26_52;\n  wire wire26_54;\n  wire wire26_55;\n  wire wire27_56;\n  wire wire27_58;\n  wire wire27_59;\n  wire wire28_29;\n  input wire2_38;\n  wire wire2_38;\n  wire wire32_33;\n  wire wire36_37;\n  input wire3_42;\n  wire wire3_42;\n  wire wire40_41;\n  wire wire44_45;\n  wire wire48_49;\n  input wire4_46;\n  wire wire4_46;\n  wire wire52_53;\n  wire wire56_57;\n  input wire59_55_39_31_43_51_47_35_8;\n  wire wire59_55_39_31_43_51_47_35_8;\n  input wire5_50;\n  wire wire5_50;\n  input wire6_54;\n  wire wire6_54;\n  input wire7_58;\n  wire wire7_58;\n  output wire9_29;\n  wire wire9_29;\n  assign wire20_28 = 4'h8 >> { wire20_31, wire20_30 };\n  assign wire21_32 = 4'h8 >> { wire21_35, wire21_34 };\n  assign wire22_36 = 4'h8 >> { wire22_39, wire22_38 };\n  assign wire23_40 = 4'h8 >> { wire23_43, wire23_42 };\n  assign wire24_44 = 4'h8 >> { wire24_47, wire24_46 };\n  assign wire25_48 = 4'h8 >> { wire25_51, wire25_50 };\n  assign wire26_52 = 4'h8 >> { wire26_55, wire26_54 };\n  assign wire27_56 = 4'h8 >> { wire27_59, wire27_58 };\n  assign wire17 = 1'h0;\n  assign wire18 = 1'h1;\n  assign wire19 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire27_59 = wire59_55_39_31_43_51_47_35_8;\n  assign wire27_58 = wire7_58;\n  assign wire16_57 = wire56_57;\n  assign wire56_57 = wire27_56;\n  assign wire26_55 = wire59_55_39_31_43_51_47_35_8;\n  assign wire26_54 = wire6_54;\n  assign wire15_53 = wire52_53;\n  assign wire52_53 = wire26_52;\n  assign wire25_51 = wire59_55_39_31_43_51_47_35_8;\n  assign wire25_50 = wire5_50;\n  assign wire14_49 = wire48_49;\n  assign wire48_49 = wire25_48;\n  assign wire24_47 = wire59_55_39_31_43_51_47_35_8;\n  assign wire24_46 = wire4_46;\n  assign wire13_45 = wire44_45;\n  assign wire44_45 = wire24_44;\n  assign wire23_43 = wire59_55_39_31_43_51_47_35_8;\n  assign wire23_42 = wire3_42;\n  assign wire12_41 = wire40_41;\n  assign wire40_41 = wire23_40;\n  assign wire22_39 = wire59_55_39_31_43_51_47_35_8;\n  assign wire22_38 = wire2_38;\n  assign wire11_37 = wire36_37;\n  assign wire36_37 = wire22_36;\n  assign wire21_35 = wire59_55_39_31_43_51_47_35_8;\n  assign wire21_34 = wire1_34;\n  assign wire10_33 = wire32_33;\n  assign wire32_33 = wire21_32;\n  assign wire20_31 = wire59_55_39_31_43_51_47_35_8;\n  assign wire20_30 = wire0_30;\n  assign wire9_29 = wire28_29;\n  assign wire28_29 = wire20_28;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:3.1-118.10\" *)\nmodule postsynth(wire0_30, wire1_34, wire2_38, wire3_42, wire4_46, wire5_50, wire6_54, wire7_58, wire59_55_39_31_43_51_47_35_8, wire9_29, wire10_33, wire11_37, wire12_41, wire13_45, wire14_49, wire15_53, wire16_57);\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:5.9-5.17\" *)\n  input wire0_30;\n  wire wire0_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:7.10-7.19\" *)\n  output wire10_33;\n  wire wire10_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:9.10-9.19\" *)\n  output wire11_37;\n  wire wire11_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:11.10-11.19\" *)\n  output wire12_41;\n  wire wire12_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:13.10-13.19\" *)\n  output wire13_45;\n  wire wire13_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:15.10-15.19\" *)\n  output wire14_49;\n  wire wire14_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:17.10-17.19\" *)\n  output wire15_53;\n  wire wire15_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:19.10-19.19\" *)\n  output wire16_57;\n  wire wire16_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:21.8-21.14\" *)\n  wire wire17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:22.8-22.14\" *)\n  wire wire18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:23.8-23.14\" *)\n  wire wire19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:24.9-24.17\" *)\n  input wire1_34;\n  wire wire1_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:26.8-26.17\" *)\n  wire wire20_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:27.8-27.17\" *)\n  wire wire20_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:28.8-28.17\" *)\n  wire wire20_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:29.8-29.17\" *)\n  wire wire21_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:30.8-30.17\" *)\n  wire wire21_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:31.8-31.17\" *)\n  wire wire21_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:32.8-32.17\" *)\n  wire wire22_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:33.8-33.17\" *)\n  wire wire22_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:34.8-34.17\" *)\n  wire wire22_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:35.8-35.17\" *)\n  wire wire23_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:36.8-36.17\" *)\n  wire wire23_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:37.8-37.17\" *)\n  wire wire23_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:38.8-38.17\" *)\n  wire wire24_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:39.8-39.17\" *)\n  wire wire24_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:40.8-40.17\" *)\n  wire wire24_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:41.8-41.17\" *)\n  wire wire25_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:42.8-42.17\" *)\n  wire wire25_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:43.8-43.17\" *)\n  wire wire25_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:44.8-44.17\" *)\n  wire wire26_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:45.8-45.17\" *)\n  wire wire26_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:46.8-46.17\" *)\n  wire wire26_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:47.8-47.17\" *)\n  wire wire27_56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:48.8-48.17\" *)\n  wire wire27_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:49.8-49.17\" *)\n  wire wire27_59;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:50.8-50.17\" *)\n  wire wire28_29;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:51.9-51.17\" *)\n  input wire2_38;\n  wire wire2_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:53.8-53.17\" *)\n  wire wire32_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:54.8-54.17\" *)\n  wire wire36_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:55.9-55.17\" *)\n  input wire3_42;\n  wire wire3_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:57.8-57.17\" *)\n  wire wire40_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:58.8-58.17\" *)\n  wire wire44_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:59.8-59.17\" *)\n  wire wire48_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:60.9-60.17\" *)\n  input wire4_46;\n  wire wire4_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:62.8-62.17\" *)\n  wire wire52_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:63.8-63.17\" *)\n  wire wire56_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:64.9-64.38\" *)\n  input wire59_55_39_31_43_51_47_35_8;\n  wire wire59_55_39_31_43_51_47_35_8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:66.9-66.17\" *)\n  input wire5_50;\n  wire wire5_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:68.9-68.17\" *)\n  input wire6_54;\n  wire wire6_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:70.9-70.17\" *)\n  input wire7_58;\n  wire wire7_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35BC4068.v:72.10-72.18\" *)\n  output wire9_29;\n  wire wire9_29;\n  assign wire9_29 = wire59_55_39_31_43_51_47_35_8 & wire0_30;\n  assign wire10_33 = wire1_34 & wire59_55_39_31_43_51_47_35_8;\n  assign wire11_37 = wire2_38 & wire59_55_39_31_43_51_47_35_8;\n  assign wire12_41 = wire3_42 & wire59_55_39_31_43_51_47_35_8;\n  assign wire13_45 = wire4_46 & wire59_55_39_31_43_51_47_35_8;\n  assign wire14_49 = wire5_50 & wire59_55_39_31_43_51_47_35_8;\n  assign wire15_53 = wire6_54 & wire59_55_39_31_43_51_47_35_8;\n  assign wire16_57 = wire7_58 & wire59_55_39_31_43_51_47_35_8;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17 = 1'h0;\n  assign wire18 = 1'h1;\n  assign wire19 = 1'h0;\n  assign wire20_28 = wire9_29;\n  assign wire20_30 = wire0_30;\n  assign wire20_31 = wire59_55_39_31_43_51_47_35_8;\n  assign wire21_32 = wire10_33;\n  assign wire21_34 = wire1_34;\n  assign wire21_35 = wire59_55_39_31_43_51_47_35_8;\n  assign wire22_36 = wire11_37;\n  assign wire22_38 = wire2_38;\n  assign wire22_39 = wire59_55_39_31_43_51_47_35_8;\n  assign wire23_40 = wire12_41;\n  assign wire23_42 = wire3_42;\n  assign wire23_43 = wire59_55_39_31_43_51_47_35_8;\n  assign wire24_44 = wire13_45;\n  assign wire24_46 = wire4_46;\n  assign wire24_47 = wire59_55_39_31_43_51_47_35_8;\n  assign wire25_48 = wire14_49;\n  assign wire25_50 = wire5_50;\n  assign wire25_51 = wire59_55_39_31_43_51_47_35_8;\n  assign wire26_52 = wire15_53;\n  assign wire26_54 = wire6_54;\n  assign wire26_55 = wire59_55_39_31_43_51_47_35_8;\n  assign wire27_56 = wire16_57;\n  assign wire27_58 = wire7_58;\n  assign wire27_59 = wire59_55_39_31_43_51_47_35_8;\n  assign wire28_29 = wire9_29;\n  assign wire32_33 = wire10_33;\n  assign wire36_37 = wire11_37;\n  assign wire40_41 = wire12_41;\n  assign wire44_45 = wire13_45;\n  assign wire48_49 = wire14_49;\n  assign wire52_53 = wire15_53;\n  assign wire56_57 = wire16_57;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}