================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Dec 15 00:58:58 -0600 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         hls_component
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              24020
FF:               6796
DSP:              128
BRAM:             4
URAM:             0
SRL:              199


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.810       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------+-------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                   | LUT   | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------+-------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                   | 24020 | 6796 | 128 | 4    |      |     |        |      |         |          |        |
|   (inst)                               | 1990  | 1    |     |      |      |     |        |      |         |          |        |
|   compute_decoder_U0                   | 1296  | 846  | 128 | 4    |      |     |        |      |         |          |        |
|     (compute_decoder_U0)               | 205   | 450  |     |      |      |     |        |      |         |          |        |
|     SIGMOID_TABLE_U                    | 88    |      |     | 4    |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U           | 63    | 1    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_17s_25_4_1_U269 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_17s_25_4_1_U270 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_17s_25_4_1_U271 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_17s_25_4_1_U272 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_17s_25_4_1_U273 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_24s_26_4_1_U275 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_24s_26_4_1_U282 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_25s_26_4_1_U277 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_25s_26_4_1_U278 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_25s_26_4_1_U279 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_25s_26_4_1_U280 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_25s_26_4_1_U281 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_25s_30_4_1_U284 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_26s_30_4_1_U283 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_26s_30_4_1_U286 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_26s_30_4_1_U288 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_26s_30_4_1_U290 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U291 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U292 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U294 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U295 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U297 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U298 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U299 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U300 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U301 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U302 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U304 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U305 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U306 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U307 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U312 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U314 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U315 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U317 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U318 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U319 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U320 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U322 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U326 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U329 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U330 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U331 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U332 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U333 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U334 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U335 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U336 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U337 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U338 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U339 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U340 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U341 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U344 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U345 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U347 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U351 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U352 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U353 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U356 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U360 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U361 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U362 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U363 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U364 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U366 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U369 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U370 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U371 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U373 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U375 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U377 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U379 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U383 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U385 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U386 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U387 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U390 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U391 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U392 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_10s_30s_30_4_1_U393 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_8ns_30s_30_4_1_U372 |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_8s_30s_30_4_1_U384  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_17s_24_4_1_U267  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_17s_24_4_1_U268  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_17s_24_4_1_U274  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_24s_25_4_1_U276  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_26s_30_4_1_U285  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_26s_30_4_1_U287  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_26s_30_4_1_U289  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U293  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U296  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U303  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U308  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U309  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U310  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U311  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U313  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U316  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U321  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U323  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U324  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U325  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U327  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U328  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U342  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U343  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U346  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U348  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U349  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U350  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U354  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U355  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U357  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U358  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U359  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U365  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U367  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U368  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U374  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U376  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U378  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U380  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U381  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U382  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U388  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U389  |       |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_9s_30s_30_4_1_U394  |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_0_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_0_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_0_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_0_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_0_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_1_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_1_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_1_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_1_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_1_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_2_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_2_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_2_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_2_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_3_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_4_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_4_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_4_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_5_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_6_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_6_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_6_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_6_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_6_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_6_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W2_7_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|   compute_encoder_U0                   | 20487 | 5373 |     |      |      |     |        |      |         |          |        |
|     (compute_encoder_U0)               | 1976  | 4781 |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U10             | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U100            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U101            | 136   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U108            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U109            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U110            | 128   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U111            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U115            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U117            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U118            | 114   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U119            | 128   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U120            | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U121            | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U122            | 123   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U126            | 136   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U128            | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U13             | 159   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U17             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U18             | 131   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U19             | 133   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U21             | 133   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U22             | 160   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U23             | 135   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U26             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U27             | 162   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U29             | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U3              | 159   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U30             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U32             | 157   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U34             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U35             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U36             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U38             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U39             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U4              | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U40             | 162   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U41             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U45             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U46             | 160   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U48             | 152   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U49             | 133   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U5              | 160   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U51             | 157   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U52             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U53             | 152   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U54             | 156   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U55             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U56             | 152   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U60             | 152   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U62             | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U65             | 159   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U66             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U68             | 136   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U69             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U7              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U71             | 160   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U73             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U74             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U77             | 123   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U78             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U81             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U82             | 156   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U83             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U86             | 116   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U89             | 133   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U9              | 148   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U90             | 130   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U91             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U92             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U94             | 127   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_10s_26_1_1_U96             | 137   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U1               | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U102             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U103             | 114   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U104             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U105             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U106             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U107             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U11              | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U112             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U113             | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U114             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U116             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U12              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U123             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U124             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U125             | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U127             | 120   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U14              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U15              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U16              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U2               | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U20              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U24              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U25              | 159   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U28              | 152   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U31              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U33              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U37              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U42              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U43              | 119   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U44              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U47              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U50              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U57              | 120   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U58              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U59              | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U6               | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U61              | 161   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U63              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U64              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U67              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U70              | 112   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U72              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U75              | 111   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U76              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U79              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U8               | 155   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U80              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U84              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U85              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U87              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U88              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U93              | 121   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U95              | 115   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U97              | 119   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U98              | 115   |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U99              | 120   |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_0_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_1_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_2_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_3_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_4_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_5_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_3_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_6_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_0_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_10_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_11_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_12_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_13_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_14_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_15_U                     |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_1_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_2_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_4_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_5_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_6_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_7_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_8_U                      |       |      |     |      |      |     |        |      |         |          |        |
|     p_ZL2W1_7_9_U                      |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_10_U                |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_11_U                |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_12_U                |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_13_U                |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_14_U                |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_15_U                |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_1_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_2_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_3_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_4_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_5_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_6_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_7_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_8_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_9_U                 |       |      |     |      |      |     |        |      |         |          |        |
|   hidden_layer_buf_U                   |       |      |     |      |      |     |        |      |         |          |        |
+----------------------------------------+-------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 45.15% | OK     |
| FD                                                        | 50%       | 6.39%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.14%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 58.18% | OK     |
| RAMB/FIFO                                                 | 80%       | 1.43%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 29.80% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 62     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.14   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------+----------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                         | ENDPOINT PIN                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                        |                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------+----------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.190 | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]/C  | compute_encoder_U0/mult_res_103_reg_8860_reg[19]/D |           11 |        143 |          7.835 |          4.359 |        3.476 |
| Path2 | 2.202 | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]/C  | compute_encoder_U0/mult_res_103_reg_8860_reg[16]/D |           10 |        143 |          7.823 |          4.347 |        3.476 |
| Path3 | 2.208 | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]/C  | compute_encoder_U0/mult_res_103_reg_8860_reg[18]/D |           10 |        143 |          7.817 |          4.341 |        3.476 |
| Path4 | 2.257 | compute_encoder_U0/p_ZL2W1_4_10_load_reg_8072_reg[0]/C | compute_encoder_U0/mult_res_70_reg_8695_reg[19]/D  |           10 |        188 |          7.768 |          4.121 |        3.647 |
| Path5 | 2.257 | compute_encoder_U0/p_ZL2W1_7_5_load_reg_7887_reg[7]/C  | compute_encoder_U0/mult_res_83_reg_8760_reg[19]/D  |           10 |        182 |          7.768 |          4.121 |        3.647 |
+-------+-------+--------------------------------------------------------+----------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[19]_i_1 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[19]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[16]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[18]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_4_10_load_reg_8072_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_70_reg_8695_reg[19]                             | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_7_5_load_reg_7887_reg[7]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_83_reg_8760_reg[19]                             | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[19]_i_1 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[19]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[16]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[18]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_4_10_load_reg_8072_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_70_reg_8695_reg[19]                             | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_7_5_load_reg_7887_reg[7]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_83_reg_8760_reg[19]                             | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[19]_i_1 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[19]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[16]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[18]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_4_10_load_reg_8072_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_70_reg_8695_reg[19]                             | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_7_5_load_reg_7887_reg[7]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_83_reg_8760_reg[19]                             | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[19]_i_1 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[19]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[16]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[18]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_4_10_load_reg_8072_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_70_reg_8695_reg[19]                             | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_7_5_load_reg_7887_reg[7]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_83_reg_8760_reg[19]                             | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[19]_i_1 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[19]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[16]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_0_7_load_reg_7932_reg[5]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[2]_i_14     | LUT.others.LUT6      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[2]_i_10                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[6]_i_12                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[10]_i_34    | LUT.others.LUT5      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[10]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_12                   | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_5                        | LUT.others.LUT3      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860[14]_i_9                        | LUT.others.LUT4      |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[14]_i_1                    | CARRY.others.CARRY4  |
    | mul_16s_10s_26_1_1_U86/mult_res_103_reg_8860_reg[18]_i_1                    | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_103_reg_8860_reg[18]                            | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_4_10_load_reg_8072_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U60/mult_res_70_reg_8695_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_70_reg_8695_reg[19]                             | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/p_ZL2W1_7_5_load_reg_7887_reg[7]                         | FLOP_LATCH.flop.FDRE |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[5]_i_39      | LUT.others.LUT6      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_13  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[5]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[9]_i_34      | LUT.others.LUT5      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[9]_i_12  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[13]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_12 | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760[17]_i_4      | LUT.others.LUT3      |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[17]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mul_16s_10s_26_1_1_U71/mult_res_83_reg_8760_reg[19]_i_1  | CARRY.others.CARRY4  |
    | compute_encoder_U0/mult_res_83_reg_8760_reg[19]                             | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/tiny_autoencoder_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/tiny_autoencoder_failfast_synth.rpt                 |
| power                    | impl/verilog/report/tiny_autoencoder_power_synth.rpt                    |
| timing                   | impl/verilog/report/tiny_autoencoder_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/tiny_autoencoder_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/tiny_autoencoder_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/tiny_autoencoder_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------------+


