// Seed: 561913382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2();
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  id_3(
      .id_0(1), .id_1(1)
  ); module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2;
  wire id_1;
  always @(posedge "") begin
    assume (1);
  end
  reg id_3;
  wire id_4;
  supply1 id_5 = 1;
  initial
    @(posedge id_2 or 1'h0) begin
      id_3 <= 1;
    end
endmodule
