/// Auto-generated register definitions for GMAC
/// Device: ATSAME70N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::atsame70n21b::gmac {

// ============================================================================
// GMAC - Gigabit Ethernet MAC
// Base Address: 0x40050000
// ============================================================================

/// GMAC Register Structure
struct GMAC_Registers {

    /// Network Control Register
    /// Offset: 0x0000
    volatile uint32_t NCR;

    /// Specific Address 1 Bottom Register
    /// Offset: 0x0000
    volatile uint32_t SAB;

    /// Screening Type 2 Compare Word 0 Register
    /// Offset: 0x0000
    volatile uint32_t ST2CW0;

    /// Network Configuration Register
    /// Offset: 0x0004
    volatile uint32_t NCFGR;

    /// Specific Address 1 Top Register
    /// Offset: 0x0004
    volatile uint32_t SAT;

    /// Screening Type 2 Compare Word 1 Register
    /// Offset: 0x0004
    volatile uint32_t ST2CW1;

    /// Network Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t NSR;

    /// User Register
    /// Offset: 0x000C
    volatile uint32_t UR;

    /// DMA Configuration Register
    /// Offset: 0x0010
    volatile uint32_t DCFGR;

    /// Transmit Status Register
    /// Offset: 0x0014
    volatile uint32_t TSR;

    /// Receive Buffer Queue Base Address Register
    /// Offset: 0x0018
    volatile uint32_t RBQB;

    /// Transmit Buffer Queue Base Address Register
    /// Offset: 0x001C
    volatile uint32_t TBQB;

    /// Receive Status Register
    /// Offset: 0x0020
    volatile uint32_t RSR;

    /// Interrupt Status Register
    /// Offset: 0x0024
    /// Access: read-only
    volatile uint32_t ISR;

    /// Interrupt Enable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x002C
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x0030
    volatile uint32_t IMR;

    /// PHY Maintenance Register
    /// Offset: 0x0034
    volatile uint32_t MAN;

    /// Received Pause Quantum Register
    /// Offset: 0x0038
    /// Access: read-only
    volatile uint32_t RPQ;

    /// Transmit Pause Quantum Register
    /// Offset: 0x003C
    volatile uint32_t TPQ;

    /// TX Partial Store and Forward Register
    /// Offset: 0x0040
    volatile uint32_t TPSF;

    /// RX Partial Store and Forward Register
    /// Offset: 0x0044
    volatile uint32_t RPSF;

    /// RX Jumbo Frame Max Length Register
    /// Offset: 0x0048
    volatile uint32_t RJFML;
    uint8_t RESERVED_004C[52]; ///< Reserved

    /// Hash Register Bottom
    /// Offset: 0x0080
    volatile uint32_t HRB;

    /// Hash Register Top
    /// Offset: 0x0084
    volatile uint32_t HRT;
    uint8_t RESERVED_0088[32]; ///< Reserved

    /// Type ID Match 1 Register
    /// Offset: 0x00A8
    volatile uint32_t TIDM1;

    /// Type ID Match 2 Register
    /// Offset: 0x00AC
    volatile uint32_t TIDM2;

    /// Type ID Match 3 Register
    /// Offset: 0x00B0
    volatile uint32_t TIDM3;

    /// Type ID Match 4 Register
    /// Offset: 0x00B4
    volatile uint32_t TIDM4;

    /// Wake on LAN Register
    /// Offset: 0x00B8
    volatile uint32_t WOL;

    /// IPG Stretch Register
    /// Offset: 0x00BC
    volatile uint32_t IPGS;

    /// Stacked VLAN Register
    /// Offset: 0x00C0
    volatile uint32_t SVLAN;

    /// Transmit PFC Pause Register
    /// Offset: 0x00C4
    volatile uint32_t TPFCP;

    /// Specific Address 1 Mask Bottom Register
    /// Offset: 0x00C8
    volatile uint32_t SAMB1;

    /// Specific Address 1 Mask Top Register
    /// Offset: 0x00CC
    volatile uint32_t SAMT1;
    uint8_t RESERVED_00D0[12]; ///< Reserved

    /// 1588 Timer Nanosecond Comparison Register
    /// Offset: 0x00DC
    volatile uint32_t NSC;

    /// 1588 Timer Second Comparison Low Register
    /// Offset: 0x00E0
    volatile uint32_t SCL;

    /// 1588 Timer Second Comparison High Register
    /// Offset: 0x00E4
    volatile uint32_t SCH;

    /// PTP Event Frame Transmitted Seconds High Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t EFTSH;

    /// PTP Event Frame Received Seconds High Register
    /// Offset: 0x00EC
    /// Access: read-only
    volatile uint32_t EFRSH;

    /// PTP Peer Event Frame Transmitted Seconds High Register
    /// Offset: 0x00F0
    /// Access: read-only
    volatile uint32_t PEFTSH;

    /// PTP Peer Event Frame Received Seconds High Register
    /// Offset: 0x00F4
    /// Access: read-only
    volatile uint32_t PEFRSH;
    uint8_t RESERVED_00F8[8]; ///< Reserved

    /// Octets Transmitted Low Register
    /// Offset: 0x0100
    /// Access: read-only
    volatile uint32_t OTLO;

    /// Octets Transmitted High Register
    /// Offset: 0x0104
    /// Access: read-only
    volatile uint32_t OTHI;

    /// Frames Transmitted Register
    /// Offset: 0x0108
    /// Access: read-only
    volatile uint32_t FT;

    /// Broadcast Frames Transmitted Register
    /// Offset: 0x010C
    /// Access: read-only
    volatile uint32_t BCFT;

    /// Multicast Frames Transmitted Register
    /// Offset: 0x0110
    /// Access: read-only
    volatile uint32_t MFT;

    /// Pause Frames Transmitted Register
    /// Offset: 0x0114
    /// Access: read-only
    volatile uint32_t PFT;

    /// 64 Byte Frames Transmitted Register
    /// Offset: 0x0118
    /// Access: read-only
    volatile uint32_t BFT64;

    /// 65 to 127 Byte Frames Transmitted Register
    /// Offset: 0x011C
    /// Access: read-only
    volatile uint32_t TBFT127;

    /// 128 to 255 Byte Frames Transmitted Register
    /// Offset: 0x0120
    /// Access: read-only
    volatile uint32_t TBFT255;

    /// 256 to 511 Byte Frames Transmitted Register
    /// Offset: 0x0124
    /// Access: read-only
    volatile uint32_t TBFT511;

    /// 512 to 1023 Byte Frames Transmitted Register
    /// Offset: 0x0128
    /// Access: read-only
    volatile uint32_t TBFT1023;

    /// 1024 to 1518 Byte Frames Transmitted Register
    /// Offset: 0x012C
    /// Access: read-only
    volatile uint32_t TBFT1518;

    /// Greater Than 1518 Byte Frames Transmitted Register
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t GTBFT1518;

    /// Transmit Underruns Register
    /// Offset: 0x0134
    /// Access: read-only
    volatile uint32_t TUR;

    /// Single Collision Frames Register
    /// Offset: 0x0138
    /// Access: read-only
    volatile uint32_t SCF;

    /// Multiple Collision Frames Register
    /// Offset: 0x013C
    /// Access: read-only
    volatile uint32_t MCF;

    /// Excessive Collisions Register
    /// Offset: 0x0140
    /// Access: read-only
    volatile uint32_t EC;

    /// Late Collisions Register
    /// Offset: 0x0144
    /// Access: read-only
    volatile uint32_t LC;

    /// Deferred Transmission Frames Register
    /// Offset: 0x0148
    /// Access: read-only
    volatile uint32_t DTF;

    /// Carrier Sense Errors Register
    /// Offset: 0x014C
    /// Access: read-only
    volatile uint32_t CSE;

    /// Octets Received Low Received Register
    /// Offset: 0x0150
    /// Access: read-only
    volatile uint32_t ORLO;

    /// Octets Received High Received Register
    /// Offset: 0x0154
    /// Access: read-only
    volatile uint32_t ORHI;

    /// Frames Received Register
    /// Offset: 0x0158
    /// Access: read-only
    volatile uint32_t FR;

    /// Broadcast Frames Received Register
    /// Offset: 0x015C
    /// Access: read-only
    volatile uint32_t BCFR;

    /// Multicast Frames Received Register
    /// Offset: 0x0160
    /// Access: read-only
    volatile uint32_t MFR;

    /// Pause Frames Received Register
    /// Offset: 0x0164
    /// Access: read-only
    volatile uint32_t PFR;

    /// 64 Byte Frames Received Register
    /// Offset: 0x0168
    /// Access: read-only
    volatile uint32_t BFR64;

    /// 65 to 127 Byte Frames Received Register
    /// Offset: 0x016C
    /// Access: read-only
    volatile uint32_t TBFR127;

    /// 128 to 255 Byte Frames Received Register
    /// Offset: 0x0170
    /// Access: read-only
    volatile uint32_t TBFR255;

    /// 256 to 511 Byte Frames Received Register
    /// Offset: 0x0174
    /// Access: read-only
    volatile uint32_t TBFR511;

    /// 512 to 1023 Byte Frames Received Register
    /// Offset: 0x0178
    /// Access: read-only
    volatile uint32_t TBFR1023;

    /// 1024 to 1518 Byte Frames Received Register
    /// Offset: 0x017C
    /// Access: read-only
    volatile uint32_t TBFR1518;

    /// 1519 to Maximum Byte Frames Received Register
    /// Offset: 0x0180
    /// Access: read-only
    volatile uint32_t TMXBFR;

    /// Undersize Frames Received Register
    /// Offset: 0x0184
    /// Access: read-only
    volatile uint32_t UFR;

    /// Oversize Frames Received Register
    /// Offset: 0x0188
    /// Access: read-only
    volatile uint32_t OFR;

    /// Jabbers Received Register
    /// Offset: 0x018C
    /// Access: read-only
    volatile uint32_t JR;

    /// Frame Check Sequence Errors Register
    /// Offset: 0x0190
    /// Access: read-only
    volatile uint32_t FCSE;

    /// Length Field Frame Errors Register
    /// Offset: 0x0194
    /// Access: read-only
    volatile uint32_t LFFE;

    /// Receive Symbol Errors Register
    /// Offset: 0x0198
    /// Access: read-only
    volatile uint32_t RSE;

    /// Alignment Errors Register
    /// Offset: 0x019C
    /// Access: read-only
    volatile uint32_t AE;

    /// Receive Resource Errors Register
    /// Offset: 0x01A0
    /// Access: read-only
    volatile uint32_t RRE;

    /// Receive Overrun Register
    /// Offset: 0x01A4
    /// Access: read-only
    volatile uint32_t ROE;

    /// IP Header Checksum Errors Register
    /// Offset: 0x01A8
    /// Access: read-only
    volatile uint32_t IHCE;

    /// TCP Checksum Errors Register
    /// Offset: 0x01AC
    /// Access: read-only
    volatile uint32_t TCE;

    /// UDP Checksum Errors Register
    /// Offset: 0x01B0
    /// Access: read-only
    volatile uint32_t UCE;
    uint8_t RESERVED_01B4[8]; ///< Reserved

    /// 1588 Timer Increment Sub-nanoseconds Register
    /// Offset: 0x01BC
    volatile uint32_t TISUBN;

    /// 1588 Timer Seconds High Register
    /// Offset: 0x01C0
    volatile uint32_t TSH;
    uint8_t RESERVED_01C4[12]; ///< Reserved

    /// 1588 Timer Seconds Low Register
    /// Offset: 0x01D0
    volatile uint32_t TSL;

    /// 1588 Timer Nanoseconds Register
    /// Offset: 0x01D4
    volatile uint32_t TN;

    /// 1588 Timer Adjust Register
    /// Offset: 0x01D8
    /// Access: write-only
    volatile uint32_t TA;

    /// 1588 Timer Increment Register
    /// Offset: 0x01DC
    volatile uint32_t TI;

    /// PTP Event Frame Transmitted Seconds Low Register
    /// Offset: 0x01E0
    /// Access: read-only
    volatile uint32_t EFTSL;

    /// PTP Event Frame Transmitted Nanoseconds Register
    /// Offset: 0x01E4
    /// Access: read-only
    volatile uint32_t EFTN;

    /// PTP Event Frame Received Seconds Low Register
    /// Offset: 0x01E8
    /// Access: read-only
    volatile uint32_t EFRSL;

    /// PTP Event Frame Received Nanoseconds Register
    /// Offset: 0x01EC
    /// Access: read-only
    volatile uint32_t EFRN;

    /// PTP Peer Event Frame Transmitted Seconds Low Register
    /// Offset: 0x01F0
    /// Access: read-only
    volatile uint32_t PEFTSL;

    /// PTP Peer Event Frame Transmitted Nanoseconds Register
    /// Offset: 0x01F4
    /// Access: read-only
    volatile uint32_t PEFTN;

    /// PTP Peer Event Frame Received Seconds Low Register
    /// Offset: 0x01F8
    /// Access: read-only
    volatile uint32_t PEFRSL;

    /// PTP Peer Event Frame Received Nanoseconds Register
    /// Offset: 0x01FC
    /// Access: read-only
    volatile uint32_t PEFRN;
    uint8_t RESERVED_0200[112]; ///< Reserved

    /// Received LPI Transitions
    /// Offset: 0x0270
    /// Access: read-only
    volatile uint32_t RXLPI;

    /// Received LPI Time
    /// Offset: 0x0274
    /// Access: read-only
    volatile uint32_t RXLPITIME;

    /// Transmit LPI Transitions
    /// Offset: 0x0278
    /// Access: read-only
    volatile uint32_t TXLPI;

    /// Transmit LPI Time
    /// Offset: 0x027C
    /// Access: read-only
    volatile uint32_t TXLPITIME;
    uint8_t RESERVED_0280[384]; ///< Reserved

    /// Interrupt Status Register Priority Queue (1..5)
    /// Offset: 0x0400
    /// Access: read-only
    volatile uint32_t ISRPQ[5][5];
    uint8_t RESERVED_0414[44]; ///< Reserved

    /// Transmit Buffer Queue Base Address Register Priority Queue (1..5)
    /// Offset: 0x0440
    volatile uint32_t TBQBAPQ[5][5];
    uint8_t RESERVED_0454[44]; ///< Reserved

    /// Receive Buffer Queue Base Address Register Priority Queue (1..5)
    /// Offset: 0x0480
    volatile uint32_t RBQBAPQ[5][5];
    uint8_t RESERVED_0494[12]; ///< Reserved

    /// Receive Buffer Size Register Priority Queue (1..5)
    /// Offset: 0x04A0
    volatile uint32_t RBSRPQ[5][5];
    uint8_t RESERVED_04B4[8]; ///< Reserved

    /// Credit-Based Shaping Control Register
    /// Offset: 0x04BC
    volatile uint32_t CBSCR;

    /// Credit-Based Shaping IdleSlope Register for Queue A
    /// Offset: 0x04C0
    volatile uint32_t CBSISQA;

    /// Credit-Based Shaping IdleSlope Register for Queue B
    /// Offset: 0x04C4
    volatile uint32_t CBSISQB;
    uint8_t RESERVED_04C8[56]; ///< Reserved

    /// Screening Type 1 Register Priority Queue
    /// Offset: 0x0500
    volatile uint32_t ST1RPQ[4][4];
    uint8_t RESERVED_0510[48]; ///< Reserved

    /// Screening Type 2 Register Priority Queue
    /// Offset: 0x0540
    volatile uint32_t ST2RPQ[8][8];
    uint8_t RESERVED_0560[160]; ///< Reserved

    /// Interrupt Enable Register Priority Queue (1..5)
    /// Offset: 0x0600
    /// Access: write-only
    volatile uint32_t IERPQ[5][5];
    uint8_t RESERVED_0614[12]; ///< Reserved

    /// Interrupt Disable Register Priority Queue (1..5)
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t IDRPQ[5][5];
    uint8_t RESERVED_0634[12]; ///< Reserved

    /// Interrupt Mask Register Priority Queue (1..5)
    /// Offset: 0x0640
    volatile uint32_t IMRPQ[5][5];
    uint8_t RESERVED_0654[140]; ///< Reserved

    /// Screening Type 2 Ethertype Register
    /// Offset: 0x06E0
    volatile uint32_t ST2ER[4][4];
};

static_assert(sizeof(GMAC_Registers) >= 1776, "GMAC_Registers size mismatch");

/// GMAC peripheral instance
inline GMAC_Registers* GMAC() {
    return reinterpret_cast<GMAC_Registers*>(0x40050000);
}

}  // namespace alloy::hal::atmel::same70::atsame70n21b::gmac
