Source Block: hdl/projects/fmcomms2/kc705/system_top.v@209:219@HdlIdDef
  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [31:0]  mb_intrs;

  // default logic

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;

Diff Content:
- 214   wire    [31:0]  mb_intrs;

Clone Blocks:
Clone Blocks 1:
hdl/projects/adv7511/kcu105/system_top.v@135:145

  output          spdif;

  // internal signals

  wire    [31:0]  mb_intrs;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

Clone Blocks 2:
hdl/projects/adv7511/kcu105/system_top.v@136:146
  output          spdif;

  // internal signals

  wire    [31:0]  mb_intrs;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic


Clone Blocks 3:
hdl/projects/adv7511/kcu105/system_top.v@137:147

  // internal signals

  wire    [31:0]  mb_intrs;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 4:
hdl/projects/fmcomms2/kc705/system_top.v@207:217
  input           spi_miso;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [31:0]  mb_intrs;

  // default logic


Clone Blocks 5:
hdl/projects/adv7511/kcu105/system_top.v@138:148
  // internal signals

  wire    [31:0]  mb_intrs;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;

  // default logic

  assign fan_pwm = 1'b1;


Clone Blocks 6:
hdl/projects/fmcomms2/kc705/system_top.v@208:218

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [31:0]  mb_intrs;

  // default logic

  assign ddr3_1_p = 2'b11;

Clone Blocks 7:
hdl/projects/fmcomms2/kc705/system_top.v@206:216
  output          spi_mosi;
  input           spi_miso;

  // internal signals

  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [31:0]  mb_intrs;

  // default logic

