<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jun 28 08:43:28 2024" VIVADOVERSION="2022.2.2">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vck5000:part0:1.0" DEVICE="xcvc1902" NAME="ulp_inst_0" PACKAGE="vsvd1760" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_user" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_INI_PLRAM_00_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_S01_INI_internoc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_h2c" PORT="S01_INI_internoc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_INI_DBG_00_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_S00_INI_internoc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_h2c" PORT="S00_INI_internoc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_INI_AIE_00_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_aie_prog_S00_INI_internoc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="S00_INI_internoc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BLP_M_M00_INI_0_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_M00_INI_internoc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_kernel0" PORT="M00_INI_internoc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BLP_M_M01_INI_0_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_M01_INI_internoc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_kernel0" PORT="M01_INI_internoc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BLP_M_M02_INI_0_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_M02_INI_internoc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_kernel0" PORT="M02_INI_internoc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="qsfp0_161mhz_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="qsfp0_161mhz_clk_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="qsfp0_4x_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="qsfp0_4x_gtx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="qsfp0_4x_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="qsfp0_4x_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="qsfp1_161mhz_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="qsfp1_161mhz_clk_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="qsfp1_4x_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="qsfp1_4x_gtx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="qsfp1_4x_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="qsfp1_4x_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="127" NAME="blp_m_irq_kernel_00" RIGHT="0" SENSITIVITY="NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="kernel_interrupt_xlconcat_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999992" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_ic_user" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_ic_user_extend" PORT="aclk"/>
        <CONNECTION INSTANCE="reset_controllers_pipereg_pl_axi0" PORT="clk"/>
        <CONNECTION INSTANCE="reset_controllers_reset_sync_fixed" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="299996999" DIR="I" NAME="blp_s_aclk_kernel_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_sc_plram" PORT="aclk1"/>
        <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="reset_controllers_pipereg_kernel0" PORT="clk"/>
        <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="aclk"/>
        <CONNECTION INSTANCE="setup_aie_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="sink_from_aie_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="axi_ic_user" PORT="aclk1"/>
        <CONNECTION INSTANCE="axi_noc_kernel0" PORT="aclk0"/>
        <CONNECTION INSTANCE="ai_engine_0" PORT="aclk0"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="499994999" DIR="I" NAME="blp_s_aclk_kernel_01" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_controllers_pipereg_kernel1" PORT="clk"/>
        <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel1" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="249999985" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_dbg_hub" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_sc_plram" PORT="aclk"/>
        <CONNECTION INSTANCE="reset_controllers_pipereg_pcie0" PORT="clk"/>
        <CONNECTION INSTANCE="axi_dbg_fw" PORT="aclk"/>
        <CONNECTION INSTANCE="ip_pipe_dbg_hub_fw_00" PORT="clk"/>
        <CONNECTION INSTANCE="axi_noc_h2c" PORT="aclk0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_reset_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_reset_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_controllers_pipereg_pcie0" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pr_reset_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pr_reset_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_controllers_pipereg_pl_axi0" PORT="D"/>
        <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel1" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_controllers_reset_sync_fixed" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="299996999" DIR="I" NAME="blp_s_aclk_ext_tog_kernel_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ext_tog_kernel_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_ext_tog_kernel_00_null" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="499994999" DIR="I" NAME="blp_s_aclk_ext_tog_kernel_01" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ext_tog_kernel_01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_ext_tog_kernel_01_null" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="blp_s_ext_tog_ctrl_kernel_00_out" SIGIS="undef" SIGNAME="External_Ports_blp_s_ext_tog_ctrl_kernel_00_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_ext_tog_kernel_00_null" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="blp_s_ext_tog_ctrl_kernel_01_out" SIGIS="undef" SIGNAME="External_Ports_blp_s_ext_tog_ctrl_kernel_01_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_ext_tog_kernel_01_null" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_00_in" RIGHT="0" SIGIS="undef" SIGNAME="ip_pipe_ext_tog_kernel_00_null_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_ext_tog_kernel_00_null" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_01_in" RIGHT="0" SIGIS="undef" SIGNAME="ip_pipe_ext_tog_kernel_01_null_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_ext_tog_kernel_01_null" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_00_enable" RIGHT="0" SIGIS="undef" SIGNAME="ip_gnd_ext_tog_kernel_00_null_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_gnd_ext_tog_kernel_00_null" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_01_enable" RIGHT="0" SIGIS="undef" SIGNAME="ip_gnd_ext_tog_kernel_01_null_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_gnd_ext_tog_kernel_01_null" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_dbg_hub_fw_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ip_pipe_dbg_hub_fw_00_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ip_pipe_dbg_hub_fw_00" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20200000FFF" INSTANCE="axi_gpio_null_user" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x20200010000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x2020001FFFF" INSTANCE="setup_aie_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x20200020000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x2020002FFFF" INSTANCE="sink_from_aie_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_gpio_null_user"/>
        <PERIPHERAL INSTANCE="setup_aie_0"/>
        <PERIPHERAL INSTANCE="sink_from_aie_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="qsfp0_161mhz" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="161132812"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="qsfp0_161mhz_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="qsfp0_161mhz_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="qsfp0_4x" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="qsfp0_4x_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="qsfp0_4x_gtx_p"/>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="qsfp0_4x_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="qsfp0_4x_grx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="qsfp1_161mhz" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="161132812"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="qsfp1_161mhz_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="qsfp1_161mhz_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="qsfp1_4x" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="qsfp1_4x_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="qsfp1_4x_gtx_p"/>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="qsfp1_4x_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="qsfp1_4x_grx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_INI_PLRAM_00" NAME="BLP_S_INI_PLRAM_00" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
      <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_S_INI_PLRAM_00_internoc"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="plram_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_INI_PLRAM_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="plram_ctrl"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_INI_DBG_00" NAME="BLP_S_INI_DBG_00" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
      <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_S_INI_DBG_00_internoc"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20205800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x202059FFFFF" INSTANCE="axi_dbg_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_INI_DBG_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_dbg_hub"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_INI_AIE_00" NAME="BLP_S_INI_AIE_00" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
      <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_S_INI_AIE_00_internoc"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ai_engine_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_INI_AIE_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ai_engine_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_noc_kernel0_M00_INI" NAME="BLP_M_M00_INI_0" TYPE="INITIATOR">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
      <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_M_M00_INI_0_internoc"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_noc_kernel0_M01_INI" NAME="BLP_M_M01_INI_0" TYPE="INITIATOR">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
      <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_M_M01_INI_0_internoc"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_noc_kernel0_M02_INI" NAME="BLP_M_M02_INI_0" TYPE="INITIATOR">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
      <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_M_M02_INI_0_internoc"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="ulp_inst_0_ai_engine_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="5" DRIVERMODE="CORE" FULLNAME="/ai_engine_0" HWVERSION="2.0" INSTANCE="ai_engine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ai_engine" SIM_BD="ulp_inst_0_ai_engine_0_0" VLNV="xilinx.com:ip:ai_engine:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=ai_engine;v=v2_0;d=pg358-versal-ai-engine.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="fast_pm_write" VALUE="true"/>
        <PARAMETER NAME="fast_dm_write" VALUE="true"/>
        <PARAMETER NAME="is_npi_enable" VALUE="true"/>
        <PARAMETER NAME="AIE_CORE_REF_CTRL_FREQMHZ" VALUE="1250"/>
        <PARAMETER NAME="AIE_REF_CLK_FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_NAMES" VALUE="aclk0,"/>
        <PARAMETER NAME="NUM_MI_AXIS" VALUE="1"/>
        <PARAMETER NAME="NUM_SI_AXIS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI_AXI" VALUE="0"/>
        <PARAMETER NAME="NUM_SI_AXI" VALUE="1"/>
        <PARAMETER NAME="NAME_MI_AXIS" VALUE="M00_AXIS,"/>
        <PARAMETER NAME="NAME_SI_AXIS" VALUE="S00_AXIS,"/>
        <PARAMETER NAME="FIFO_TYPE_SI_AXIS" VALUE="S00_AXIS{FIFO_TYPE 0}"/>
        <PARAMETER NAME="FIFO_TYPE_MI_AXIS" VALUE="M00_AXIS{FIFO_TYPE 0}"/>
        <PARAMETER NAME="AUTO_PIPELINE_SI_AXIS" VALUE="S00_AXIS{AUTO_PIPELINE 0}"/>
        <PARAMETER NAME="AUTO_PIPELINE_MI_AXIS" VALUE="M00_AXIS{AUTO_PIPELINE 0}"/>
        <PARAMETER NAME="NAME_MI_AXI"/>
        <PARAMETER NAME="NAME_SI_AXI" VALUE="S00_AXI"/>
        <PARAMETER NAME="MI_DESTID_PINS" VALUE="No"/>
        <PARAMETER NAME="NUM_TRIG_OUT" VALUE="0"/>
        <PARAMETER NAME="NUM_TRIG_IN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ADDR_VIRTUALIZATION" VALUE="0"/>
        <PARAMETER NAME="NUM_NOC_AXIS_CLKS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_ai_engine_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x200FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1250000000" DIR="O" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ai_engine_0_s00_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_aie_prog" PORT="aclk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_M00_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="input_stream_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXIS_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXIS_tlast" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXIS_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_M00_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="input_stream_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_M00_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="input_stream_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXIS_tlast" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXIS_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_noc_aie_prog_M00_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="42"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_9d54_noc_ai_mm_0_0_s_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="CATEGORY" VALUE="NOC"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="NOC_NSU_TO_AIE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ai_engine_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="CATEGORY" VALUE="PL"/>
          <PARAMETER NAME="IS_REGISTERED" VALUE="true"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M00_AXIS_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="M00_AXIS_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M00_AXIS_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M00_AXIS_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M00_AXIS_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dwc_setup_aie_0_s_M_AXIS" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="CATEGORY" VALUE="PL"/>
          <PARAMETER NAME="IS_REGISTERED" VALUE="true"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S00_AXIS_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S00_AXIS_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S00_AXIS_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S00_AXIS_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/axi_dbg_fw" HWVERSION="1.2" INSTANCE="axi_dbg_fw" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_firewall" VLNV="xilinx.com:ip:axi_firewall:1.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_firewall;v=v1_2;d=pg293-axi-firewall.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_RDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_WDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AWUSER_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C_ARUSER_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="C_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="C_NUM_READ_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="C_NUM_WRITE_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_PIPELINING" VALUE="1"/>
        <PARAMETER NAME="C_MASK_ERR_RESP" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_CTL_CLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_PROTOCOL_CHECKS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_TIMEOUT_CHECKS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_PRESCALER" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_INITIAL_DELAY" VALUE="1"/>
        <PARAMETER NAME="C_FIREWALL_MODE" VALUE="0"/>
        <PARAMETER NAME="FIREWALL_MODE" VALUE="MI_SIDE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="ENABLE_PIPELINING" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="MASK_ERR_RESP" VALUE="1"/>
        <PARAMETER NAME="ENABLE_CTL_CLOCK" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TIMEOUT_CHECKS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PRESCALER" VALUE="1"/>
        <PARAMETER NAME="ENABLE_INITIAL_DELAY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_dbg_fw_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="const_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="const_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="m_axi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="m_axi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_ctl_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_ctl_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_ctl_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctl_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctl_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_ctl_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_ctl_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctl_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_ctl_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_ctl_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="s_axi_ctl_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_ctl_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_ctl_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctl_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctl_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_ctl_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_ctl_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="mi_w_error" SIGIS="undef" SIGNAME="axi_dbg_fw_mi_w_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_dbgfw_or" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mi_r_error" SIGIS="undef" SIGNAME="axi_dbg_fw_mi_r_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_dbgfw_or" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_dbg_fw_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_h2c_M00_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="S_AXI_CTL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctl_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/axi_dbg_hub" HWVERSION="2.0" INSTANCE="axi_dbg_hub" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dbg_hub" VLNV="xilinx.com:ip:axi_dbg_hub:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/member/versal_core_docs/pg361-axi-debug-hub-versal-acap_WtMkX.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_NUM_DEBUG_CORES" VALUE="0"/>
        <PARAMETER NAME="C_EN_FALLBACK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_NUM_WR_OUTSTANDING_TXN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RD_OUTSTANDING_TXN" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ADDR_OFFSET" VALUE="0x20205800000"/>
        <PARAMETER NAME="C_ADDR_RANGE" VALUE="0x00200000"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_dbg_hub_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20205800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x202059FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_pipereg_pcie0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_pcie0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_dbg_fw_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_dbg_fw_M_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/axi_gpio_null_user" HWVERSION="2.0" INSTANCE="axi_gpio_null_user" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_gpio_null_user_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20200000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20200000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_pipereg_pl_axi0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_pl_axi0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_user_extend_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_inst_0_axi_ic_user_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/axi_ic_user" HWVERSION="1.0" INSTANCE="axi_ic_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="ulp_inst_0_axi_ic_user_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="ulp_inst_0_axi_ic_user_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_ic_user_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__experimental_features__ {__enable_axi4lite_64_mi__ 1}"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_pipereg_pl_axi0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_pl_axi0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_user_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_user_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_inst_0_axi_ic_user_extend_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/axi_ic_user_extend" HWVERSION="1.0" INSTANCE="axi_ic_user_extend" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="ulp_inst_0_axi_ic_user_extend_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="ulp_inst_0_axi_ic_user_extend_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_ic_user_extend_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__experimental_features__ {__enable_axi4lite_64_mi__ 1}"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_pipereg_pl_axi0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_pl_axi0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_user_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_gpio_null_user_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_user_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_user_extend_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_inst_0_axi_noc_aie_prog_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/axi_noc_aie_prog" HWVERSION="1.0" INSTANCE="axi_noc_aie_prog" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_noc" SIM_BD="ulp_inst_0_axi_noc_aie_prog_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_noc_aie_prog_0"/>
        <PARAMETER NAME="NUM_SI" VALUE="0"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_NSI" VALUE="1"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NUM_MC" VALUE="0"/>
        <PARAMETER NAME="NUM_MCP" VALUE="0"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="false"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc.png"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AC(24-24-24)"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRP" VALUE="15000"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TRC" VALUE="47000"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="47000"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="S00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_aie_prog_S00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_INI_AIE_00_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1250000000" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="ai_engine_0_s00_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="s00_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_INI_AIE_00" NAME="S00_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_aie_prog_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_9d54_noc_ai_mm_0_0_s_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="aie"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_inst_0_axi_noc_h2c_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/axi_noc_h2c" HWVERSION="1.0" INSTANCE="axi_noc_h2c" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_noc" SIM_BD="ulp_inst_0_axi_noc_h2c_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_noc_h2c_0"/>
        <PARAMETER NAME="NUM_SI" VALUE="0"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_NSI" VALUE="2"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NUM_MC" VALUE="0"/>
        <PARAMETER NAME="NUM_MCP" VALUE="0"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="false"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc.png"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AC(24-24-24)"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRP" VALUE="15000"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TRC" VALUE="47000"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="47000"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="S00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_S00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_INI_DBG_00_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_S01_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_S_INI_PLRAM_00_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_INI_DBG_00" NAME="S00_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_INI_PLRAM_00" NAME="S01_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_h2c_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x202_0580_0000 2M}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_h2c_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x202_0400_0000 16M}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_inst_0_axi_noc_kernel0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/axi_noc_kernel0" HWVERSION="1.0" INSTANCE="axi_noc_kernel0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="ulp_inst_0_axi_noc_kernel0_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_noc_kernel0_0"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="NUM_MI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="0"/>
        <PARAMETER NAME="NUM_NMI" VALUE="3"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NUM_MC" VALUE="0"/>
        <PARAMETER NAME="NUM_MCP" VALUE="0"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="false"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc.png"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AC(24-24-24)"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRP" VALUE="15000"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TRC" VALUE="47000"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="47000"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="M00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_M00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_M_M00_INI_0_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_M01_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_M_M01_INI_0_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_M02_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_inst_0_imp" PORT="BLP_M_M02_INI_0_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="setup_aie_0_m_axi_gmem0" DATAWIDTH="128" NAME="S00_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_INI {read_bw {819} write_bw {614} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sink_from_aie_0_m_axi_gmem1" DATAWIDTH="32" NAME="S01_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_INI {read_bw {778} write_bw {389} read_avg_burst {8} write_avg_burst {8}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_kernel0_M00_INI" NAME="M00_INI" TYPE="INITIATOR" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_kernel0_M01_INI" NAME="M01_INI" TYPE="INITIATOR" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_kernel0_M02_INI" NAME="M02_INI" TYPE="INITIATOR" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M02_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_inst_0_axi_sc_plram_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/axi_sc_plram" HWVERSION="1.0" INSTANCE="axi_sc_plram" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="ulp_inst_0_axi_sc_plram_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="ulp_inst_0_axi_sc_plram_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_axi_sc_plram_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_pipereg_kernel0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_kernel0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_noc_h2c_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_h2c" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_noc_h2c_M01_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl2_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_sc_plram_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/const_1" HWVERSION="1.1" INSTANCE="const_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_const_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="const_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="26" FULLNAME="/dwc_setup_aie_0_s" HWVERSION="1.1" INSTANCE="dwc_setup_aie_0_s" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_dwc_setup_aie_0_s_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_reset_sync_kernel0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dwc_setup_aie_0_s_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dwc_setup_aie_0_s_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dwc_setup_aie_0_s_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="s_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="setup_aie_0_s" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dwc_setup_aie_0_s_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gate_dbgfw_or" HWVERSION="2.0" INSTANCE="gate_dbgfw_or" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_gate_dbgfw_or_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_mi_w_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="mi_w_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="axi_dbg_fw_mi_r_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_fw" PORT="mi_r_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="gate_dbgfw_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ip_pipe_dbg_hub_fw_00" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/ip_gnd_ext_tog_kernel_00_null" HWVERSION="1.1" INSTANCE="ip_gnd_ext_tog_kernel_00_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ip_gnd_ext_tog_kernel_00_null_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_ext_tog_ctrl_kernel_00_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/ip_gnd_ext_tog_kernel_01_null" HWVERSION="1.1" INSTANCE="ip_gnd_ext_tog_kernel_01_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ip_gnd_ext_tog_kernel_01_null_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_ext_tog_ctrl_kernel_01_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ip_pipe_dbg_hub_fw_00" HWVERSION="1.0" INSTANCE="ip_pipe_dbg_hub_fw_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_ip_pipe_dbg_hub_fw_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="gate_dbgfw_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_dbgfw_or" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ip_pipe_dbg_hub_fw_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_dbg_hub_fw_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ip_pipe_ext_tog_kernel_00_null" HWVERSION="1.0" INSTANCE="ip_pipe_ext_tog_kernel_00_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_blp_s_ext_tog_ctrl_kernel_00_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_ext_tog_ctrl_kernel_00_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ip_pipe_ext_tog_kernel_00_null_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_ext_tog_ctrl_kernel_00_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ip_pipe_ext_tog_kernel_01_null" HWVERSION="1.0" INSTANCE="ip_pipe_ext_tog_kernel_01_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_blp_s_ext_tog_ctrl_kernel_01_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_ext_tog_ctrl_kernel_01_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ip_pipe_ext_tog_kernel_01_null_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_ext_tog_ctrl_kernel_01_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/irq_const_tieoff" HWVERSION="1.1" INSTANCE="irq_const_tieoff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_irq_const_tieoff_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In2"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In3"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In4"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In5"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In6"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In7"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In8"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In9"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In10"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In11"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In12"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In13"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In14"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In15"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In16"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In17"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In18"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In19"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In20"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In21"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In22"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In23"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In24"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In25"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In26"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In27"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In28"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In29"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In30"/>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/kernel_interrupt/xlconcat_0" HWVERSION="2.1" INSTANCE="kernel_interrupt_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="96"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="kernel_interrupt_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="kernel_interrupt_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_irq_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" HWVERSION="2.1" INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="sink_from_aie_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="setup_aie_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/kernel_interrupt/xlconstant_0" HWVERSION="1.1" INSTANCE="kernel_interrupt_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="96"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000000000000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="95" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="kernel_interrupt_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/plram_ctrl" HWVERSION="4.1" INSTANCE="plram_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_plram_ctrl_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x20204000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x2020401FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_pipereg_kernel0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_kernel0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_sc_plram_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="plram_ctrl_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="plram_ctrl_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="plram_ctrl_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_sc_plram_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plram_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/plram_ctrl_bram" HWVERSION="1.0" INSTANCE="plram_ctrl_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="emb_mem_gen" VLNV="xilinx.com:ip:emb_mem_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_XPM_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_MEMORY_PRIMITIVE" VALUE="2"/>
        <PARAMETER NAME="C_CLOCKING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_ECC_BIT_RANGE" VALUE="7:0"/>
        <PARAMETER NAME="C_MEMORY_INIT_FILE" VALUE="none"/>
        <PARAMETER NAME="C_WAKEUP_TIME" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_SLEEP_TIME" VALUE="0"/>
        <PARAMETER NAME="C_MESSAGE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="C_VERSION" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_BYTE_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_ADDR_WIDTH_A" VALUE="17"/>
        <PARAMETER NAME="C_READ_RESET_VALUE_A" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_INIT_PARAM" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="0"/>
        <PARAMETER NAME="C_RST_MODE_A" VALUE="SYNC"/>
        <PARAMETER NAME="C_WRITE_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_BYTE_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_ADDR_WIDTH_B" VALUE="17"/>
        <PARAMETER NAME="C_READ_RESET_VALUE_B" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_MODE_B" VALUE="SYNC"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_MEMORY_OPTIMIZATION" VALUE="1"/>
        <PARAMETER NAME="C_USE_EMBEDDED_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_SIM_ASSERT_CHK" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_PROTECT" VALUE="1"/>
        <PARAMETER NAME="C_IGNORE_INIT_SYNTH" VALUE="0"/>
        <PARAMETER NAME="XPM_SELECT" VALUE="0"/>
        <PARAMETER NAME="USE_MEMORY_BLOCK" VALUE="Memory_Controller"/>
        <PARAMETER NAME="MEMORY_TYPE" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="MEMORY_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="MEMORY_PRIMITIVE" VALUE="BRAM"/>
        <PARAMETER NAME="CLOCKING_MODE" VALUE="Common_Clock"/>
        <PARAMETER NAME="ECC_MODE" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="ECC_BIT_RANGE" VALUE="7:0"/>
        <PARAMETER NAME="MEMORY_INIT_FILE" VALUE="none"/>
        <PARAMETER NAME="WAKEUP_TIME" VALUE="Disable_Sleep"/>
        <PARAMETER NAME="AUTO_SLEEP_TIME" VALUE="0"/>
        <PARAMETER NAME="MESSAGE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="VERSION" VALUE="0"/>
        <PARAMETER NAME="WRITE_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="READ_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="ENABLE_BYTE_WRITES_A" VALUE="true"/>
        <PARAMETER NAME="BYTE_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="ADDR_WIDTH_A" VALUE="17"/>
        <PARAMETER NAME="READ_RESET_VALUE_A" VALUE="0"/>
        <PARAMETER NAME="MEMORY_INIT_PARAM" VALUE="0"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="RST_MODE_A" VALUE="SYNC"/>
        <PARAMETER NAME="WRITE_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="READ_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="ENABLE_BYTE_WRITES_B" VALUE="true"/>
        <PARAMETER NAME="BYTE_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="ADDR_WIDTH_B" VALUE="17"/>
        <PARAMETER NAME="READ_RESET_VALUE_B" VALUE="0"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="RST_MODE_B" VALUE="SYNC"/>
        <PARAMETER NAME="ENABLE_32BIT_ADDRESS" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_plram_ctrl_bram_0"/>
        <PARAMETER NAME="MEMORY_OPTIMIZATION" VALUE="optimize_memory"/>
        <PARAMETER NAME="USE_EMBEDDED_CONSTRAINT" VALUE="false"/>
        <PARAMETER NAME="CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="SIM_ASSERT_CHK" VALUE="false"/>
        <PARAMETER NAME="WRITE_PROTECT" VALUE="true"/>
        <PARAMETER NAME="IGNORE_INIT_SYNTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="plram_ctrl_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="plram_ctrl_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="plram_ctrl_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regcea" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="plram_ctrl_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plram_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plram_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reset_controllers/pipereg_kernel0" HWVERSION="1.0" INSTANCE="reset_controllers_pipereg_kernel0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_pipereg_kernel0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="reset_controllers_reset_sync_kernel0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="reset_controllers_pipereg_kernel0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sc_plram" PORT="aresetn"/>
            <CONNECTION INSTANCE="plram_ctrl" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_rstn_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_rstn_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reset_controllers/pipereg_kernel1" HWVERSION="1.0" INSTANCE="reset_controllers_pipereg_kernel1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_pipereg_kernel1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="reset_controllers_reset_sync_kernel1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_rstn_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_rstn_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reset_controllers/pipereg_pcie0" HWVERSION="1.0" INSTANCE="reset_controllers_pipereg_pcie0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_pipereg_pcie0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_blp_s_aresetn_pcie_reset_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pcie_reset_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="reset_controllers_pipereg_pcie0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dbg_hub" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_rstn_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_rstn_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reset_controllers/pipereg_pl_axi0" HWVERSION="1.0" INSTANCE="reset_controllers_pipereg_pl_axi0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_pipereg_pl_axi0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_blp_s_aresetn_pr_reset_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pr_reset_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="reset_controllers_pipereg_pl_axi0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_null_user" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ic_user" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_ic_user_extend" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_rstn_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_rstn_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset_controllers/reset_sync_fixed" HWVERSION="5.0" INSTANCE="reset_controllers_reset_sync_fixed" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_reset_sync_fixed_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pr_reset_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pr_reset_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset_controllers/reset_sync_kernel0" HWVERSION="5.0" INSTANCE="reset_controllers_reset_sync_kernel0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_reset_sync_kernel0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pr_reset_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pr_reset_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="reset_controllers_reset_sync_kernel0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_kernel0" PORT="D"/>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="reset_controllers_reset_sync_kernel0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="setup_aie_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="sink_from_aie_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset_controllers/reset_sync_kernel1" HWVERSION="5.0" INSTANCE="reset_controllers_reset_sync_kernel1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_reset_sync_kernel1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pr_reset_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pr_reset_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="reset_controllers_reset_sync_kernel1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_kernel1" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/reset_controllers/rstn_const" HWVERSION="1.1" INSTANCE="reset_controllers_rstn_const" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_rstn_const_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="reset_controllers_rstn_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_pipereg_kernel0" PORT="reset"/>
            <CONNECTION INSTANCE="reset_controllers_pipereg_kernel1" PORT="reset"/>
            <CONNECTION INSTANCE="reset_controllers_pipereg_pcie0" PORT="reset"/>
            <CONNECTION INSTANCE="reset_controllers_pipereg_pl_axi0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2113621766" FULLNAME="/setup_aie_0" HWVERSION="1.0" INSTANCE="setup_aie_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="setup_aie" VLNV="xilinx.com:hls:setup_aie:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_setup_aie_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.333"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x20200010000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x2020001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="stall_start_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_int" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_int" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="axi_ic_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_reset_sync_kernel0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_done" SIGIS="data"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="setup_aie_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_start" SIGIS="data"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_TVALID" SIGIS="undef" SIGNAME="dwc_setup_aie_0_s_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_TREADY" SIGIS="undef" SIGNAME="dwc_setup_aie_0_s_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dwc_setup_aie_0_s_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dwc_setup_aie_0_s" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_user_M01_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="setup_aie_0_m_axi_gmem0" DATAWIDTH="128" NAME="m_axi_gmem0" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem0_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="setup_aie_0_s" NAME="s" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xC100000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="BLP_M_M00_INI_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="BLP_M_M00_INI_0"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="2113621769" FULLNAME="/sink_from_aie_0" HWVERSION="1.0" INSTANCE="sink_from_aie_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sink_from_aie" VLNV="xilinx.com:hls:sink_from_aie:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_inst_0_sink_from_aie_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.333"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x20200020000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x2020002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="stall_start_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_int" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_int" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="axi_ic_user_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_user" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_controllers_reset_sync_kernel0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_controllers_reset_sync_kernel0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_done" SIGIS="data"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="sink_from_aie_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_interrupt_xlconcat_0_In0_1_interrupt_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_start" SIGIS="data"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="axi_noc_kernel0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_kernel0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input_stream_TVALID" SIGIS="undef" SIGNAME="ai_engine_0_M00_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="input_stream_TREADY" SIGIS="undef" SIGNAME="ai_engine_0_M00_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="input_stream_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_M00_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_user_M02_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sink_from_aie_0_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem1_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ai_engine_0_M00_AXIS" NAME="input_stream" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="input_stream_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="input_stream_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="input_stream_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xC100000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="BLP_M_M01_INI_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="BLP_M_M01_INI_0"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
