

================================================================
== Vivado HLS Report for 'pooling2d_cl'
================================================================
* Date:           Wed Apr 10 00:28:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.657 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      844|      844| 4.220 us | 4.220 us |  844|  844|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      842|      842|         3|          1|          1|   841|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     704|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      68|    -|
|Memory           |        0|      -|     256|     128|    -|
|Multiplexer      |        -|      -|       -|     189|    -|
|Register         |        -|      -|     365|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     621|    1089|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |myproject_axi_muxkbM_U192  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    |myproject_axi_muxkbM_U193  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    |myproject_axi_muxkbM_U194  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    |myproject_axi_muxkbM_U195  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |Total                      |                      |        0|      0|  0|  68|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_U  |pooling2d_cl_linezec  |        0|  64|  32|    0|    29|    6|     1|          174|
    |line_buffer_Array_V_2_U  |pooling2d_cl_linezec  |        0|  64|  32|    0|    29|    6|     1|          174|
    |line_buffer_Array_V_1_U  |pooling2d_cl_linezec  |        0|  64|  32|    0|    29|    6|     1|          174|
    |line_buffer_Array_V_s_U  |pooling2d_cl_linezec  |        0|  64|  32|    0|    29|    6|     1|          174|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        0| 256| 128|    0|   116|   24|     4|          696|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_702_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_714_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_652_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_664_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_270_p2               |     +    |      0|  0|  17|          10|           1|
    |and_ln191_1_fu_458_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_464_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_452_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_242                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_267                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_271                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_747                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op152         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op19          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_640_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_976_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_508_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_763_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_634_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_546_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_552_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_834_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_590_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_596_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_905_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_502_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_1_fu_426_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_2_fu_436_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_3_fu_446_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_fu_416_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln212_fu_646_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln216_fu_696_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln241_fu_264_p2              |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_720_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_670_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_10_fu_900_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_11_fu_893_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_12_fu_959_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_14_fu_971_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_15_fu_964_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_2_fu_758_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_751_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln65_4_fu_817_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_829_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_822_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln65_8_fu_888_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_746_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_2_fu_780_p5                   |  select  |      0|  0|   2|           1|           2|
    |tmp_3_fu_851_p5                   |  select  |      0|  0|   2|           1|           2|
    |tmp_4_fu_922_p5                   |  select  |      0|  0|   2|           1|           2|
    |tmp_5_fu_993_p5                   |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 704|         566|         382|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_253  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_242                       |   9|          2|   10|         20|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 189|         41|  183|        400|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln191_2_reg_1033                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_253  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_253  |  32|   0|   32|          0|
    |icmp_ln1496_10_reg_1175                      |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_1067                       |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1169                       |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1097                       |   1|   0|    1|          0|
    |icmp_ln1496_5_reg_1103                       |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_1133                       |   1|   0|    1|          0|
    |icmp_ln1496_8_reg_1139                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_1061                         |   1|   0|    1|          0|
    |icmp_ln212_reg_1181                          |   1|   0|    1|          0|
    |icmp_ln241_reg_1024                          |   1|   0|    1|          0|
    |indvar_flatten_reg_242                       |  10|   0|   10|          0|
    |kernel_data_V_3_12                           |   6|   0|    6|          0|
    |kernel_data_V_3_13                           |   6|   0|    6|          0|
    |kernel_data_V_3_14                           |   6|   0|    6|          0|
    |kernel_data_V_3_15                           |   6|   0|    6|          0|
    |kernel_data_V_3_4                            |   6|   0|    6|          0|
    |kernel_data_V_3_5                            |   6|   0|    6|          0|
    |kernel_data_V_3_6                            |   6|   0|    6|          0|
    |kernel_data_V_3_7                            |   6|   0|    6|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_0_V_2_reg_1073                   |   6|   0|   16|         10|
    |pool_window_0_V_4_reg_1109                   |   6|   0|   16|         10|
    |pool_window_0_V_6_reg_1145                   |   6|   0|   16|         10|
    |pool_window_0_V_reg_1037                     |   6|   0|   16|         10|
    |pool_window_1_V_2_reg_1079                   |   6|   0|   16|         10|
    |pool_window_1_V_4_reg_1115                   |   6|   0|   16|         10|
    |pool_window_1_V_6_reg_1151                   |   6|   0|   16|         10|
    |pool_window_1_V_reg_1043                     |   6|   0|   16|         10|
    |pool_window_2_V_2_reg_1085                   |   6|   0|   16|         10|
    |pool_window_2_V_4_reg_1121                   |   6|   0|   16|         10|
    |pool_window_2_V_6_reg_1157                   |   6|   0|   16|         10|
    |pool_window_2_V_reg_1049                     |   6|   0|   16|         10|
    |pool_window_3_V_2_reg_1091                   |   6|   0|   16|         10|
    |pool_window_3_V_4_reg_1127                   |   6|   0|   16|         10|
    |pool_window_3_V_6_reg_1163                   |   6|   0|   16|         10|
    |pool_window_3_V_reg_1055                     |   6|   0|   16|         10|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 365|   0|  525|        160|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|start_full_n             |  in |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|start_out                | out |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|start_write              | out |    1| ap_ctrl_hs |   pooling2d_cl  | return value |
|data_V_data_0_V_dout     |  in |    6|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_1_V_dout     |  in |    6|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_2_V_dout     |  in |    6|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_3_V_dout     |  in |    6|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

