

================================================================
== Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'
================================================================
* Date:           Sat Apr 12 12:18:42 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.164 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../layer.h:45->../layer.h:184]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:44->../layer.h:184]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln44 = store i3 0, i3 %i" [../layer.h:44->../layer.h:184]   --->   Operation 9 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln45 = store i4 0, i4 %j" [../layer.h:45->../layer.h:184]   --->   Operation 10 'store' 'store_ln45' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [../layer.h:44->../layer.h:184]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln44 = icmp_eq  i6 %indvar_flatten_load, i6 32" [../layer.h:44->../layer.h:184]   --->   Operation 13 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln44 = add i6 %indvar_flatten_load, i6 1" [../layer.h:44->../layer.h:184]   --->   Operation 14 'add' 'add_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc8.i, void %_Z9transposeILm4ELm8EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub" [../layer.h:44->../layer.h:184]   --->   Operation 15 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../layer.h:45->../layer.h:184]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [../layer.h:44->../layer.h:184]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.74ns)   --->   "%i_33 = add i3 %i_load, i3 1" [../layer.h:44->../layer.h:184]   --->   Operation 18 'add' 'i_33' <Predicate = (!icmp_ln44)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%icmp_ln45 = icmp_eq  i4 %j_load, i4 8" [../layer.h:45->../layer.h:184]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.45ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i4 0, i4 %j_load" [../layer.h:44->../layer.h:184]   --->   Operation 20 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i4 %select_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 21 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i3 %i_33, i3 %i_load" [../layer.h:44->../layer.h:184]   --->   Operation 22 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %select_ln44_2" [../layer.h:44->../layer.h:184]   --->   Operation 23 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_l_plus1_0_addr = getelementptr i25 %w_l_plus1_0, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 24 'getelementptr' 'w_l_plus1_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_l_plus1_1_addr = getelementptr i25 %w_l_plus1_1, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 25 'getelementptr' 'w_l_plus1_1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w_l_plus1_2_addr = getelementptr i25 %w_l_plus1_2, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 26 'getelementptr' 'w_l_plus1_2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_l_plus1_3_addr = getelementptr i25 %w_l_plus1_3, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 27 'getelementptr' 'w_l_plus1_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_l_plus1_4_addr = getelementptr i25 %w_l_plus1_4, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 28 'getelementptr' 'w_l_plus1_4_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w_l_plus1_5_addr = getelementptr i25 %w_l_plus1_5, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 29 'getelementptr' 'w_l_plus1_5_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w_l_plus1_6_addr = getelementptr i25 %w_l_plus1_6, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 30 'getelementptr' 'w_l_plus1_6_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%w_l_plus1_7_addr = getelementptr i25 %w_l_plus1_7, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 31 'getelementptr' 'w_l_plus1_7_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.79ns)   --->   "%w_l_plus1_0_load = load i2 %w_l_plus1_0_addr" [../layer.h:44->../layer.h:184]   --->   Operation 32 'load' 'w_l_plus1_0_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 33 [2/2] (0.79ns)   --->   "%w_l_plus1_1_load = load i2 %w_l_plus1_1_addr" [../layer.h:44->../layer.h:184]   --->   Operation 33 'load' 'w_l_plus1_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%w_l_plus1_2_load = load i2 %w_l_plus1_2_addr" [../layer.h:44->../layer.h:184]   --->   Operation 34 'load' 'w_l_plus1_2_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%w_l_plus1_3_load = load i2 %w_l_plus1_3_addr" [../layer.h:44->../layer.h:184]   --->   Operation 35 'load' 'w_l_plus1_3_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%w_l_plus1_4_load = load i2 %w_l_plus1_4_addr" [../layer.h:44->../layer.h:184]   --->   Operation 36 'load' 'w_l_plus1_4_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%w_l_plus1_5_load = load i2 %w_l_plus1_5_addr" [../layer.h:44->../layer.h:184]   --->   Operation 37 'load' 'w_l_plus1_5_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%w_l_plus1_6_load = load i2 %w_l_plus1_6_addr" [../layer.h:44->../layer.h:184]   --->   Operation 38 'load' 'w_l_plus1_6_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (0.79ns)   --->   "%w_l_plus1_7_load = load i2 %w_l_plus1_7_addr" [../layer.h:44->../layer.h:184]   --->   Operation 39 'load' 'w_l_plus1_7_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 40 [1/1] (0.86ns)   --->   "%j_2 = add i4 %select_ln44, i4 1" [../layer.h:45->../layer.h:184]   --->   Operation 40 'add' 'j_2' <Predicate = (!icmp_ln44)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 %add_ln44, i6 %indvar_flatten" [../layer.h:44->../layer.h:184]   --->   Operation 41 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln44 = store i3 %select_ln44_2, i3 %i" [../layer.h:44->../layer.h:184]   --->   Operation 42 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln45 = store i4 %j_2, i4 %j" [../layer.h:45->../layer.h:184]   --->   Operation 43 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%select_ln44_2_cast = zext i3 %select_ln44_2" [../layer.h:44->../layer.h:184]   --->   Operation 46 'zext' 'select_ln44_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.79ns)   --->   "%w_l_plus1_0_load = load i2 %w_l_plus1_0_addr" [../layer.h:44->../layer.h:184]   --->   Operation 47 'load' 'w_l_plus1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 48 [1/2] (0.79ns)   --->   "%w_l_plus1_1_load = load i2 %w_l_plus1_1_addr" [../layer.h:44->../layer.h:184]   --->   Operation 48 'load' 'w_l_plus1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/2] (0.79ns)   --->   "%w_l_plus1_2_load = load i2 %w_l_plus1_2_addr" [../layer.h:44->../layer.h:184]   --->   Operation 49 'load' 'w_l_plus1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 50 [1/2] (0.79ns)   --->   "%w_l_plus1_3_load = load i2 %w_l_plus1_3_addr" [../layer.h:44->../layer.h:184]   --->   Operation 50 'load' 'w_l_plus1_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 51 [1/2] (0.79ns)   --->   "%w_l_plus1_4_load = load i2 %w_l_plus1_4_addr" [../layer.h:44->../layer.h:184]   --->   Operation 51 'load' 'w_l_plus1_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/2] (0.79ns)   --->   "%w_l_plus1_5_load = load i2 %w_l_plus1_5_addr" [../layer.h:44->../layer.h:184]   --->   Operation 52 'load' 'w_l_plus1_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/2] (0.79ns)   --->   "%w_l_plus1_6_load = load i2 %w_l_plus1_6_addr" [../layer.h:44->../layer.h:184]   --->   Operation 53 'load' 'w_l_plus1_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 54 [1/2] (0.79ns)   --->   "%w_l_plus1_7_load = load i2 %w_l_plus1_7_addr" [../layer.h:44->../layer.h:184]   --->   Operation 54 'load' 'w_l_plus1_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln44, i2 0" [../layer.h:46->../layer.h:184]   --->   Operation 55 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%add_ln46 = add i5 %tmp_2, i5 %select_ln44_2_cast" [../layer.h:46->../layer.h:184]   --->   Operation 56 'add' 'add_ln46' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %add_ln46" [../layer.h:46->../layer.h:184]   --->   Operation 57 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln46" [../layer.h:46->../layer.h:184]   --->   Operation 58 'getelementptr' 'w_l_plus1_T_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:45->../layer.h:184]   --->   Operation 59 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.83ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.8i25.i25.i3, i3 0, i25 %w_l_plus1_0_load, i3 1, i25 %w_l_plus1_1_load, i3 2, i25 %w_l_plus1_2_load, i3 3, i25 %w_l_plus1_3_load, i3 4, i25 %w_l_plus1_4_load, i3 5, i25 %w_l_plus1_5_load, i3 6, i25 %w_l_plus1_6_load, i3 7, i25 %w_l_plus1_7_load, i25 0, i3 %trunc_ln44" [../layer.h:46->../layer.h:184]   --->   Operation 60 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.79ns)   --->   "%store_ln46 = store i25 %tmp, i5 %w_l_plus1_T_addr" [../layer.h:46->../layer.h:184]   --->   Operation 61 'store' 'store_ln46' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.i" [../layer.h:45->../layer.h:184]   --->   Operation 62 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_l_plus1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln44            (store            ) [ 000]
store_ln45            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln44             (icmp             ) [ 010]
add_ln44              (add              ) [ 000]
br_ln44               (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
i_33                  (add              ) [ 000]
icmp_ln45             (icmp             ) [ 000]
select_ln44           (select           ) [ 000]
trunc_ln44            (trunc            ) [ 011]
select_ln44_2         (select           ) [ 011]
zext_ln44             (zext             ) [ 000]
w_l_plus1_0_addr      (getelementptr    ) [ 011]
w_l_plus1_1_addr      (getelementptr    ) [ 011]
w_l_plus1_2_addr      (getelementptr    ) [ 011]
w_l_plus1_3_addr      (getelementptr    ) [ 011]
w_l_plus1_4_addr      (getelementptr    ) [ 011]
w_l_plus1_5_addr      (getelementptr    ) [ 011]
w_l_plus1_6_addr      (getelementptr    ) [ 011]
w_l_plus1_7_addr      (getelementptr    ) [ 011]
j_2                   (add              ) [ 000]
store_ln44            (store            ) [ 000]
store_ln44            (store            ) [ 000]
store_ln45            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
select_ln44_2_cast    (zext             ) [ 000]
w_l_plus1_0_load      (load             ) [ 000]
w_l_plus1_1_load      (load             ) [ 000]
w_l_plus1_2_load      (load             ) [ 000]
w_l_plus1_3_load      (load             ) [ 000]
w_l_plus1_4_load      (load             ) [ 000]
w_l_plus1_5_load      (load             ) [ 000]
w_l_plus1_6_load      (load             ) [ 000]
w_l_plus1_7_load      (load             ) [ 000]
tmp_2                 (bitconcatenate   ) [ 000]
add_ln46              (add              ) [ 000]
zext_ln46             (zext             ) [ 000]
w_l_plus1_T_addr      (getelementptr    ) [ 000]
specpipeline_ln45     (specpipeline     ) [ 000]
tmp                   (sparsemux        ) [ 000]
store_ln46            (store            ) [ 000]
br_ln45               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_l_plus1_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_l_plus1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_l_plus1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_l_plus1_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_l_plus1_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_l_plus1_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_l_plus1_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_l_plus1_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_l_plus1_T">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_1_VITIS_LOOP_45_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i25.i25.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w_l_plus1_0_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="25" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_0_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="w_l_plus1_1_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="25" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_1_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w_l_plus1_2_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="25" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_2_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="w_l_plus1_3_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="25" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_3_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="w_l_plus1_4_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="25" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_4_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="w_l_plus1_5_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="25" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_5_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w_l_plus1_6_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="25" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_6_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="w_l_plus1_7_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="25" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_7_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_0_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_1_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_2_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_3_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_4_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_5_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_6_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_7_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="w_l_plus1_T_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="25" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln46_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="25" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln44_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln45_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln44_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln44_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_33_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln45_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln44_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln44_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln44_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln44_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln44_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln44_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln45_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln44_2_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_2_cast/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="1"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln46_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln46_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="25" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="0" index="2" bw="25" slack="0"/>
<pin id="329" dir="0" index="3" bw="3" slack="0"/>
<pin id="330" dir="0" index="4" bw="25" slack="0"/>
<pin id="331" dir="0" index="5" bw="3" slack="0"/>
<pin id="332" dir="0" index="6" bw="25" slack="0"/>
<pin id="333" dir="0" index="7" bw="3" slack="0"/>
<pin id="334" dir="0" index="8" bw="25" slack="0"/>
<pin id="335" dir="0" index="9" bw="3" slack="0"/>
<pin id="336" dir="0" index="10" bw="25" slack="0"/>
<pin id="337" dir="0" index="11" bw="3" slack="0"/>
<pin id="338" dir="0" index="12" bw="25" slack="0"/>
<pin id="339" dir="0" index="13" bw="3" slack="0"/>
<pin id="340" dir="0" index="14" bw="25" slack="0"/>
<pin id="341" dir="0" index="15" bw="3" slack="0"/>
<pin id="342" dir="0" index="16" bw="25" slack="0"/>
<pin id="343" dir="0" index="17" bw="25" slack="0"/>
<pin id="344" dir="0" index="18" bw="3" slack="1"/>
<pin id="345" dir="1" index="19" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="j_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="379" class="1005" name="indvar_flatten_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln44_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="1"/>
<pin id="391" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="395" class="1005" name="select_ln44_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="w_l_plus1_0_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="1"/>
<pin id="402" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_0_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="w_l_plus1_1_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="1"/>
<pin id="407" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_1_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="w_l_plus1_2_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="1"/>
<pin id="412" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_2_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="w_l_plus1_3_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_3_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="w_l_plus1_4_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_4_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="w_l_plus1_5_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="1"/>
<pin id="427" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_5_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="w_l_plus1_6_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_6_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="w_l_plus1_7_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="1"/>
<pin id="437" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="86" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="93" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="100" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="107" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="114" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="121" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="128" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="135" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="233" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="233" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="245" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="239" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="236" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="287"><net_src comp="251" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="227" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="263" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="283" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="304" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="348"><net_src comp="142" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="349"><net_src comp="30" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="350"><net_src comp="148" pin="3"/><net_sink comp="325" pin=4"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="325" pin=5"/></net>

<net id="352"><net_src comp="154" pin="3"/><net_sink comp="325" pin=6"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="325" pin=7"/></net>

<net id="354"><net_src comp="160" pin="3"/><net_sink comp="325" pin=8"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="325" pin=9"/></net>

<net id="356"><net_src comp="166" pin="3"/><net_sink comp="325" pin=10"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="325" pin=11"/></net>

<net id="358"><net_src comp="172" pin="3"/><net_sink comp="325" pin=12"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="325" pin=13"/></net>

<net id="360"><net_src comp="178" pin="3"/><net_sink comp="325" pin=14"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="325" pin=15"/></net>

<net id="362"><net_src comp="184" pin="3"/><net_sink comp="325" pin=16"/></net>

<net id="363"><net_src comp="72" pin="0"/><net_sink comp="325" pin=17"/></net>

<net id="364"><net_src comp="325" pin="19"/><net_sink comp="197" pin=1"/></net>

<net id="368"><net_src comp="74" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="375"><net_src comp="78" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="382"><net_src comp="82" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="392"><net_src comp="259" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="325" pin=18"/></net>

<net id="398"><net_src comp="263" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="403"><net_src comp="86" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="408"><net_src comp="93" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="413"><net_src comp="100" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="418"><net_src comp="107" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="423"><net_src comp="114" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="428"><net_src comp="121" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="433"><net_src comp="128" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="438"><net_src comp="135" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_l_plus1_T | {2 }
 - Input state : 
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_0 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_1 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_2 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_3 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_4 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_5 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_6 | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln44 : 1
		store_ln45 : 1
		indvar_flatten_load : 1
		icmp_ln44 : 2
		add_ln44 : 2
		br_ln44 : 3
		j_load : 1
		i_load : 1
		i_33 : 2
		icmp_ln45 : 2
		select_ln44 : 3
		trunc_ln44 : 4
		select_ln44_2 : 3
		zext_ln44 : 4
		w_l_plus1_0_addr : 5
		w_l_plus1_1_addr : 5
		w_l_plus1_2_addr : 5
		w_l_plus1_3_addr : 5
		w_l_plus1_4_addr : 5
		w_l_plus1_5_addr : 5
		w_l_plus1_6_addr : 5
		w_l_plus1_7_addr : 5
		w_l_plus1_0_load : 6
		w_l_plus1_1_load : 6
		w_l_plus1_2_load : 6
		w_l_plus1_3_load : 6
		w_l_plus1_4_load : 6
		w_l_plus1_5_load : 6
		w_l_plus1_6_load : 6
		w_l_plus1_7_load : 6
		j_2 : 4
		store_ln44 : 3
		store_ln44 : 4
		store_ln45 : 5
	State 2
		add_ln46 : 1
		zext_ln46 : 2
		w_l_plus1_T_addr : 3
		tmp : 1
		store_ln46 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln44_fu_227      |    0    |    13   |
|    add   |        i_33_fu_239        |    0    |    10   |
|          |         j_2_fu_283        |    0    |    12   |
|          |      add_ln46_fu_314      |    0    |    12   |
|----------|---------------------------|---------|---------|
| sparsemux|         tmp_fu_325        |    0    |    43   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln44_fu_221     |    0    |    13   |
|          |      icmp_ln45_fu_245     |    0    |    12   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln44_fu_251    |    0    |    4    |
|          |    select_ln44_2_fu_263   |    0    |    3    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln44_fu_259     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln44_fu_271     |    0    |    0    |
|   zext   | select_ln44_2_cast_fu_304 |    0    |    0    |
|          |      zext_ln46_fu_320     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_2_fu_307       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   122   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_372       |    3   |
| indvar_flatten_reg_379 |    6   |
|        j_reg_365       |    4   |
|  select_ln44_2_reg_395 |    3   |
|   trunc_ln44_reg_389   |    3   |
|w_l_plus1_0_addr_reg_400|    2   |
|w_l_plus1_1_addr_reg_405|    2   |
|w_l_plus1_2_addr_reg_410|    2   |
|w_l_plus1_3_addr_reg_415|    2   |
|w_l_plus1_4_addr_reg_420|    2   |
|w_l_plus1_5_addr_reg_425|    2   |
|w_l_plus1_6_addr_reg_430|    2   |
|w_l_plus1_7_addr_reg_435|    2   |
+------------------------+--------+
|          Total         |   35   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_142 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_148 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_166 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_172 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_178 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   32   ||  3.912  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   35   |   194  |
+-----------+--------+--------+--------+
