// -------------------------------------------------------------
// 
// File Name: D:\LmtB16_V1\LmtB16_V1.v
// Created: 2022-06-24 10:00:36
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 4e-08
// Target subsystem base rate: 4e-08
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: LmtB16_V1
// Source Path: LmtB16_V1/LmtB16_V1
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module LmtB16_V1
          (
           In_b16,
           LmtPos_b16,
           LmtNeg_b16,
           Out_b16
          );



  input   signed [15:0] In_b16;  // int16
  input   signed [15:0] LmtPos_b16;  // int16
  input   signed [15:0] LmtNeg_b16;  // int16
  output  signed [15:0] Out_b16;  // int16

  wire RO34_relop1;
  wire signed [15:0] Switch297_out1;  // int16
  wire RO33_relop1;
  wire signed [15:0] Switch298_out1;  // int16


  assign RO34_relop1 = In_b16 > LmtPos_b16;



  assign Switch297_out1 = (RO34_relop1 == 1'b0 ? In_b16 :
              LmtPos_b16);



  assign RO33_relop1 = Switch297_out1 < LmtNeg_b16;



  assign Switch298_out1 = (RO33_relop1 == 1'b0 ? Switch297_out1 :
              LmtNeg_b16);



  assign Out_b16 = Switch298_out1;

endmodule  // LmtB16_V1

