<stg><name>update_weights.1_Pipeline_VITIS_LOOP_195_9</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bias_norm = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i64 0, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc118:0 %i = load i7 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc118:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:2 %icmp_ln195 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc118:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:4 %add_ln195 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc118:5 %br_ln195 = br i1 %icmp_ln195, void %for.inc118.split, void %for.end120.exitStub

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="7">
<![CDATA[
for.inc118.split:1 %i_5_cast = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118.split:3 %d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="d_biases2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:4 %d_biases2_load = load i6 %d_biases2_addr

]]></Node>
<StgValue><ssdm name="d_biases2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118.split:6 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc118.split:14 %store_ln195 = store i7 %add_ln195, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:4 %d_biases2_load = load i6 %d_biases2_addr

]]></Node>
<StgValue><ssdm name="d_biases2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:5 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:5 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:5 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:7 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="47" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:5 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:7 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="49" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:5 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
for.inc118.split:8 %bitcast_ln196 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln196"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:9 %sub2 = dsub i64 %bitcast_ln196, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="52" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:9 %sub2 = dsub i64 %bitcast_ln196, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="53" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:9 %sub2 = dsub i64 %bitcast_ln196, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="54" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:9 %sub2 = dsub i64 %bitcast_ln196, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="55" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:9 %sub2 = dsub i64 %bitcast_ln196, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
for.inc118.split:10 %bitcast_ln196_1 = bitcast i64 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln196_1"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc118.split:11 %store_ln196 = store i64 %bitcast_ln196_1, i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:12 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="59" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:12 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="60" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:12 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="61" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:12 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="62" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:12 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="63" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc118.split:0 %bias_norm_load_2 = load i64 %bias_norm

]]></Node>
<StgValue><ssdm name="bias_norm_load_2"/></StgValue>
</operation>

<operation id="64" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>

<operation id="72" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end120.exitStub:0 %bias_norm_load = load i64 %bias_norm

]]></Node>
<StgValue><ssdm name="bias_norm_load"/></StgValue>
</operation>

<operation id="73" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end120.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %bias_norm_4_out, i64 %bias_norm_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end120.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="65" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="66" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="67" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="68" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118.split:2 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="69" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>

<operation id="70" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc118.split:15 %store_ln195 = store i64 %bias_norm_2, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="71" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc118.split:16 %br_ln195 = br void %for.inc118

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="d_biases2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="biases2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="bias_norm_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias_norm_4_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="bias_norm" fromId="127" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_127" to="i_5" fromId="127" toId="26">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="27">
</dataflow>
<dataflow id="132" from="biases2" to="specinterface_ln0" fromId="125" toId="27">
</dataflow>
<dataflow id="134" from="empty_17" to="specinterface_ln0" fromId="133" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="139" from="empty_18" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="143" from="empty_18" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="144" from="empty_18" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="145" from="empty_18" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="150" from="empty_18" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="151" from="empty_18" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="27">
</dataflow>
<dataflow id="153" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_154" to="store_ln0" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="i_5" to="store_ln0" fromId="26" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln0" fromId="157" toId="29">
</dataflow>
<dataflow id="159" from="bias_norm" to="store_ln0" fromId="25" toId="29">
</dataflow>
<dataflow id="160" from="i_5" to="i" fromId="26" toId="31">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="161" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specpipeline_ln0" fromId="140" toId="32">
</dataflow>
<dataflow id="164" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="32">
</dataflow>
<dataflow id="166" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="32">
</dataflow>
<dataflow id="168" from="p_str" to="specpipeline_ln0" fromId="167" toId="32">
</dataflow>
<dataflow id="169" from="i" to="icmp_ln195" fromId="31" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_170" to="icmp_ln195" fromId="170" toId="33">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="172" toId="34">
</dataflow>
<dataflow id="175" from="StgValue_174" to="empty" fromId="174" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_174" to="empty" fromId="174" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_174" to="empty" fromId="174" toId="34">
</dataflow>
<dataflow id="178" from="i" to="add_ln195" fromId="31" toId="35">
</dataflow>
<dataflow id="180" from="StgValue_179" to="add_ln195" fromId="179" toId="35">
</dataflow>
<dataflow id="181" from="icmp_ln195" to="br_ln195" fromId="33" toId="36">
</dataflow>
<dataflow id="182" from="i" to="i_5_cast" fromId="31" toId="37">
</dataflow>
<dataflow id="183" from="d_biases2" to="d_biases2_addr" fromId="124" toId="38">
</dataflow>
<dataflow id="185" from="StgValue_184" to="d_biases2_addr" fromId="184" toId="38">
</dataflow>
<dataflow id="186" from="i_5_cast" to="d_biases2_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="187" from="d_biases2_addr" to="d_biases2_load" fromId="38" toId="39">
</dataflow>
<dataflow id="188" from="biases2" to="biases2_addr" fromId="125" toId="40">
</dataflow>
<dataflow id="189" from="StgValue_184" to="biases2_addr" fromId="184" toId="40">
</dataflow>
<dataflow id="190" from="i_5_cast" to="biases2_addr" fromId="37" toId="40">
</dataflow>
<dataflow id="191" from="add_ln195" to="store_ln195" fromId="35" toId="41">
</dataflow>
<dataflow id="192" from="i_5" to="store_ln195" fromId="26" toId="41">
</dataflow>
<dataflow id="193" from="d_biases2_addr" to="d_biases2_load" fromId="38" toId="42">
</dataflow>
<dataflow id="194" from="d_biases2_load" to="mul3" fromId="42" toId="43">
</dataflow>
<dataflow id="196" from="StgValue_195" to="mul3" fromId="195" toId="43">
</dataflow>
<dataflow id="197" from="d_biases2_load" to="mul3" fromId="42" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_195" to="mul3" fromId="195" toId="44">
</dataflow>
<dataflow id="199" from="d_biases2_load" to="mul3" fromId="42" toId="45">
</dataflow>
<dataflow id="200" from="StgValue_195" to="mul3" fromId="195" toId="45">
</dataflow>
<dataflow id="201" from="biases2_addr" to="biases2_load" fromId="40" toId="46">
</dataflow>
<dataflow id="202" from="d_biases2_load" to="mul3" fromId="42" toId="47">
</dataflow>
<dataflow id="203" from="StgValue_195" to="mul3" fromId="195" toId="47">
</dataflow>
<dataflow id="204" from="biases2_addr" to="biases2_load" fromId="40" toId="48">
</dataflow>
<dataflow id="205" from="d_biases2_load" to="mul3" fromId="42" toId="49">
</dataflow>
<dataflow id="206" from="StgValue_195" to="mul3" fromId="195" toId="49">
</dataflow>
<dataflow id="207" from="biases2_load" to="bitcast_ln196" fromId="48" toId="50">
</dataflow>
<dataflow id="208" from="bitcast_ln196" to="sub2" fromId="50" toId="51">
</dataflow>
<dataflow id="209" from="mul3" to="sub2" fromId="49" toId="51">
</dataflow>
<dataflow id="210" from="bitcast_ln196" to="sub2" fromId="50" toId="52">
</dataflow>
<dataflow id="211" from="mul3" to="sub2" fromId="49" toId="52">
</dataflow>
<dataflow id="212" from="bitcast_ln196" to="sub2" fromId="50" toId="53">
</dataflow>
<dataflow id="213" from="mul3" to="sub2" fromId="49" toId="53">
</dataflow>
<dataflow id="214" from="bitcast_ln196" to="sub2" fromId="50" toId="54">
</dataflow>
<dataflow id="215" from="mul3" to="sub2" fromId="49" toId="54">
</dataflow>
<dataflow id="216" from="bitcast_ln196" to="sub2" fromId="50" toId="55">
</dataflow>
<dataflow id="217" from="mul3" to="sub2" fromId="49" toId="55">
</dataflow>
<dataflow id="218" from="sub2" to="bitcast_ln196_1" fromId="55" toId="56">
</dataflow>
<dataflow id="219" from="bitcast_ln196_1" to="store_ln196" fromId="56" toId="57">
</dataflow>
<dataflow id="220" from="biases2_addr" to="store_ln196" fromId="40" toId="57">
</dataflow>
<dataflow id="221" from="sub2" to="mul5" fromId="55" toId="58">
</dataflow>
<dataflow id="222" from="sub2" to="mul5" fromId="55" toId="58">
</dataflow>
<dataflow id="223" from="sub2" to="mul5" fromId="55" toId="59">
</dataflow>
<dataflow id="224" from="sub2" to="mul5" fromId="55" toId="59">
</dataflow>
<dataflow id="225" from="sub2" to="mul5" fromId="55" toId="60">
</dataflow>
<dataflow id="226" from="sub2" to="mul5" fromId="55" toId="60">
</dataflow>
<dataflow id="227" from="sub2" to="mul5" fromId="55" toId="61">
</dataflow>
<dataflow id="228" from="sub2" to="mul5" fromId="55" toId="61">
</dataflow>
<dataflow id="229" from="sub2" to="mul5" fromId="55" toId="62">
</dataflow>
<dataflow id="230" from="sub2" to="mul5" fromId="55" toId="62">
</dataflow>
<dataflow id="231" from="bias_norm" to="bias_norm_load_2" fromId="25" toId="63">
</dataflow>
<dataflow id="232" from="bias_norm_load_2" to="bias_norm_2" fromId="63" toId="64">
</dataflow>
<dataflow id="233" from="mul5" to="bias_norm_2" fromId="62" toId="64">
</dataflow>
<dataflow id="234" from="bias_norm_load_2" to="bias_norm_2" fromId="63" toId="65">
</dataflow>
<dataflow id="235" from="mul5" to="bias_norm_2" fromId="62" toId="65">
</dataflow>
<dataflow id="236" from="bias_norm_load_2" to="bias_norm_2" fromId="63" toId="66">
</dataflow>
<dataflow id="237" from="mul5" to="bias_norm_2" fromId="62" toId="66">
</dataflow>
<dataflow id="238" from="bias_norm_load_2" to="bias_norm_2" fromId="63" toId="67">
</dataflow>
<dataflow id="239" from="mul5" to="bias_norm_2" fromId="62" toId="67">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecLoopName" to="specloopname_ln158" fromId="240" toId="68">
</dataflow>
<dataflow id="243" from="empty_26" to="specloopname_ln158" fromId="242" toId="68">
</dataflow>
<dataflow id="244" from="bias_norm_load_2" to="bias_norm_2" fromId="63" toId="69">
</dataflow>
<dataflow id="245" from="mul5" to="bias_norm_2" fromId="62" toId="69">
</dataflow>
<dataflow id="246" from="bias_norm_2" to="store_ln195" fromId="69" toId="70">
</dataflow>
<dataflow id="247" from="bias_norm" to="store_ln195" fromId="25" toId="70">
</dataflow>
<dataflow id="248" from="bias_norm" to="bias_norm_load" fromId="25" toId="72">
</dataflow>
<dataflow id="250" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="249" toId="73">
</dataflow>
<dataflow id="251" from="bias_norm_4_out" to="write_ln0" fromId="126" toId="73">
</dataflow>
<dataflow id="252" from="bias_norm_load" to="write_ln0" fromId="72" toId="73">
</dataflow>
<dataflow id="253" from="icmp_ln195" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="254" from="icmp_ln195" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="255" from="icmp_ln195" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="256" from="icmp_ln195" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="257" from="icmp_ln195" to="StgValue_19" fromId="33" toId="19">
</dataflow>
</dataflows>


</stg>
