# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../project_4/project_4.srcs/sources_1/new/add4bit.v" \
"../../../../../../adder.v" \
"../../../../../project_4/project_4.srcs/sources_1/new/full_adder.v" \
"../../../../../project_4/project_4.srcs/sim_1/new/tb_add4bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
