// Seed: 2009936389
module module_0 (
    output wire id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    output supply1 id_15,
    output tri id_16
);
  assign id_2 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3,
    input tri0 id_4
    , id_9,
    output tri0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  wire id_10;
  module_0(
      id_5,
      id_5,
      id_5,
      id_1,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1,
      id_5,
      id_1,
      id_2,
      id_2,
      id_1,
      id_4,
      id_3,
      id_5
  );
  assign id_3 = 1 / id_9;
endmodule
