# vsim work.CCR_Reg_TB 
# Start time: 19:07:00 on Dec 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ccr_reg_tb(tb)
# Loading work.ccr_reg(rtl)
add wave *
run 50 ns
# ** Note: CCR REGISTER TEST PASSED
#    Time: 30 ns  Iteration: 0  Instance: /ccr_reg_tb
# End time: 19:08:13 on Dec 18,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
