;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 561, 640
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, @106
	ADD 230, @9
	ADD 230, @9
	SUB 82, @10
	JMZ 100, 50
	SPL <0, -94
	ADD @0, @2
	JMZ 100, 50
	SPL <0, -94
	JMZ 100, 50
	SPL -0, 9
	SUB #12, <200
	JMN -0, 9
	ADD @121, @106
	JMZ 100, 50
	SPL <0, -94
	MOV #100, 50
	SUB 1, 26
	MOV #100, 50
	SUB 82, @10
	SUB @121, 103
	SUB 82, @10
	SUB #12, <200
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -94
	CMP @121, @106
	SUB @121, 106
	ADD #0, -94
	CMP -0, 9
	SUB @121, 103
	SUB @121, 103
	DAT #0, #500
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -11, <-20
	MOV -11, <-20
	MOV -11, <-20
	JMN <121, 103
	JMN <121, 103
	JMN <121, 103
	JMN <121, 103
