module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 assign LEDR[0] = SW[0] ^ SW[1] ^ SW[2]; // Sum
 assign LEDR[1] = SW[0] & SW[1] | SW[0] & SW[2] | SW[1] & SW[2]; // Carry
endmodule
