
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _8630_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8630_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.16    0.17    0.21    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.21 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.06    0.11    0.22    0.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.11    0.00    0.43 ^ clkbuf_leaf_30_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.04    0.08    0.18    0.61 ^ clkbuf_leaf_30_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_leaf_30_clk (net)
                  0.08    0.00    0.61 ^ _8630_/CLK (sky130_fd_sc_hd__dfxtp_4)
     3    0.06    0.09    0.41    1.02 v _8630_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         registers[31][23] (net)
                  0.09    0.01    1.03 v _5184_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.03    0.11    0.35    1.38 v _5184_/X (sky130_fd_sc_hd__mux2_2)
                                         _3610_ (net)
                  0.11    0.00    1.39 v _5185_/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.05    0.10    0.22    1.61 v _5185_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0806_ (net)
                  0.10    0.01    1.62 v _8630_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.16    0.17    0.21   10.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00   10.21 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.06    0.11    0.22   10.43 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.11    0.00   10.43 ^ clkbuf_leaf_30_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.04    0.08    0.18   10.61 ^ clkbuf_leaf_30_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_leaf_30_clk (net)
                  0.08    0.00   10.61 ^ _8630_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.61   clock reconvergence pessimism
                         -0.13   10.48   library setup time
                                 10.48   data required time
-----------------------------------------------------------------------------
                                 10.48   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 126 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload10/X
 clkload100/Y
 clkload101/Y
 clkload102/Y
 clkload103/Y
 clkload104/Y
 clkload105/Y
 clkload106/Y
 clkload107/Y
 clkload108/Y
 clkload109/Y
 clkload11/X
 clkload110/Y
 clkload111/Y
 clkload112/Y
 clkload113/Y
 clkload114/Y
 clkload115/X
 clkload116/Y
 clkload117/Y
 clkload118/X
 clkload119/Y
 clkload12/X
 clkload120/Y
 clkload121/X
 clkload122/Y
 clkload123/Y
 clkload124/Y
 clkload125/Y
 clkload13/Y
 clkload14/Y
 clkload15/Y
 clkload16/Y
 clkload17/Y
 clkload18/Y
 clkload19/Y
 clkload2/X
 clkload20/Y
 clkload21/Y
 clkload22/Y
 clkload23/Y
 clkload24/Y
 clkload25/Y
 clkload26/Y
 clkload27/Y
 clkload28/Y
 clkload29/Y
 clkload3/X
 clkload30/Y
 clkload31/Y
 clkload32/Y
 clkload33/Y
 clkload34/Y
 clkload35/Y
 clkload36/Y
 clkload37/Y
 clkload38/Y
 clkload39/Y
 clkload4/X
 clkload40/Y
 clkload41/Y
 clkload42/Y
 clkload43/Y
 clkload44/Y
 clkload45/Y
 clkload46/Y
 clkload47/Y
 clkload48/Y
 clkload49/X
 clkload5/X
 clkload50/Y
 clkload51/Y
 clkload52/Y
 clkload53/Y
 clkload54/Y
 clkload55/Y
 clkload56/Y
 clkload57/Y
 clkload58/Y
 clkload59/Y
 clkload6/X
 clkload60/Y
 clkload61/Y
 clkload62/Y
 clkload63/Y
 clkload64/Y
 clkload65/Y
 clkload66/X
 clkload67/Y
 clkload68/X
 clkload69/Y
 clkload7/Y
 clkload70/Y
 clkload71/Y
 clkload72/Y
 clkload73/Y
 clkload74/Y
 clkload75/Y
 clkload76/X
 clkload77/Y
 clkload78/Y
 clkload79/X
 clkload8/X
 clkload80/Y
 clkload81/Y
 clkload82/X
 clkload83/X
 clkload84/Y
 clkload85/Y
 clkload86/Y
 clkload87/Y
 clkload88/Y
 clkload89/Y
 clkload9/X
 clkload90/Y
 clkload91/Y
 clkload92/Y
 clkload93/Y
 clkload94/Y
 clkload95/Y
 clkload96/Y
 clkload97/Y
 clkload98/Y
 clkload99/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 48 input ports missing set_input_delay.
  A1[0]
  A1[1]
  A1[2]
  A1[3]
  A1[4]
  A2[0]
  A2[1]
  A2[2]
  A2[3]
  A2[4]
  A3[0]
  A3[1]
  A3[2]
  A3[3]
  A3[4]
  WD3[0]
  WD3[10]
  WD3[11]
  WD3[12]
  WD3[13]
  WD3[14]
  WD3[15]
  WD3[16]
  WD3[17]
  WD3[18]
  WD3[19]
  WD3[1]
  WD3[20]
  WD3[21]
  WD3[22]
  WD3[23]
  WD3[24]
  WD3[25]
  WD3[26]
  WD3[27]
  WD3[28]
  WD3[29]
  WD3[2]
  WD3[30]
  WD3[31]
  WD3[3]
  WD3[4]
  WD3[5]
  WD3[6]
  WD3[7]
  WD3[8]
  WD3[9]
  WE3
Warning: There are 64 unconstrained endpoints.
  RD1[0]
  RD1[10]
  RD1[11]
  RD1[12]
  RD1[13]
  RD1[14]
  RD1[15]
  RD1[16]
  RD1[17]
  RD1[18]
  RD1[19]
  RD1[1]
  RD1[20]
  RD1[21]
  RD1[22]
  RD1[23]
  RD1[24]
  RD1[25]
  RD1[26]
  RD1[27]
  RD1[28]
  RD1[29]
  RD1[2]
  RD1[30]
  RD1[31]
  RD1[3]
  RD1[4]
  RD1[5]
  RD1[6]
  RD1[7]
  RD1[8]
  RD1[9]
  RD2[0]
  RD2[10]
  RD2[11]
  RD2[12]
  RD2[13]
  RD2[14]
  RD2[15]
  RD2[16]
  RD2[17]
  RD2[18]
  RD2[19]
  RD2[1]
  RD2[20]
  RD2[21]
  RD2[22]
  RD2[23]
  RD2[24]
  RD2[25]
  RD2[26]
  RD2[27]
  RD2[28]
  RD2[29]
  RD2[2]
  RD2[30]
  RD2[31]
  RD2[3]
  RD2[4]
  RD2[5]
  RD2[6]
  RD2[7]
  RD2[8]
  RD2[9]
