{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 16:00:51 2017 " "Info: Processing started: Fri Oct 27 16:00:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "sdram_pll:u7\|altpll:altpll_component\|_clk0 50.0 MHz iCLK_50 166.0 MHz Cyclone II " "Warning: Clock \"iCLK_50\" frequency requirement of 166.0 MHz overrides \"Cyclone II\" PLL \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "sdram_pll:u7\|altpll:altpll_component\|_clk1 50.0 MHz iCLK_50 166.0 MHz Cyclone II " "Warning: Clock \"iCLK_50\" frequency requirement of 166.0 MHz overrides \"Cyclone II\" PLL \"sdram_pll:u7\|altpll:altpll_component\|_clk1\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "sdram_pll:u7\|altpll:altpll_component\|_clk2 50.0 MHz iCLK_50 166.0 MHz Cyclone II " "Warning: Clock \"iCLK_50\" frequency requirement of 166.0 MHz overrides \"Cyclone II\" PLL \"sdram_pll:u7\|altpll:altpll_component\|_clk2\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CLK " "Warning: Clock Setting \"CLK\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "VGA_CTRL_CLK " "Warning: Clock Setting \"VGA_CTRL_CLK\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "DRMA1_CLK " "Warning: Clock Setting \"DRMA1_CLK\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u10\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u10\|mI2C_CTRL_CLK\" as buffer" {  } { { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u10\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAW2RGB:u4\|dval_ctrl " "Info: Detected ripple clock \"RAW2RGB:u4\|dval_ctrl\" as buffer" {  } { { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAW2RGB:u4\|dval_ctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 register Reset_Delay:u2\|oRST_0 register Sdram_Control_4Port:u9\|mADDR\[20\] -3.392 ns " "Info: Slack time is -3.392 ns for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" between source register \"Reset_Delay:u2\|oRST_0\" and destination register \"Sdram_Control_4Port:u9\|mADDR\[20\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.266 ns + Largest register register " "Info: + Largest register to register requirement is -0.266 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.392 ns + " "Info: + Setup relationship between source and destination is 0.392 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.392 ns " "Info: + Latch edge is 0.392 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.444 ns + Largest " "Info: + Largest clock skew is -0.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 destination 2.774 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination register is 2.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.537 ns) 2.774 ns Sdram_Control_4Port:u9\|mADDR\[20\] 3 REG LCFF_X20_Y18_N25 1 " "Info: 3: + IC(1.212 ns) + CELL(0.537 ns) = 2.774 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9\|mADDR\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.36 % ) " "Info: Total cell delay = 0.537 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.237 ns ( 80.64 % ) " "Info: Total interconnect delay = 2.237 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mADDR[20] {} } { 0.000ns 1.025ns 1.212ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 3.218 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 3.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.537 ns) 3.218 ns Reset_Delay:u2\|oRST_0 2 REG LCFF_X22_Y8_N5 16 " "Info: 2: + IC(1.722 ns) + CELL(0.537 ns) = 3.218 ns; Loc. = LCFF_X22_Y8_N5; Fanout = 16; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { iCLK_50 Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 46.49 % ) " "Info: Total cell delay = 1.496 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.722 ns ( 53.51 % ) " "Info: Total interconnect delay = 1.722 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { iCLK_50 Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 1.722ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mADDR[20] {} } { 0.000ns 1.025ns 1.212ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { iCLK_50 Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 1.722ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mADDR[20] {} } { 0.000ns 1.025ns 1.212ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { iCLK_50 Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 1.722ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.126 ns - Longest register register " "Info: - Longest register to register delay is 3.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|oRST_0 1 REG LCFF_X22_Y8_N5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N5; Fanout = 16; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.150 ns) 1.595 ns Sdram_Control_4Port:u9\|always3~7 2 COMB LCCOMB_X21_Y18_N26 3 " "Info: 2: + IC(1.445 ns) + CELL(0.150 ns) = 1.595 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u9\|always3~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u9|always3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.000 ns Sdram_Control_4Port:u9\|RD_MASK\[1\]~12 3 COMB LCCOMB_X21_Y18_N0 15 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.000 ns; Loc. = LCCOMB_X21_Y18_N0; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u9\|RD_MASK\[1\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Sdram_Control_4Port:u9|always3~7 Sdram_Control_4Port:u9|RD_MASK[1]~12 } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.660 ns) 3.126 ns Sdram_Control_4Port:u9\|mADDR\[20\] 4 REG LCFF_X20_Y18_N25 1 " "Info: 4: + IC(0.466 ns) + CELL(0.660 ns) = 3.126 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9\|mADDR\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { Sdram_Control_4Port:u9|RD_MASK[1]~12 Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.71 % ) " "Info: Total cell delay = 0.960 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 69.29 % ) " "Info: Total interconnect delay = 2.166 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u9|always3~7 Sdram_Control_4Port:u9|RD_MASK[1]~12 Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.126 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u9|always3~7 {} Sdram_Control_4Port:u9|RD_MASK[1]~12 {} Sdram_Control_4Port:u9|mADDR[20] {} } { 0.000ns 1.445ns 0.255ns 0.466ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mADDR[20] {} } { 0.000ns 1.025ns 1.212ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { iCLK_50 Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 1.722ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u9|always3~7 Sdram_Control_4Port:u9|RD_MASK[1]~12 Sdram_Control_4Port:u9|mADDR[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.126 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u9|always3~7 {} Sdram_Control_4Port:u9|RD_MASK[1]~12 {} Sdram_Control_4Port:u9|mADDR[20] {} } { 0.000ns 1.445ns 0.255ns 0.466ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'sdram_pll:u7\|altpll:altpll_component\|_clk0' 13600 " "Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u7\|altpll:altpll_component\|_clk0' along 13600 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u7\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u7\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 register DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\] register Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] -334 ps " "Info: Slack time is -334 ps for clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" between source register \"DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\]\" and destination register \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "93.74 MHz 10.668 ns " "Info: Fmax is 93.74 MHz (period= 10.668 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.764 ns + Largest register register " "Info: + Largest register to register requirement is 4.764 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.405 ns " "Info: + Latch edge is 2.405 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns 2.405 ns inverted 50 " "Info: Clock period of Destination clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with inverted offset of 2.405 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.595 ns " "Info: - Launch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns + Largest " "Info: + Largest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 destination 2.829 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.537 ns) 2.829 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 3 REG LCFF_X42_Y19_N27 3 " "Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 18.98 % ) " "Info: Total cell delay = 0.537 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.292 ns ( 81.02 % ) " "Info: Total interconnect delay = 2.292 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.851 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\] 3 REG LCFF_X44_Y23_N15 4 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 4; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 8910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 18.84 % ) " "Info: Total cell delay = 0.537 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 81.16 % ) " "Info: Total interconnect delay = 2.314 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.262ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.262ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 8910 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.262ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.098 ns - Longest register register " "Info: - Longest register to register delay is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\] 1 REG LCFF_X44_Y23_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 4; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 8910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 0.756 ns DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 2 COMB LCCOMB_X43_Y23_N14 1 " "Info: 2: + IC(0.481 ns) + CELL(0.275 ns) = 0.756 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 1.290 ns DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 3 COMB LCCOMB_X43_Y23_N4 9 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.290 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 9; COMB Node = 'DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 1.841 ns DE2_70_SOPC:sopc_instance\|camera_s1_arbitrator:the_camera_s1\|cpu_data_master_requests_camera_s1~3 4 COMB LCCOMB_X43_Y23_N26 3 " "Info: 4: + IC(0.276 ns) + CELL(0.275 ns) = 1.841 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 3; COMB Node = 'DE2_70_SOPC:sopc_instance\|camera_s1_arbitrator:the_camera_s1\|cpu_data_master_requests_camera_s1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.248 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_rdreq~1 5 COMB LCCOMB_X43_Y23_N30 29 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 2.248 ns; Loc. = LCCOMB_X43_Y23_N30; Fanout = 29; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_rdreq~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.149 ns) 3.225 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdcnt_addr_ena 6 COMB LCCOMB_X42_Y19_N4 4 " "Info: 6: + IC(0.828 ns) + CELL(0.149 ns) = 3.225 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 4; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.393 ns) 3.877 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 7 COMB LCCOMB_X42_Y19_N6 2 " "Info: 7: + IC(0.259 ns) + CELL(0.393 ns) = 3.877 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.948 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 8 COMB LCCOMB_X42_Y19_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.948 ns; Loc. = LCCOMB_X42_Y19_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.019 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 9 COMB LCCOMB_X42_Y19_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.019 ns; Loc. = LCCOMB_X42_Y19_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.090 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 10 COMB LCCOMB_X42_Y19_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.090 ns; Loc. = LCCOMB_X42_Y19_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.249 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 11 COMB LCCOMB_X42_Y19_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.249 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.320 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 12 COMB LCCOMB_X42_Y19_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.320 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.391 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 13 COMB LCCOMB_X42_Y19_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.391 ns; Loc. = LCCOMB_X42_Y19_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.462 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 14 COMB LCCOMB_X42_Y19_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.462 ns; Loc. = LCCOMB_X42_Y19_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.533 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 15 COMB LCCOMB_X42_Y19_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.533 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.604 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 16 COMB LCCOMB_X42_Y19_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.604 ns; Loc. = LCCOMB_X42_Y19_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.014 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 17 COMB LCCOMB_X42_Y19_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.014 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.098 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 18 REG LCFF_X42_Y19_N27 3 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 5.098 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.738 ns ( 53.71 % ) " "Info: Total cell delay = 2.738 ns ( 53.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.360 ns ( 46.29 % ) " "Info: Total interconnect delay = 2.360 ns ( 46.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.481ns 0.259ns 0.276ns 0.257ns 0.828ns 0.259ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.150ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.262ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195 {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.481ns 0.259ns 0.276ns 0.257ns 0.828ns 0.259ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.150ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0' 127 " "Warning: Can't achieve timing requirement Clock Setup: 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0' along 127 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register Test_Module:u0\|oRed\[9\] register VGA_Controller:u1\|oVGA_G\[0\] 3.035 ns " "Info: Slack time is 3.035 ns for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Test_Module:u0\|oRed\[9\]\" and destination register \"VGA_Controller:u1\|oVGA_G\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "160.67 MHz 6.224 ns " "Info: Fmax is 160.67 MHz (period= 6.224 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.004 ns + Largest register register " "Info: + Largest register to register requirement is 9.004 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.631 ns " "Info: + Latch edge is 6.631 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.073 ns + Largest " "Info: + Largest clock skew is 0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 216 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.297 ns) 2.828 ns VGA_Controller:u1\|oVGA_G\[0\] 3 REG IOC_X26_Y51_N3 1 " "Info: 3: + IC(1.493 ns) + CELL(0.297 ns) = 2.828 ns; Loc. = IOC_X26_Y51_N3; Fanout = 1; REG Node = 'VGA_Controller:u1\|oVGA_G\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.297 ns ( 10.50 % ) " "Info: Total cell delay = 0.297 ns ( 10.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 89.50 % ) " "Info: Total interconnect delay = 2.531 ns ( 89.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_G[0] {} } { 0.000ns 1.038ns 1.493ns } { 0.000ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.755 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 216 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.537 ns) 2.755 ns Test_Module:u0\|oRed\[9\] 3 REG LCFF_X16_Y14_N1 1 " "Info: 3: + IC(1.180 ns) + CELL(0.537 ns) = 2.755 ns; Loc. = LCFF_X16_Y14_N1; Fanout = 1; REG Node = 'Test_Module:u0\|oRed\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl Test_Module:u0|oRed[9] } "NODE_NAME" } } { "v/Test_Module.sv" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Test_Module.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.49 % ) " "Info: Total cell delay = 0.537 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.218 ns ( 80.51 % ) " "Info: Total interconnect delay = 2.218 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl Test_Module:u0|oRed[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Test_Module:u0|oRed[9] {} } { 0.000ns 1.038ns 1.180ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_G[0] {} } { 0.000ns 1.038ns 1.493ns } { 0.000ns 0.000ns 0.297ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl Test_Module:u0|oRed[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Test_Module:u0|oRed[9] {} } { 0.000ns 1.038ns 1.180ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Test_Module.sv" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Test_Module.sv" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns - " "Info: - Micro setup delay of destination is 0.078 ns" {  } { { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_G[0] {} } { 0.000ns 1.038ns 1.493ns } { 0.000ns 0.000ns 0.297ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl Test_Module:u0|oRed[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Test_Module:u0|oRed[9] {} } { 0.000ns 1.038ns 1.180ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.969 ns - Longest register register " "Info: - Longest register to register delay is 5.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Test_Module:u0\|oRed\[9\] 1 REG LCFF_X16_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N1; Fanout = 1; REG Node = 'Test_Module:u0\|oRed\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_Module:u0|oRed[9] } "NODE_NAME" } } { "v/Test_Module.sv" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Test_Module.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.060 ns) + CELL(0.275 ns) 3.335 ns VGA_Controller:u1\|mVGA_R\[0\]~4 2 COMB LCCOMB_X59_Y50_N18 1 " "Info: 2: + IC(3.060 ns) + CELL(0.275 ns) = 3.335 ns; Loc. = LCCOMB_X59_Y50_N18; Fanout = 1; COMB Node = 'VGA_Controller:u1\|mVGA_R\[0\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { Test_Module:u0|oRed[9] VGA_Controller:u1|mVGA_R[0]~4 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.733 ns VGA_Controller:u1\|mVGA_R\[0\]~5 3 COMB LCCOMB_X59_Y50_N28 30 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 3.733 ns; Loc. = LCCOMB_X59_Y50_N28; Fanout = 30; COMB Node = 'VGA_Controller:u1\|mVGA_R\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { VGA_Controller:u1|mVGA_R[0]~4 VGA_Controller:u1|mVGA_R[0]~5 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.279 ns) 5.969 ns VGA_Controller:u1\|oVGA_G\[0\] 4 REG IOC_X26_Y51_N3 1 " "Info: 4: + IC(1.957 ns) + CELL(0.279 ns) = 5.969 ns; Loc. = IOC_X26_Y51_N3; Fanout = 1; REG Node = 'VGA_Controller:u1\|oVGA_G\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { VGA_Controller:u1|mVGA_R[0]~5 VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 11.79 % ) " "Info: Total cell delay = 0.704 ns ( 11.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 88.21 % ) " "Info: Total interconnect delay = 5.265 ns ( 88.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { Test_Module:u0|oRed[9] VGA_Controller:u1|mVGA_R[0]~4 VGA_Controller:u1|mVGA_R[0]~5 VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.969 ns" { Test_Module:u0|oRed[9] {} VGA_Controller:u1|mVGA_R[0]~4 {} VGA_Controller:u1|mVGA_R[0]~5 {} VGA_Controller:u1|oVGA_G[0] {} } { 0.000ns 3.060ns 0.248ns 1.957ns } { 0.000ns 0.275ns 0.150ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_G[0] {} } { 0.000ns 1.038ns 1.493ns } { 0.000ns 0.000ns 0.297ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl Test_Module:u0|oRed[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Test_Module:u0|oRed[9] {} } { 0.000ns 1.038ns 1.180ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { Test_Module:u0|oRed[9] VGA_Controller:u1|mVGA_R[0]~4 VGA_Controller:u1|mVGA_R[0]~5 VGA_Controller:u1|oVGA_G[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.969 ns" { Test_Module:u0|oRed[9] {} VGA_Controller:u1|mVGA_R[0]~4 {} VGA_Controller:u1|mVGA_R[0]~5 {} VGA_Controller:u1|oVGA_G[0] {} } { 0.000ns 3.060ns 0.248ns 1.957ns } { 0.000ns 0.275ns 0.150ns 0.279ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_CLKIN_N1 register CCD_Capture:u3\|Y_Cont\[11\] register RAW2RGB:u4\|rGreen\[8\] 1.907 ns " "Info: Slack time is 1.907 ns for clock \"GPIO_CLKIN_N1\" between source register \"CCD_Capture:u3\|Y_Cont\[11\]\" and destination register \"RAW2RGB:u4\|rGreen\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "139.22 MHz 7.183 ns " "Info: Fmax is 139.22 MHz (period= 7.183 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.879 ns + Largest register register " "Info: + Largest register to register requirement is 8.879 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.090 ns + " "Info: + Setup relationship between source and destination is 9.090 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.090 ns " "Info: + Latch edge is 9.090 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 2.825 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_CLKIN_N1\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.537 ns) 2.825 ns RAW2RGB:u4\|rGreen\[8\] 3 REG LCFF_X24_Y13_N19 1 " "Info: 3: + IC(1.187 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X24_Y13_N19; Fanout = 1; REG Node = 'RAW2RGB:u4\|rGreen\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.02 % ) " "Info: Total cell delay = 1.526 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.299 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[8] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 source 2.822 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_CLKIN_N1\" to source register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.537 ns) 2.822 ns CCD_Capture:u3\|Y_Cont\[11\] 3 REG LCFF_X24_Y15_N23 3 " "Info: 3: + IC(1.184 ns) + CELL(0.537 ns) = 2.822 ns; Loc. = LCFF_X24_Y15_N23; Fanout = 3; REG Node = 'CCD_Capture:u3\|Y_Cont\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[11] } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.08 % ) " "Info: Total cell delay = 1.526 ns ( 54.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 45.92 % ) " "Info: Total interconnect delay = 1.296 ns ( 45.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[11] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[8] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[11] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[8] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[11] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.972 ns - Longest register register " "Info: - Longest register to register delay is 6.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCD_Capture:u3\|Y_Cont\[11\] 1 REG LCFF_X24_Y15_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N23; Fanout = 3; REG Node = 'CCD_Capture:u3\|Y_Cont\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|Y_Cont[11] } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.398 ns) 1.144 ns RAW2RGB:u4\|Equal2~2 2 COMB LCCOMB_X23_Y15_N24 1 " "Info: 2: + IC(0.746 ns) + CELL(0.398 ns) = 1.144 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Equal2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { CCD_Capture:u3|Y_Cont[11] RAW2RGB:u4|Equal2~2 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 1.854 ns RAW2RGB:u4\|Equal2~4 3 COMB LCCOMB_X23_Y15_N12 16 " "Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.854 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 16; COMB Node = 'RAW2RGB:u4\|Equal2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { RAW2RGB:u4|Equal2~2 RAW2RGB:u4|Equal2~4 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.262 ns RAW2RGB:u4\|Equal2~5 4 COMB LCCOMB_X23_Y15_N20 20 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.262 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 20; COMB Node = 'RAW2RGB:u4\|Equal2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { RAW2RGB:u4|Equal2~4 RAW2RGB:u4|Equal2~5 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 3.319 ns RAW2RGB:u4\|Add0~19 5 COMB LCCOMB_X23_Y12_N26 1 " "Info: 5: + IC(0.782 ns) + CELL(0.275 ns) = 3.319 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { RAW2RGB:u4|Equal2~5 RAW2RGB:u4|Add0~19 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 3.989 ns RAW2RGB:u4\|Add0~20 6 COMB LCCOMB_X23_Y12_N0 2 " "Info: 6: + IC(0.250 ns) + CELL(0.420 ns) = 3.989 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { RAW2RGB:u4|Add0~19 RAW2RGB:u4|Add0~20 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.393 ns) 5.097 ns RAW2RGB:u4\|Add0~48 7 COMB LCCOMB_X23_Y13_N12 2 " "Info: 7: + IC(0.715 ns) + CELL(0.393 ns) = 5.097 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { RAW2RGB:u4|Add0~20 RAW2RGB:u4|Add0~48 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.256 ns RAW2RGB:u4\|Add0~50 8 COMB LCCOMB_X23_Y13_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 5.256 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { RAW2RGB:u4|Add0~48 RAW2RGB:u4|Add0~50 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.327 ns RAW2RGB:u4\|Add0~52 9 COMB LCCOMB_X23_Y13_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.327 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|Add0~50 RAW2RGB:u4|Add0~52 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.398 ns RAW2RGB:u4\|Add0~54 10 COMB LCCOMB_X23_Y13_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.398 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|Add0~52 RAW2RGB:u4|Add0~54 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.808 ns RAW2RGB:u4\|Add0~55 11 COMB LCCOMB_X23_Y13_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.808 ns; Loc. = LCCOMB_X23_Y13_N20; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Add0~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RAW2RGB:u4|Add0~54 RAW2RGB:u4|Add0~55 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.420 ns) 6.888 ns RAW2RGB:u4\|rGreen~111 12 COMB LCCOMB_X24_Y13_N18 1 " "Info: 12: + IC(0.660 ns) + CELL(0.420 ns) = 6.888 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; COMB Node = 'RAW2RGB:u4\|rGreen~111'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { RAW2RGB:u4|Add0~55 RAW2RGB:u4|rGreen~111 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.972 ns RAW2RGB:u4\|rGreen\[8\] 13 REG LCFF_X24_Y13_N19 1 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.972 ns; Loc. = LCFF_X24_Y13_N19; Fanout = 1; REG Node = 'RAW2RGB:u4\|rGreen\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RAW2RGB:u4|rGreen~111 RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.289 ns ( 47.17 % ) " "Info: Total cell delay = 3.289 ns ( 47.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.683 ns ( 52.83 % ) " "Info: Total interconnect delay = 3.683 ns ( 52.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { CCD_Capture:u3|Y_Cont[11] RAW2RGB:u4|Equal2~2 RAW2RGB:u4|Equal2~4 RAW2RGB:u4|Equal2~5 RAW2RGB:u4|Add0~19 RAW2RGB:u4|Add0~20 RAW2RGB:u4|Add0~48 RAW2RGB:u4|Add0~50 RAW2RGB:u4|Add0~52 RAW2RGB:u4|Add0~54 RAW2RGB:u4|Add0~55 RAW2RGB:u4|rGreen~111 RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { CCD_Capture:u3|Y_Cont[11] {} RAW2RGB:u4|Equal2~2 {} RAW2RGB:u4|Equal2~4 {} RAW2RGB:u4|Equal2~5 {} RAW2RGB:u4|Add0~19 {} RAW2RGB:u4|Add0~20 {} RAW2RGB:u4|Add0~48 {} RAW2RGB:u4|Add0~50 {} RAW2RGB:u4|Add0~52 {} RAW2RGB:u4|Add0~54 {} RAW2RGB:u4|Add0~55 {} RAW2RGB:u4|rGreen~111 {} RAW2RGB:u4|rGreen[8] {} } { 0.000ns 0.746ns 0.272ns 0.258ns 0.782ns 0.250ns 0.715ns 0.000ns 0.000ns 0.000ns 0.000ns 0.660ns 0.000ns } { 0.000ns 0.398ns 0.438ns 0.150ns 0.275ns 0.420ns 0.393ns 0.159ns 0.071ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[8] {} } { 0.000ns 0.000ns 0.112ns 1.187ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[11] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { CCD_Capture:u3|Y_Cont[11] RAW2RGB:u4|Equal2~2 RAW2RGB:u4|Equal2~4 RAW2RGB:u4|Equal2~5 RAW2RGB:u4|Add0~19 RAW2RGB:u4|Add0~20 RAW2RGB:u4|Add0~48 RAW2RGB:u4|Add0~50 RAW2RGB:u4|Add0~52 RAW2RGB:u4|Add0~54 RAW2RGB:u4|Add0~55 RAW2RGB:u4|rGreen~111 RAW2RGB:u4|rGreen[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { CCD_Capture:u3|Y_Cont[11] {} RAW2RGB:u4|Equal2~2 {} RAW2RGB:u4|Equal2~4 {} RAW2RGB:u4|Equal2~5 {} RAW2RGB:u4|Add0~19 {} RAW2RGB:u4|Add0~20 {} RAW2RGB:u4|Add0~48 {} RAW2RGB:u4|Add0~50 {} RAW2RGB:u4|Add0~52 {} RAW2RGB:u4|Add0~54 {} RAW2RGB:u4|Add0~55 {} RAW2RGB:u4|rGreen~111 {} RAW2RGB:u4|rGreen[8] {} } { 0.000ns 0.746ns 0.272ns 0.258ns 0.782ns 0.250ns 0.715ns 0.000ns 0.000ns 0.000ns 0.000ns 0.660ns 0.000ns } { 0.000ns 0.398ns 0.438ns 0.150ns 0.275ns 0.420ns 0.393ns 0.159ns 0.071ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register Reset_Delay:u2\|Cont\[11\] register Reset_Delay:u2\|Cont\[3\] 1.791 ns " "Info: Slack time is 1.791 ns for clock \"iCLK_50\" between source register \"Reset_Delay:u2\|Cont\[11\]\" and destination register \"Reset_Delay:u2\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "236.24 MHz 4.233 ns " "Info: Fmax is 236.24 MHz (period= 4.233 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.810 ns + Largest register register " "Info: + Largest register to register requirement is 5.810 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.024 ns + " "Info: + Setup relationship between source and destination is 6.024 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.024 ns " "Info: + Latch edge is 6.024 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 3.331 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 3.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(0.537 ns) 3.331 ns Reset_Delay:u2\|Cont\[3\] 2 REG LCFF_X24_Y9_N7 3 " "Info: 2: + IC(1.835 ns) + CELL(0.537 ns) = 3.331 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { iCLK_50 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 44.91 % ) " "Info: Total cell delay = 1.496 ns ( 44.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 55.09 % ) " "Info: Total interconnect delay = 1.835 ns ( 55.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[3] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 3.331 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 3.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(0.537 ns) 3.331 ns Reset_Delay:u2\|Cont\[11\] 2 REG LCFF_X24_Y9_N23 3 " "Info: 2: + IC(1.835 ns) + CELL(0.537 ns) = 3.331 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { iCLK_50 Reset_Delay:u2|Cont[11] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 44.91 % ) " "Info: Total cell delay = 1.496 ns ( 44.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 55.09 % ) " "Info: Total interconnect delay = 1.835 ns ( 55.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[11] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[3] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[11] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[3] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[11] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.019 ns - Longest register register " "Info: - Longest register to register delay is 4.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|Cont\[11\] 1 REG LCFF_X24_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|Cont[11] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.275 ns) 0.998 ns Reset_Delay:u2\|Equal0~4 2 COMB LCCOMB_X23_Y9_N26 2 " "Info: 2: + IC(0.723 ns) + CELL(0.275 ns) = 0.998 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'Reset_Delay:u2\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { Reset_Delay:u2|Cont[11] Reset_Delay:u2|Equal0~4 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.410 ns) 2.125 ns Reset_Delay:u2\|Equal0~6 3 COMB LCCOMB_X23_Y8_N24 2 " "Info: 3: + IC(0.717 ns) + CELL(0.410 ns) = 2.125 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 2; COMB Node = 'Reset_Delay:u2\|Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Reset_Delay:u2|Equal0~4 Reset_Delay:u2|Equal0~6 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 2.662 ns Reset_Delay:u2\|Equal0~12 4 COMB LCCOMB_X23_Y8_N16 32 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 2.662 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 32; COMB Node = 'Reset_Delay:u2\|Equal0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Reset_Delay:u2|Equal0~6 Reset_Delay:u2|Equal0~12 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.660 ns) 4.019 ns Reset_Delay:u2\|Cont\[3\] 5 REG LCFF_X24_Y9_N7 3 " "Info: 5: + IC(0.697 ns) + CELL(0.660 ns) = 4.019 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { Reset_Delay:u2|Equal0~12 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 40.31 % ) " "Info: Total cell delay = 1.620 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.399 ns ( 59.69 % ) " "Info: Total interconnect delay = 2.399 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.019 ns" { Reset_Delay:u2|Cont[11] Reset_Delay:u2|Equal0~4 Reset_Delay:u2|Equal0~6 Reset_Delay:u2|Equal0~12 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.019 ns" { Reset_Delay:u2|Cont[11] {} Reset_Delay:u2|Equal0~4 {} Reset_Delay:u2|Equal0~6 {} Reset_Delay:u2|Equal0~12 {} Reset_Delay:u2|Cont[3] {} } { 0.000ns 0.723ns 0.717ns 0.262ns 0.697ns } { 0.000ns 0.275ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[3] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { iCLK_50 Reset_Delay:u2|Cont[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[11] {} } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.019 ns" { Reset_Delay:u2|Cont[11] Reset_Delay:u2|Equal0~4 Reset_Delay:u2|Equal0~6 Reset_Delay:u2|Equal0~12 Reset_Delay:u2|Cont[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.019 ns" { Reset_Delay:u2|Cont[11] {} Reset_Delay:u2|Equal0~4 {} Reset_Delay:u2|Equal0~6 {} Reset_Delay:u2|Equal0~12 {} Reset_Delay:u2|Cont[3] {} } { 0.000ns 0.723ns 0.717ns 0.262ns 0.697ns } { 0.000ns 0.275ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iTD1_CLK27 " "Info: No valid register-to-register data paths exist for clock \"iTD1_CLK27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_CLKOUT_N1 " "Info: No valid register-to-register data paths exist for clock \"GPIO_CLKOUT_N1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "oDRAM0_CLK " "Info: No valid register-to-register data paths exist for clock \"oDRAM0_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50_4 register DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request register DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 1.281 ns " "Info: Slack time is 1.281 ns for clock \"iCLK_50_4\" between source register \"DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request\" and destination register \"DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.422 ns + Largest register register " "Info: + Largest register to register requirement is 2.422 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.595 ns + " "Info: + Setup relationship between source and destination is 2.595 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50_4 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50_4\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.405 ns " "Info: - Launch edge is 7.405 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns + Largest " "Info: + Largest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50_4 destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50_4\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iCLK_50_4 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iCLK_50_4~clkctrl 2 COMB CLKCTRL_G1 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_50_4 iCLK_50_4~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X44_Y15_N15 1 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X44_Y15_N15; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 source 2.806 ns - Longest register " "Info: - Longest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 2.806 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X44_Y16_N23 2 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.806 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "DE2_70_SOPC_clock_0.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.14 % ) " "Info: Total cell delay = 0.537 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.269 ns ( 80.86 % ) " "Info: Total interconnect delay = 2.269 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_70_SOPC_clock_0.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.141 ns - Longest register register " "Info: - Longest register to register delay is 1.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request 1 REG LCFF_X44_Y16_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "DE2_70_SOPC_clock_0.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.366 ns) 1.141 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LCFF_X44_Y15_N15 1 " "Info: 2: + IC(0.775 ns) + CELL(0.366 ns) = 1.141 ns; Loc. = LCFF_X44_Y15_N15; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 32.08 % ) " "Info: Total cell delay = 0.366 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.775 ns ( 67.92 % ) " "Info: Total interconnect delay = 0.775 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.141 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.775ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.141 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.775ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[1\] register sld_hub:sld_hub_inst\|tdo 110.86 MHz 9.02 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 110.86 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 9.02 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.296 ns + Longest register register " "Info: + Longest register to register delay is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 1 REG LCFF_X33_Y24_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.371 ns) 1.728 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X35_Y23_N16 2 " "Info: 2: + IC(1.357 ns) + CELL(0.371 ns) = 1.728 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 2.436 ns sld_hub:sld_hub_inst\|tdo~8 3 COMB LCCOMB_X35_Y23_N18 1 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 2.436 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 3.304 ns sld_hub:sld_hub_inst\|tdo~11 4 COMB LCCOMB_X34_Y24_N28 1 " "Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 3.304 ns; Loc. = LCCOMB_X34_Y24_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.419 ns) 4.212 ns sld_hub:sld_hub_inst\|tdo~10 5 COMB LCCOMB_X33_Y24_N0 1 " "Info: 5: + IC(0.489 ns) + CELL(0.419 ns) = 4.212 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.296 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X33_Y24_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.296 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 34.03 % ) " "Info: Total cell delay = 1.462 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.834 ns ( 65.97 % ) " "Info: Total interconnect delay = 2.834 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.357ns 0.270ns 0.718ns 0.489ns 0.000ns } { 0.000ns 0.371ns 0.438ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.656 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 4.656 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X33_Y24_N1 2 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 4.656 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.119 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.656 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 4.656 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 3 REG LCFF_X33_Y24_N23 13 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 4.656 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.119 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.357ns 0.270ns 0.718ns 0.489ns 0.000ns } { 0.000ns 0.371ns 0.438ns 0.150ns 0.419ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.950 ns + Longest register register " "Info: + Longest register to register delay is 0.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X33_Y25_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N15; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.660 ns) 0.950 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X33_Y25_N21 2 " "Info: 2: + IC(0.290 ns) + CELL(0.660 ns) = 0.950 ns; Loc. = LCFF_X33_Y25_N21; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.47 % ) " "Info: Total cell delay = 0.660 ns ( 69.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.290 ns ( 30.53 % ) " "Info: Total interconnect delay = 0.290 ns ( 30.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.290ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 6.682 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y26_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.911 ns) + CELL(0.000 ns) 4.911 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G9 5 " "Info: 2: + IC(4.911 ns) + CELL(0.000 ns) = 4.911 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.537 ns) 6.682 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X33_Y25_N21 2 " "Info: 3: + IC(1.234 ns) + CELL(0.537 ns) = 6.682 ns; Loc. = LCFF_X33_Y25_N21; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.04 % ) " "Info: Total cell delay = 0.537 ns ( 8.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.145 ns ( 91.96 % ) " "Info: Total interconnect delay = 6.145 ns ( 91.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.911ns 1.234ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 6.682 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y26_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.911 ns) + CELL(0.000 ns) 4.911 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G9 5 " "Info: 2: + IC(4.911 ns) + CELL(0.000 ns) = 4.911 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.537 ns) 6.682 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X33_Y25_N15 5 " "Info: 3: + IC(1.234 ns) + CELL(0.537 ns) = 6.682 ns; Loc. = LCFF_X33_Y25_N15; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.04 % ) " "Info: Total cell delay = 0.537 ns ( 8.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.145 ns ( 91.96 % ) " "Info: Total interconnect delay = 6.145 ns ( 91.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.911ns 1.234ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.911ns 1.234ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.911ns 1.234ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.290ns } { 0.000ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.911ns 1.234ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.911ns 1.234ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\] 378.5 MHz 2.642 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 378.5 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]\" (period= 2.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.426 ns + Longest register register " "Info: + Longest register to register delay is 2.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 1 REG LCFF_X33_Y26_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N21; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.413 ns) 0.779 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~6 2 COMB LCCOMB_X33_Y26_N0 1 " "Info: 2: + IC(0.366 ns) + CELL(0.413 ns) = 0.779 ns; Loc. = LCCOMB_X33_Y26_N0; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.416 ns) 1.441 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~7 3 COMB LCCOMB_X33_Y26_N26 1 " "Info: 3: + IC(0.246 ns) + CELL(0.416 ns) = 1.441 ns; Loc. = LCCOMB_X33_Y26_N26; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.438 ns) 2.342 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]~feeder 4 COMB LCCOMB_X32_Y26_N16 1 " "Info: 4: + IC(0.463 ns) + CELL(0.438 ns) = 2.342 ns; Loc. = LCCOMB_X32_Y26_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.426 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\] 5 REG LCFF_X32_Y26_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.426 ns; Loc. = LCFF_X32_Y26_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 55.69 % ) " "Info: Total cell delay = 1.351 ns ( 55.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 44.31 % ) " "Info: Total interconnect delay = 1.075 ns ( 44.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 0.366ns 0.246ns 0.463ns 0.000ns } { 0.000ns 0.413ns 0.416ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 6.432 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.000 ns) 4.665 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G8 23 " "Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 6.432 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\] 3 REG LCFF_X32_Y26_N17 1 " "Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X32_Y26_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.35 % ) " "Info: Total cell delay = 0.537 ns ( 8.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.895 ns ( 91.65 % ) " "Info: Total interconnect delay = 5.895 ns ( 91.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 4.665ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 6.434 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 6.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.000 ns) 4.665 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G8 23 " "Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.537 ns) 6.434 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X33_Y26_N21 6 " "Info: 3: + IC(1.232 ns) + CELL(0.537 ns) = 6.434 ns; Loc. = LCFF_X33_Y26_N21; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.35 % ) " "Info: Total cell delay = 0.537 ns ( 8.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.897 ns ( 91.65 % ) " "Info: Total interconnect delay = 5.897 ns ( 91.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 4.665ns 1.232ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 4.665ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 4.665ns 1.232ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 0.366ns 0.246ns 0.463ns 0.000ns } { 0.000ns 0.413ns 0.416ns 0.438ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 4.665ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 4.665ns 1.232ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTDB_CLOCK_REQ_RESTRICTED" "sdram_pll:u7\|altpll:altpll_component\|_clk0 4.760 ns " "Warning: Clock period specified in clock requirement for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" must be greater than or equal to the I/O edge rate limit of 4.760 ns in the currently selected device" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Clock period specified in clock requirement for clock \"%1!s!\" must be greater than or equal to the I/O edge rate limit of %2!s! in the currently selected device" 0 0 "" 0 -1}
{ "Warning" "WTDB_PLL_OUTPUT_CLOCK_REQ_RESTRICTED" "sdram_pll:u7\|altpll:altpll_component\|_clk2 2.777 ns oDRAM1_CLK " "Warning: Clock period specified for PLL output clock \"sdram_pll:u7\|altpll:altpll_component\|_clk2\" must be greater than or equal to 2.777 ns for output I/O \"oDRAM1_CLK\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 283 -1 0 } }  } 0 0 "Clock period specified for PLL output clock \"%1!s!\" must be greater than or equal to %2!s! for output I/O \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u9\|command:command1\|do_rw register Sdram_Control_4Port:u9\|command:command1\|do_rw 391 ps " "Info: Minimum slack time is 391 ps for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u9\|command:command1\|do_rw\" and destination register \"Sdram_Control_4Port:u9\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 1 REG LCFF_X7_Y17_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u9\|command:command1\|do_rw~0 2 COMB LCCOMB_X7_Y17_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u9|command:command1|do_rw Sdram_Control_4Port:u9|command:command1|do_rw~0 } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 3 REG LCFF_X7_Y17_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u9|command:command1|do_rw~0 Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw Sdram_Control_4Port:u9|command:command1|do_rw~0 Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw {} Sdram_Control_4Port:u9|command:command1|do_rw~0 {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 destination 2.741 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.537 ns) 2.741 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 3 REG LCFF_X7_Y17_N5 3 " "Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.741 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.59 % ) " "Info: Total cell delay = 0.537 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.204 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 source 2.741 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.537 ns) 2.741 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 3 REG LCFF_X7_Y17_N5 3 " "Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.741 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.59 % ) " "Info: Total cell delay = 0.537 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.204 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/Sdram_Control_4Port/command.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw Sdram_Control_4Port:u9|command:command1|do_rw~0 Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw {} Sdram_Control_4Port:u9|command:command1|do_rw~0 {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 register DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\] register DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" between source register \"DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\]\" and destination register \"DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\] 1 REG LCFF_X41_Y16_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter~19 2 COMB LCCOMB_X41_Y16_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X41_Y16_N28; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19 } "NODE_NAME" } } { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 516 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\] 3 REG LCFF_X41_Y16_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19 DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19 DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19 {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.595 ns " "Info: + Latch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Destination clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.595 ns " "Info: - Launch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 destination 2.802 ns + Longest register " "Info: + Longest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to destination register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.802 ns DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\] 3 REG LCFF_X41_Y16_N29 3 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.16 % ) " "Info: Total cell delay = 0.537 ns ( 19.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.265 ns ( 80.84 % ) " "Info: Total interconnect delay = 2.265 ns ( 80.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 1.052ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 source 2.802 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.802 ns DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\] 3 REG LCFF_X41_Y16_N29 3 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance\|uart:the_uart\|uart_rx:the_uart_rx\|baud_rate_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.16 % ) " "Info: Total cell delay = 0.537 ns ( 19.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.265 ns ( 80.84 % ) " "Info: Total interconnect delay = 2.265 ns ( 80.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 1.052ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 1.052ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 598 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/uart.v" 598 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 1.052ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19 DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19 {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0] {} } { 0.000ns 1.052ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|mVGA_V_SYNC register VGA_Controller:u1\|mVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|mVGA_V_SYNC\" and destination register \"VGA_Controller:u1\|mVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|mVGA_V_SYNC 1 REG LCFF_X60_Y50_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:u1\|mVGA_V_SYNC~0 2 COMB LCCOMB_X60_Y50_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y50_N2; Fanout = 1; COMB Node = 'VGA_Controller:u1\|mVGA_V_SYNC~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:u1|mVGA_V_SYNC VGA_Controller:u1|mVGA_V_SYNC~0 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:u1\|mVGA_V_SYNC 3 REG LCFF_X60_Y50_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u1|mVGA_V_SYNC~0 VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC VGA_Controller:u1|mVGA_V_SYNC~0 VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC {} VGA_Controller:u1|mVGA_V_SYNC~0 {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.628 ns " "Info: + Latch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.824 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 216 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 2.824 ns VGA_Controller:u1\|mVGA_V_SYNC 3 REG LCFF_X60_Y50_N3 3 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.02 % ) " "Info: Total cell delay = 0.537 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 80.98 % ) " "Info: Total interconnect delay = 2.287 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 216 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 2.824 ns VGA_Controller:u1\|mVGA_V_SYNC 3 REG LCFF_X60_Y50_N3 3 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.02 % ) " "Info: Total cell delay = 0.537 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 80.98 % ) " "Info: Total interconnect delay = 2.287 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/VGA_Controller.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC VGA_Controller:u1|mVGA_V_SYNC~0 VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC {} VGA_Controller:u1|mVGA_V_SYNC~0 {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_CLKIN_N1 register CCD_Capture:u3\|mCCD_FVAL register CCD_Capture:u3\|mCCD_FVAL 391 ps " "Info: Minimum slack time is 391 ps for clock \"GPIO_CLKIN_N1\" between source register \"CCD_Capture:u3\|mCCD_FVAL\" and destination register \"CCD_Capture:u3\|mCCD_FVAL\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCD_Capture:u3\|mCCD_FVAL 1 REG LCFF_X20_Y16_N5 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3\|mCCD_FVAL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CCD_Capture:u3\|mCCD_FVAL~2 2 COMB LCCOMB_X20_Y16_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X20_Y16_N4; Fanout = 1; COMB Node = 'CCD_Capture:u3\|mCCD_FVAL~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CCD_Capture:u3|mCCD_FVAL CCD_Capture:u3|mCCD_FVAL~2 } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns CCD_Capture:u3\|mCCD_FVAL 3 REG LCFF_X20_Y16_N5 20 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3\|mCCD_FVAL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CCD_Capture:u3|mCCD_FVAL~2 CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { CCD_Capture:u3|mCCD_FVAL CCD_Capture:u3|mCCD_FVAL~2 CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { CCD_Capture:u3|mCCD_FVAL {} CCD_Capture:u3|mCCD_FVAL~2 {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 2.832 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_CLKIN_N1\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.537 ns) 2.832 ns CCD_Capture:u3\|mCCD_FVAL 3 REG LCFF_X20_Y16_N5 20 " "Info: 3: + IC(1.194 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3\|mCCD_FVAL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.88 % ) " "Info: Total cell delay = 1.526 ns ( 53.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.12 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.112ns 1.194ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 source 2.832 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_CLKIN_N1\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.537 ns) 2.832 ns CCD_Capture:u3\|mCCD_FVAL 3 REG LCFF_X20_Y16_N5 20 " "Info: 3: + IC(1.194 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3\|mCCD_FVAL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.88 % ) " "Info: Total cell delay = 1.526 ns ( 53.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.12 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.112ns 1.194ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.112ns 1.194ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/CCD_Capture.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.112ns 1.194ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { CCD_Capture:u3|mCCD_FVAL CCD_Capture:u3|mCCD_FVAL~2 CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { CCD_Capture:u3|mCCD_FVAL {} CCD_Capture:u3|mCCD_FVAL~2 {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|mCCD_FVAL } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|mCCD_FVAL {} } { 0.000ns 0.000ns 0.112ns 1.194ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register I2C_CCD_Config:u10\|senosr_exposure\[6\] register I2C_CCD_Config:u10\|mI2C_DATA\[6\] -2.789 ns " "Info: Minimum slack time is -2.789 ns for clock \"iCLK_50\" between source register \"I2C_CCD_Config:u10\|senosr_exposure\[6\]\" and destination register \"I2C_CCD_Config:u10\|mI2C_DATA\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.235 ns + Shortest register register " "Info: + Shortest register to register delay is 1.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u10\|senosr_exposure\[6\] 1 REG LCFF_X50_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y3_N9; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|senosr_exposure[6] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.420 ns) 1.151 ns I2C_CCD_Config:u10\|Mux17~3 2 COMB LCCOMB_X52_Y3_N28 1 " "Info: 2: + IC(0.731 ns) + CELL(0.420 ns) = 1.151 ns; Loc. = LCCOMB_X52_Y3_N28; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|Mux17~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { I2C_CCD_Config:u10|senosr_exposure[6] I2C_CCD_Config:u10|Mux17~3 } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.235 ns I2C_CCD_Config:u10\|mI2C_DATA\[6\] 3 REG LCFF_X52_Y3_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.235 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u10|Mux17~3 I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 40.81 % ) " "Info: Total cell delay = 0.504 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.731 ns ( 59.19 % ) " "Info: Total interconnect delay = 0.731 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { I2C_CCD_Config:u10|senosr_exposure[6] I2C_CCD_Config:u10|Mux17~3 I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.235 ns" { I2C_CCD_Config:u10|senosr_exposure[6] {} I2C_CCD_Config:u10|Mux17~3 {} I2C_CCD_Config:u10|mI2C_DATA[6] {} } { 0.000ns 0.731ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.024 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.024 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.008 ns + Smallest " "Info: + Smallest clock skew is 4.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 6.909 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 6.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.787 ns) 2.406 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X50_Y4_N1 3 " "Info: 2: + IC(0.660 ns) + CELL(0.787 ns) = 2.406 ns; Loc. = LCFF_X50_Y4_N1; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.712 ns) + CELL(0.000 ns) 5.118 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G7 72 " "Info: 3: + IC(2.712 ns) + CELL(0.000 ns) = 5.118 ns; Loc. = CLKCTRL_G7; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.537 ns) 6.909 ns I2C_CCD_Config:u10\|mI2C_DATA\[6\] 4 REG LCFF_X52_Y3_N29 1 " "Info: 4: + IC(1.254 ns) + CELL(0.537 ns) = 6.909 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 33.04 % ) " "Info: Total cell delay = 2.283 ns ( 33.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 66.96 % ) " "Info: Total interconnect delay = 4.626 ns ( 66.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.909 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.909 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[6] {} } { 0.000ns 0.000ns 0.660ns 2.712ns 1.254ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.901 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.537 ns) 2.901 ns I2C_CCD_Config:u10\|senosr_exposure\[6\] 2 REG LCFF_X50_Y3_N9 5 " "Info: 2: + IC(1.405 ns) + CELL(0.537 ns) = 2.901 ns; Loc. = LCFF_X50_Y3_N9; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[6] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.57 % ) " "Info: Total cell delay = 1.496 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.405 ns ( 48.43 % ) " "Info: Total interconnect delay = 1.405 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[6] {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.909 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.909 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[6] {} } { 0.000ns 0.000ns 0.660ns 2.712ns 1.254ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[6] {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.909 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.909 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[6] {} } { 0.000ns 0.000ns 0.660ns 2.712ns 1.254ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[6] {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { I2C_CCD_Config:u10|senosr_exposure[6] I2C_CCD_Config:u10|Mux17~3 I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.235 ns" { I2C_CCD_Config:u10|senosr_exposure[6] {} I2C_CCD_Config:u10|Mux17~3 {} I2C_CCD_Config:u10|mI2C_DATA[6] {} } { 0.000ns 0.731ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.909 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.909 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[6] {} } { 0.000ns 0.000ns 0.660ns 2.712ns 1.254ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[6] {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "iCLK_50 189 " "Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 189 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50_4 register DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg register DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"iCLK_50_4\" between source register \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg\" and destination register \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 1 REG LCFF_X44_Y15_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg~0 2 COMB LCCOMB_X44_Y15_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y15_N20; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 } "NODE_NAME" } } { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 3 REG LCFF_X44_Y15_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50_4 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50_4\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50_4 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50_4\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50_4 destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50_4\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iCLK_50_4 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iCLK_50_4~clkctrl 2 COMB CLKCTRL_G1 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_50_4 iCLK_50_4~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 3 REG LCFF_X44_Y15_N21 2 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50_4 source 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50_4\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iCLK_50_4 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iCLK_50_4~clkctrl 2 COMB CLKCTRL_G1 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_50_4 iCLK_50_4~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 3 REG LCFF_X44_Y15_N21 2 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pll.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 32 " "Warning: Can't achieve timing requirement tsu along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 pin DRAM_DQ\[31\] register Sdram_Control_4Port:u9\|mDATAOUT\[15\] -395 ps " "Info: Slack time is -395 ps for clock \"iCLK_50\" between source pin \"DRAM_DQ\[31\]\" and destination register \"Sdram_Control_4Port:u9\|mDATAOUT\[15\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "1.000 ns + register " "Info: + tsu requirement for source pin and destination register is 1.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "1.395 ns - " "Info: - tsu from clock to input pin is 1.395 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.229 ns + Longest pin register " "Info: + Longest pin to register delay is 1.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[31\] 1 PIN PIN_AB2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB2; Fanout = 1; PIN Node = 'DRAM_DQ\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.229 ns) 1.229 ns Sdram_Control_4Port:u9\|mDATAOUT\[15\] 2 REG IOC_X0_Y14_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y14_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9\|mDATAOUT\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[31] Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 100.00 % ) " "Info: Total cell delay = 1.229 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[31] Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[31] {} Sdram_Control_4Port:u9|mDATAOUT[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 sdram_pll:u7\|altpll:altpll_component\|_clk0 -2.618 ns - " "Info: - Offset between input clock \"iCLK_50\" and output clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.076 ns + " "Info: + Micro setup delay of destination is 0.076 ns" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 344 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 destination 2.528 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination register is 2.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.268 ns) 2.528 ns Sdram_Control_4Port:u9\|mDATAOUT\[15\] 3 REG IOC_X0_Y14_N3 1 " "Info: 3: + IC(1.235 ns) + CELL(0.268 ns) = 2.528 ns; Loc. = IOC_X0_Y14_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9\|mDATAOUT\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.268 ns ( 10.60 % ) " "Info: Total cell delay = 0.268 ns ( 10.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 89.40 % ) " "Info: Total interconnect delay = 2.260 ns ( 89.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mDATAOUT[15] {} } { 0.000ns 1.025ns 1.235ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[31] Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[31] {} Sdram_Control_4Port:u9|mDATAOUT[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mDATAOUT[15] {} } { 0.000ns 1.025ns 1.235ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[31] Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[31] {} Sdram_Control_4Port:u9|mDATAOUT[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mDATAOUT[15] {} } { 0.000ns 1.025ns 1.235ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 161 " "Warning: Can't achieve timing requirement tco along 161 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 memory Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[11\] pin DRAM_DQ\[11\] -5.022 ns " "Info: Slack time is -5.022 ns for clock \"iCLK_50\" between source memory \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[11\]\" and destination pin \"DRAM_DQ\[11\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "1.000 ns + memory " "Info: + tco requirement for source memory and destination pin is 1.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "6.022 ns - " "Info: - tco from clock to output pin is 6.022 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 sdram_pll:u7\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"iCLK_50\" and output clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 source 2.839 ns + Longest memory " "Info: + Longest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to source memory is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.635 ns) 2.839 ns Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[11\] 3 MEM M4K_X17_Y6 1 " "Info: 3: + IC(1.179 ns) + CELL(0.635 ns) = 2.839 ns; Loc. = M4K_X17_Y6; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 22.37 % ) " "Info: Total cell delay = 0.635 ns ( 22.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 77.63 % ) " "Info: Total interconnect delay = 2.204 ns ( 77.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.592 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[11\] 1 MEM M4K_X17_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y6; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.271 ns) 1.279 ns Sdram_Control_4Port:u8\|mDATAIN\[11\]~27 2 COMB LCCOMB_X16_Y7_N4 1 " "Info: 2: + IC(0.920 ns) + CELL(0.271 ns) = 1.279 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|mDATAIN\[11\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] Sdram_Control_4Port:u8|mDATAIN[11]~27 } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(2.652 ns) 5.592 ns DRAM_DQ\[11\] 3 PIN PIN_AF3 0 " "Info: 3: + IC(1.661 ns) + CELL(2.652 ns) = 5.592 ns; Loc. = PIN_AF3; Fanout = 0; PIN Node = 'DRAM_DQ\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { Sdram_Control_4Port:u8|mDATAIN[11]~27 DRAM_DQ[11] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.011 ns ( 53.84 % ) " "Info: Total cell delay = 3.011 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 46.16 % ) " "Info: Total interconnect delay = 2.581 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] Sdram_Control_4Port:u8|mDATAIN[11]~27 DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.592 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] {} Sdram_Control_4Port:u8|mDATAIN[11]~27 {} DRAM_DQ[11] {} } { 0.000ns 0.920ns 1.661ns } { 0.088ns 0.271ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] Sdram_Control_4Port:u8|mDATAIN[11]~27 DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.592 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] {} Sdram_Control_4Port:u8|mDATAIN[11]~27 {} DRAM_DQ[11] {} } { 0.000ns 0.920ns 1.661ns } { 0.088ns 0.271ns 2.652ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] {} } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] Sdram_Control_4Port:u8|mDATAIN[11]~27 DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.592 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] {} Sdram_Control_4Port:u8|mDATAIN[11]~27 {} DRAM_DQ[11] {} } { 0.000ns 0.920ns 1.661ns } { 0.088ns 0.271ns 2.652ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[3\] oLEDR\[3\] 10.590 ns Longest " "Info: Longest tpd from source pin \"iSW\[3\]\" to destination pin \"oLEDR\[3\]\" is 10.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns iSW\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.920 ns) + CELL(2.818 ns) 10.590 ns oLEDR\[3\] 2 PIN PIN_AJ4 0 " "Info: 2: + IC(6.920 ns) + CELL(2.818 ns) = 10.590 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 34.66 % ) " "Info: Total cell delay = 3.670 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.920 ns ( 65.34 % ) " "Info: Total interconnect delay = 6.920 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.590 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.590 ns" { iSW[3] {} iSW[3]~combout {} oLEDR[3] {} } { 0.000ns 0.000ns 6.920ns } { 0.000ns 0.852ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 altera_internal_jtag~TDIUTAP altera_internal_jtag~CLKDRUSER 3.193 ns register " "Info: th for register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~CLKDRUSER\") is 3.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 6.432 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.000 ns) 4.665 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G8 23 " "Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 6.432 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 3 REG LCFF_X31_Y25_N17 1 " "Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.35 % ) " "Info: Total cell delay = 0.537 ns ( 8.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.895 ns ( 91.65 % ) " "Info: Total interconnect delay = 5.895 ns ( 91.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 4.665ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.505 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.139 ns) + CELL(0.366 ns) 3.505 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 2 REG LCFF_X31_Y25_N17 1 " "Info: 2: + IC(3.139 ns) + CELL(0.366 ns) = 3.505 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 10.44 % ) " "Info: Total cell delay = 0.366 ns ( 10.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.139 ns ( 89.56 % ) " "Info: Total interconnect delay = 3.139 ns ( 89.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.505 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 3.139ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 4.665ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.505 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 3.139ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (High) 1151 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 1151 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (Low) 1151 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 1151 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg -1.477 ns " "Info: Minimum pulse width minimum slack time is -1.477 ns between clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" and destination register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted sdram_pll:u7\|altpll:altpll_component\|_clk0 high 0.903 ns + " "Info: + non-inverted clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination has high pulse width of 0.903 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns non-inverted 50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg high 2.380 ns - " "Info: - Register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\" has a high minimum pulse width requirement of 2.380 ns" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg -1.476 ns " "Info: Minimum pulse width minimum slack time is -1.476 ns between clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" and destination register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted sdram_pll:u7\|altpll:altpll_component\|_clk0 low 0.904 ns + " "Info: + non-inverted clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination has low pulse width of 0.904 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns non-inverted 50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg low 2.380 ns - " "Info: - Register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\" has a low minimum pulse width requirement of 2.380 ns" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "db/altsyncram_drg1.tdf" "" { Text "D:/GitHubRepos/TCC/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 16:00:58 2017 " "Info: Processing ended: Fri Oct 27 16:00:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
