

================================================================
== Vitis HLS Report for 'fully2_cnn'
================================================================
* Date:           Tue Jul 20 14:31:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fully2_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1   |        2|        2|         2|          1|          1|     2|       yes|
        |- fc_layer2_label1  |       27|       27|         3|          3|         64|     9|       yes|
        |- fc_layer2_label2  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     378|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      60|    -|
|Memory           |        2|     -|      25|       8|    -|
|Multiplexer      |        -|     -|       -|     240|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     3|     298|     686|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_25s_32s_56_1_1_U1  |mul_25s_32s_56_1_1  |        0|   1|  0|  20|    0|
    |mul_25s_32s_56_1_1_U2  |mul_25s_32s_56_1_1  |        0|   1|  0|  20|    0|
    |mul_25s_32s_56_1_1_U3  |mul_25s_32s_56_1_1  |        0|   1|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  60|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |fc_layer2_weights_V_U  |fc_layer2_weights_V  |        0|  25|   8|    0|    20|   25|     1|          500|
    |output_V_U             |output_V             |        2|   0|   0|    0|   200|   32|     1|         6400|
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                     |        2|  25|   8|    0|   220|   57|     2|         6900|
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |a_V_fu_428_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln19_fu_243_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln22_fu_359_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln30_fu_389_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln32_fu_434_p2         |         +|   0|  0|  38|          31|          31|
    |ret_V_1_fu_374_p2          |         +|   0|  0|  63|          56|          56|
    |ret_V_fu_335_p2            |         +|   0|  0|  63|          56|          56|
    |ap_block_state11_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_fu_440_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln19_fu_249_p2        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln22_fu_280_p2        |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln30_fu_395_p2        |      icmp|   0|  0|   8|           2|           3|
    |ap_block_pp2_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln1116_fu_299_p2        |        or|   0|  0|   5|           5|           1|
    |select_ln34_fu_446_p3      |    select|   0|  0|  31|           1|          31|
    |select_ln703_1_fu_417_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln703_fu_410_p3     |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 378|         241|         277|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |   9|          2|    1|          2|
    |fc_layer2_weights_V_address0  |  20|          4|    5|         20|
    |i_1_reg_228                   |   9|          2|    2|          4|
    |i_reg_183                     |   9|          2|    2|          4|
    |in_V_TDATA_blk_n              |   9|          2|    1|          2|
    |j_reg_194                     |   9|          2|    4|          8|
    |lhs_2_reg_206                 |   9|          2|   32|         64|
    |lhs_reg_217                   |   9|          2|   32|         64|
    |out_V_TDATA_blk_n             |   9|          2|    1|          2|
    |output_V_address0             |  26|          5|    8|         40|
    |output_V_address1             |  20|          4|    8|         32|
    |output_V_d0                   |  20|          4|   32|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 240|         49|  131|        386|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |i_1_reg_228                      |   2|   0|    2|          0|
    |i_cast_reg_479                   |   2|   0|   64|         62|
    |i_reg_183                        |   2|   0|    2|          0|
    |icmp_ln19_reg_475                |   1|   0|    1|          0|
    |icmp_ln30_reg_553                |   1|   0|    1|          0|
    |icmp_ln30_reg_553_pp2_iter1_reg  |   1|   0|    1|          0|
    |j_reg_194                        |   4|   0|    4|          0|
    |lhs_2_reg_206                    |  32|   0|   32|          0|
    |lhs_3_reg_533                    |  32|   0|   56|         24|
    |lhs_reg_217                      |  32|   0|   32|          0|
    |sext_ln1116_reg_523              |  56|   0|   56|          0|
    |sext_ln19_reg_465                |  56|   0|   56|          0|
    |tmp_reg_508                      |   4|   0|    5|          1|
    |trunc_ln703_reg_562              |   1|   0|    1|          0|
    |trunc_ln708_1_reg_528            |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 273|   0|  360|         87|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|    fully2_cnn|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|    fully2_cnn|  return value|
|in_V_TDATA    |   in|   32|          axis|          in_V|       pointer|
|in_V_TVALID   |   in|    1|          axis|          in_V|       pointer|
|in_V_TREADY   |  out|    1|          axis|          in_V|       pointer|
|out_V_TDATA   |  out|   32|          axis|         out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|         out_V|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

