
AutoRadio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c31c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800c4ac  0800c4ac  0000d4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c988  0800c988  0000e14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c988  0800c988  0000d988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c990  0800c990  0000e14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c990  0800c990  0000d990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c994  0800c994  0000d994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800c998  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000580c  2000014c  0800cae4  0000e14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005958  0800cae4  0000e958  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000250c5  00000000  00000000  0000e17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005729  00000000  00000000  00033241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e58  00000000  00000000  00038970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001787  00000000  00000000  0003a7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002daf8  00000000  00000000  0003bf4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028f57  00000000  00000000  00069a47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001067c1  00000000  00000000  0009299e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019915f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008980  00000000  00000000  001991a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001a1b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c494 	.word	0x0800c494

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800c494 	.word	0x0800c494

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__gedf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800061c:	e006      	b.n	800062c <__cmpdf2+0x4>
 800061e:	bf00      	nop

08000620 <__ledf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpdf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpdf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000634:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000638:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800063c:	bf18      	it	ne
 800063e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000642:	d01b      	beq.n	800067c <__cmpdf2+0x54>
 8000644:	b001      	add	sp, #4
 8000646:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800064a:	bf0c      	ite	eq
 800064c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000650:	ea91 0f03 	teqne	r1, r3
 8000654:	bf02      	ittt	eq
 8000656:	ea90 0f02 	teqeq	r0, r2
 800065a:	2000      	moveq	r0, #0
 800065c:	4770      	bxeq	lr
 800065e:	f110 0f00 	cmn.w	r0, #0
 8000662:	ea91 0f03 	teq	r1, r3
 8000666:	bf58      	it	pl
 8000668:	4299      	cmppl	r1, r3
 800066a:	bf08      	it	eq
 800066c:	4290      	cmpeq	r0, r2
 800066e:	bf2c      	ite	cs
 8000670:	17d8      	asrcs	r0, r3, #31
 8000672:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000676:	f040 0001 	orr.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000680:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000684:	d102      	bne.n	800068c <__cmpdf2+0x64>
 8000686:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800068a:	d107      	bne.n	800069c <__cmpdf2+0x74>
 800068c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000690:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000694:	d1d6      	bne.n	8000644 <__cmpdf2+0x1c>
 8000696:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800069a:	d0d3      	beq.n	8000644 <__cmpdf2+0x1c>
 800069c:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop

080006a4 <__aeabi_cdrcmple>:
 80006a4:	4684      	mov	ip, r0
 80006a6:	4610      	mov	r0, r2
 80006a8:	4662      	mov	r2, ip
 80006aa:	468c      	mov	ip, r1
 80006ac:	4619      	mov	r1, r3
 80006ae:	4663      	mov	r3, ip
 80006b0:	e000      	b.n	80006b4 <__aeabi_cdcmpeq>
 80006b2:	bf00      	nop

080006b4 <__aeabi_cdcmpeq>:
 80006b4:	b501      	push	{r0, lr}
 80006b6:	f7ff ffb7 	bl	8000628 <__cmpdf2>
 80006ba:	2800      	cmp	r0, #0
 80006bc:	bf48      	it	mi
 80006be:	f110 0f00 	cmnmi.w	r0, #0
 80006c2:	bd01      	pop	{r0, pc}

080006c4 <__aeabi_dcmpeq>:
 80006c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c8:	f7ff fff4 	bl	80006b4 <__aeabi_cdcmpeq>
 80006cc:	bf0c      	ite	eq
 80006ce:	2001      	moveq	r0, #1
 80006d0:	2000      	movne	r0, #0
 80006d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006d6:	bf00      	nop

080006d8 <__aeabi_dcmplt>:
 80006d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006dc:	f7ff ffea 	bl	80006b4 <__aeabi_cdcmpeq>
 80006e0:	bf34      	ite	cc
 80006e2:	2001      	movcc	r0, #1
 80006e4:	2000      	movcs	r0, #0
 80006e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ea:	bf00      	nop

080006ec <__aeabi_dcmple>:
 80006ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f0:	f7ff ffe0 	bl	80006b4 <__aeabi_cdcmpeq>
 80006f4:	bf94      	ite	ls
 80006f6:	2001      	movls	r0, #1
 80006f8:	2000      	movhi	r0, #0
 80006fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80006fe:	bf00      	nop

08000700 <__aeabi_dcmpge>:
 8000700:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000704:	f7ff ffce 	bl	80006a4 <__aeabi_cdrcmple>
 8000708:	bf94      	ite	ls
 800070a:	2001      	movls	r0, #1
 800070c:	2000      	movhi	r0, #0
 800070e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000712:	bf00      	nop

08000714 <__aeabi_dcmpgt>:
 8000714:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000718:	f7ff ffc4 	bl	80006a4 <__aeabi_cdrcmple>
 800071c:	bf34      	ite	cc
 800071e:	2001      	movcc	r0, #1
 8000720:	2000      	movcs	r0, #0
 8000722:	f85d fb08 	ldr.w	pc, [sp], #8
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000738:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800073c:	f000 b96a 	b.w	8000a14 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f806 	bl	8000758 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__udivmoddi4>:
 8000758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800075c:	9d08      	ldr	r5, [sp, #32]
 800075e:	460c      	mov	r4, r1
 8000760:	2b00      	cmp	r3, #0
 8000762:	d14e      	bne.n	8000802 <__udivmoddi4+0xaa>
 8000764:	4694      	mov	ip, r2
 8000766:	458c      	cmp	ip, r1
 8000768:	4686      	mov	lr, r0
 800076a:	fab2 f282 	clz	r2, r2
 800076e:	d962      	bls.n	8000836 <__udivmoddi4+0xde>
 8000770:	b14a      	cbz	r2, 8000786 <__udivmoddi4+0x2e>
 8000772:	f1c2 0320 	rsb	r3, r2, #32
 8000776:	4091      	lsls	r1, r2
 8000778:	fa20 f303 	lsr.w	r3, r0, r3
 800077c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000780:	4319      	orrs	r1, r3
 8000782:	fa00 fe02 	lsl.w	lr, r0, r2
 8000786:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800078a:	fa1f f68c 	uxth.w	r6, ip
 800078e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000792:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000796:	fb07 1114 	mls	r1, r7, r4, r1
 800079a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800079e:	fb04 f106 	mul.w	r1, r4, r6
 80007a2:	4299      	cmp	r1, r3
 80007a4:	d90a      	bls.n	80007bc <__udivmoddi4+0x64>
 80007a6:	eb1c 0303 	adds.w	r3, ip, r3
 80007aa:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80007ae:	f080 8112 	bcs.w	80009d6 <__udivmoddi4+0x27e>
 80007b2:	4299      	cmp	r1, r3
 80007b4:	f240 810f 	bls.w	80009d6 <__udivmoddi4+0x27e>
 80007b8:	3c02      	subs	r4, #2
 80007ba:	4463      	add	r3, ip
 80007bc:	1a59      	subs	r1, r3, r1
 80007be:	fa1f f38e 	uxth.w	r3, lr
 80007c2:	fbb1 f0f7 	udiv	r0, r1, r7
 80007c6:	fb07 1110 	mls	r1, r7, r0, r1
 80007ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007ce:	fb00 f606 	mul.w	r6, r0, r6
 80007d2:	429e      	cmp	r6, r3
 80007d4:	d90a      	bls.n	80007ec <__udivmoddi4+0x94>
 80007d6:	eb1c 0303 	adds.w	r3, ip, r3
 80007da:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80007de:	f080 80fc 	bcs.w	80009da <__udivmoddi4+0x282>
 80007e2:	429e      	cmp	r6, r3
 80007e4:	f240 80f9 	bls.w	80009da <__udivmoddi4+0x282>
 80007e8:	4463      	add	r3, ip
 80007ea:	3802      	subs	r0, #2
 80007ec:	1b9b      	subs	r3, r3, r6
 80007ee:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80007f2:	2100      	movs	r1, #0
 80007f4:	b11d      	cbz	r5, 80007fe <__udivmoddi4+0xa6>
 80007f6:	40d3      	lsrs	r3, r2
 80007f8:	2200      	movs	r2, #0
 80007fa:	e9c5 3200 	strd	r3, r2, [r5]
 80007fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000802:	428b      	cmp	r3, r1
 8000804:	d905      	bls.n	8000812 <__udivmoddi4+0xba>
 8000806:	b10d      	cbz	r5, 800080c <__udivmoddi4+0xb4>
 8000808:	e9c5 0100 	strd	r0, r1, [r5]
 800080c:	2100      	movs	r1, #0
 800080e:	4608      	mov	r0, r1
 8000810:	e7f5      	b.n	80007fe <__udivmoddi4+0xa6>
 8000812:	fab3 f183 	clz	r1, r3
 8000816:	2900      	cmp	r1, #0
 8000818:	d146      	bne.n	80008a8 <__udivmoddi4+0x150>
 800081a:	42a3      	cmp	r3, r4
 800081c:	d302      	bcc.n	8000824 <__udivmoddi4+0xcc>
 800081e:	4290      	cmp	r0, r2
 8000820:	f0c0 80f0 	bcc.w	8000a04 <__udivmoddi4+0x2ac>
 8000824:	1a86      	subs	r6, r0, r2
 8000826:	eb64 0303 	sbc.w	r3, r4, r3
 800082a:	2001      	movs	r0, #1
 800082c:	2d00      	cmp	r5, #0
 800082e:	d0e6      	beq.n	80007fe <__udivmoddi4+0xa6>
 8000830:	e9c5 6300 	strd	r6, r3, [r5]
 8000834:	e7e3      	b.n	80007fe <__udivmoddi4+0xa6>
 8000836:	2a00      	cmp	r2, #0
 8000838:	f040 8090 	bne.w	800095c <__udivmoddi4+0x204>
 800083c:	eba1 040c 	sub.w	r4, r1, ip
 8000840:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000844:	fa1f f78c 	uxth.w	r7, ip
 8000848:	2101      	movs	r1, #1
 800084a:	fbb4 f6f8 	udiv	r6, r4, r8
 800084e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000852:	fb08 4416 	mls	r4, r8, r6, r4
 8000856:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800085a:	fb07 f006 	mul.w	r0, r7, r6
 800085e:	4298      	cmp	r0, r3
 8000860:	d908      	bls.n	8000874 <__udivmoddi4+0x11c>
 8000862:	eb1c 0303 	adds.w	r3, ip, r3
 8000866:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800086a:	d202      	bcs.n	8000872 <__udivmoddi4+0x11a>
 800086c:	4298      	cmp	r0, r3
 800086e:	f200 80cd 	bhi.w	8000a0c <__udivmoddi4+0x2b4>
 8000872:	4626      	mov	r6, r4
 8000874:	1a1c      	subs	r4, r3, r0
 8000876:	fa1f f38e 	uxth.w	r3, lr
 800087a:	fbb4 f0f8 	udiv	r0, r4, r8
 800087e:	fb08 4410 	mls	r4, r8, r0, r4
 8000882:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000886:	fb00 f707 	mul.w	r7, r0, r7
 800088a:	429f      	cmp	r7, r3
 800088c:	d908      	bls.n	80008a0 <__udivmoddi4+0x148>
 800088e:	eb1c 0303 	adds.w	r3, ip, r3
 8000892:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000896:	d202      	bcs.n	800089e <__udivmoddi4+0x146>
 8000898:	429f      	cmp	r7, r3
 800089a:	f200 80b0 	bhi.w	80009fe <__udivmoddi4+0x2a6>
 800089e:	4620      	mov	r0, r4
 80008a0:	1bdb      	subs	r3, r3, r7
 80008a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008a6:	e7a5      	b.n	80007f4 <__udivmoddi4+0x9c>
 80008a8:	f1c1 0620 	rsb	r6, r1, #32
 80008ac:	408b      	lsls	r3, r1
 80008ae:	fa22 f706 	lsr.w	r7, r2, r6
 80008b2:	431f      	orrs	r7, r3
 80008b4:	fa20 fc06 	lsr.w	ip, r0, r6
 80008b8:	fa04 f301 	lsl.w	r3, r4, r1
 80008bc:	ea43 030c 	orr.w	r3, r3, ip
 80008c0:	40f4      	lsrs	r4, r6
 80008c2:	fa00 f801 	lsl.w	r8, r0, r1
 80008c6:	0c38      	lsrs	r0, r7, #16
 80008c8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80008cc:	fbb4 fef0 	udiv	lr, r4, r0
 80008d0:	fa1f fc87 	uxth.w	ip, r7
 80008d4:	fb00 441e 	mls	r4, r0, lr, r4
 80008d8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008dc:	fb0e f90c 	mul.w	r9, lr, ip
 80008e0:	45a1      	cmp	r9, r4
 80008e2:	fa02 f201 	lsl.w	r2, r2, r1
 80008e6:	d90a      	bls.n	80008fe <__udivmoddi4+0x1a6>
 80008e8:	193c      	adds	r4, r7, r4
 80008ea:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80008ee:	f080 8084 	bcs.w	80009fa <__udivmoddi4+0x2a2>
 80008f2:	45a1      	cmp	r9, r4
 80008f4:	f240 8081 	bls.w	80009fa <__udivmoddi4+0x2a2>
 80008f8:	f1ae 0e02 	sub.w	lr, lr, #2
 80008fc:	443c      	add	r4, r7
 80008fe:	eba4 0409 	sub.w	r4, r4, r9
 8000902:	fa1f f983 	uxth.w	r9, r3
 8000906:	fbb4 f3f0 	udiv	r3, r4, r0
 800090a:	fb00 4413 	mls	r4, r0, r3, r4
 800090e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000912:	fb03 fc0c 	mul.w	ip, r3, ip
 8000916:	45a4      	cmp	ip, r4
 8000918:	d907      	bls.n	800092a <__udivmoddi4+0x1d2>
 800091a:	193c      	adds	r4, r7, r4
 800091c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000920:	d267      	bcs.n	80009f2 <__udivmoddi4+0x29a>
 8000922:	45a4      	cmp	ip, r4
 8000924:	d965      	bls.n	80009f2 <__udivmoddi4+0x29a>
 8000926:	3b02      	subs	r3, #2
 8000928:	443c      	add	r4, r7
 800092a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800092e:	fba0 9302 	umull	r9, r3, r0, r2
 8000932:	eba4 040c 	sub.w	r4, r4, ip
 8000936:	429c      	cmp	r4, r3
 8000938:	46ce      	mov	lr, r9
 800093a:	469c      	mov	ip, r3
 800093c:	d351      	bcc.n	80009e2 <__udivmoddi4+0x28a>
 800093e:	d04e      	beq.n	80009de <__udivmoddi4+0x286>
 8000940:	b155      	cbz	r5, 8000958 <__udivmoddi4+0x200>
 8000942:	ebb8 030e 	subs.w	r3, r8, lr
 8000946:	eb64 040c 	sbc.w	r4, r4, ip
 800094a:	fa04 f606 	lsl.w	r6, r4, r6
 800094e:	40cb      	lsrs	r3, r1
 8000950:	431e      	orrs	r6, r3
 8000952:	40cc      	lsrs	r4, r1
 8000954:	e9c5 6400 	strd	r6, r4, [r5]
 8000958:	2100      	movs	r1, #0
 800095a:	e750      	b.n	80007fe <__udivmoddi4+0xa6>
 800095c:	f1c2 0320 	rsb	r3, r2, #32
 8000960:	fa20 f103 	lsr.w	r1, r0, r3
 8000964:	fa0c fc02 	lsl.w	ip, ip, r2
 8000968:	fa24 f303 	lsr.w	r3, r4, r3
 800096c:	4094      	lsls	r4, r2
 800096e:	430c      	orrs	r4, r1
 8000970:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000974:	fa00 fe02 	lsl.w	lr, r0, r2
 8000978:	fa1f f78c 	uxth.w	r7, ip
 800097c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000980:	fb08 3110 	mls	r1, r8, r0, r3
 8000984:	0c23      	lsrs	r3, r4, #16
 8000986:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800098a:	fb00 f107 	mul.w	r1, r0, r7
 800098e:	4299      	cmp	r1, r3
 8000990:	d908      	bls.n	80009a4 <__udivmoddi4+0x24c>
 8000992:	eb1c 0303 	adds.w	r3, ip, r3
 8000996:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800099a:	d22c      	bcs.n	80009f6 <__udivmoddi4+0x29e>
 800099c:	4299      	cmp	r1, r3
 800099e:	d92a      	bls.n	80009f6 <__udivmoddi4+0x29e>
 80009a0:	3802      	subs	r0, #2
 80009a2:	4463      	add	r3, ip
 80009a4:	1a5b      	subs	r3, r3, r1
 80009a6:	b2a4      	uxth	r4, r4
 80009a8:	fbb3 f1f8 	udiv	r1, r3, r8
 80009ac:	fb08 3311 	mls	r3, r8, r1, r3
 80009b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009b4:	fb01 f307 	mul.w	r3, r1, r7
 80009b8:	42a3      	cmp	r3, r4
 80009ba:	d908      	bls.n	80009ce <__udivmoddi4+0x276>
 80009bc:	eb1c 0404 	adds.w	r4, ip, r4
 80009c0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80009c4:	d213      	bcs.n	80009ee <__udivmoddi4+0x296>
 80009c6:	42a3      	cmp	r3, r4
 80009c8:	d911      	bls.n	80009ee <__udivmoddi4+0x296>
 80009ca:	3902      	subs	r1, #2
 80009cc:	4464      	add	r4, ip
 80009ce:	1ae4      	subs	r4, r4, r3
 80009d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80009d4:	e739      	b.n	800084a <__udivmoddi4+0xf2>
 80009d6:	4604      	mov	r4, r0
 80009d8:	e6f0      	b.n	80007bc <__udivmoddi4+0x64>
 80009da:	4608      	mov	r0, r1
 80009dc:	e706      	b.n	80007ec <__udivmoddi4+0x94>
 80009de:	45c8      	cmp	r8, r9
 80009e0:	d2ae      	bcs.n	8000940 <__udivmoddi4+0x1e8>
 80009e2:	ebb9 0e02 	subs.w	lr, r9, r2
 80009e6:	eb63 0c07 	sbc.w	ip, r3, r7
 80009ea:	3801      	subs	r0, #1
 80009ec:	e7a8      	b.n	8000940 <__udivmoddi4+0x1e8>
 80009ee:	4631      	mov	r1, r6
 80009f0:	e7ed      	b.n	80009ce <__udivmoddi4+0x276>
 80009f2:	4603      	mov	r3, r0
 80009f4:	e799      	b.n	800092a <__udivmoddi4+0x1d2>
 80009f6:	4630      	mov	r0, r6
 80009f8:	e7d4      	b.n	80009a4 <__udivmoddi4+0x24c>
 80009fa:	46d6      	mov	lr, sl
 80009fc:	e77f      	b.n	80008fe <__udivmoddi4+0x1a6>
 80009fe:	4463      	add	r3, ip
 8000a00:	3802      	subs	r0, #2
 8000a02:	e74d      	b.n	80008a0 <__udivmoddi4+0x148>
 8000a04:	4606      	mov	r6, r0
 8000a06:	4623      	mov	r3, r4
 8000a08:	4608      	mov	r0, r1
 8000a0a:	e70f      	b.n	800082c <__udivmoddi4+0xd4>
 8000a0c:	3e02      	subs	r6, #2
 8000a0e:	4463      	add	r3, ip
 8000a10:	e730      	b.n	8000874 <__udivmoddi4+0x11c>
 8000a12:	bf00      	nop

08000a14 <__aeabi_idiv0>:
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <MCP23S17_init>:
#include "shell.h"

#define MCP23S17_ADDR 0x40//A0=A1=A2=GND
#define MCP23S17_SPI hspi3

void MCP23S17_init(void){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0

	/* 0x00 - IODIRA | 0x01 - IODIRB
	 * 0 : All Pins as Output
	 */
	MCP23S17_WriteRegister(0x00, 0x00) == HAL_OK ? debug(START,"MCP23S17 - IODIRA") : debug(D_ERROR,"MCP23S17 - IODIRA");
 8000a1e:	2100      	movs	r1, #0
 8000a20:	2000      	movs	r0, #0
 8000a22:	f000 f929 	bl	8000c78 <MCP23S17_WriteRegister>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d104      	bne.n	8000a36 <MCP23S17_init+0x1e>
 8000a2c:	498c      	ldr	r1, [pc, #560]	@ (8000c60 <MCP23S17_init+0x248>)
 8000a2e:	488d      	ldr	r0, [pc, #564]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000a30:	f00a fbd0 	bl	800b1d4 <debug>
 8000a34:	e003      	b.n	8000a3e <MCP23S17_init+0x26>
 8000a36:	498a      	ldr	r1, [pc, #552]	@ (8000c60 <MCP23S17_init+0x248>)
 8000a38:	488b      	ldr	r0, [pc, #556]	@ (8000c68 <MCP23S17_init+0x250>)
 8000a3a:	f00a fbcb 	bl	800b1d4 <debug>
	osDelay(10);
 8000a3e:	200a      	movs	r0, #10
 8000a40:	f008 f875 	bl	8008b2e <osDelay>
	MCP23S17_WriteRegister(0x01, 0x00) == HAL_OK ? debug(START,"MCP23S17 - IODIRB") : debug(D_ERROR,"MCP23S17 - IODIRB");
 8000a44:	2100      	movs	r1, #0
 8000a46:	2001      	movs	r0, #1
 8000a48:	f000 f916 	bl	8000c78 <MCP23S17_WriteRegister>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d104      	bne.n	8000a5c <MCP23S17_init+0x44>
 8000a52:	4986      	ldr	r1, [pc, #536]	@ (8000c6c <MCP23S17_init+0x254>)
 8000a54:	4883      	ldr	r0, [pc, #524]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000a56:	f00a fbbd 	bl	800b1d4 <debug>
 8000a5a:	e003      	b.n	8000a64 <MCP23S17_init+0x4c>
 8000a5c:	4983      	ldr	r1, [pc, #524]	@ (8000c6c <MCP23S17_init+0x254>)
 8000a5e:	4882      	ldr	r0, [pc, #520]	@ (8000c68 <MCP23S17_init+0x250>)
 8000a60:	f00a fbb8 	bl	800b1d4 <debug>

	/* 0x12 - GPIOA | 0x13 - GPIOB
	 *
	 */
	MCP23S17_WriteRegister(0x12, 0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000a64:	21ff      	movs	r1, #255	@ 0xff
 8000a66:	2012      	movs	r0, #18
 8000a68:	f000 f906 	bl	8000c78 <MCP23S17_WriteRegister>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d104      	bne.n	8000a7c <MCP23S17_init+0x64>
 8000a72:	497f      	ldr	r1, [pc, #508]	@ (8000c70 <MCP23S17_init+0x258>)
 8000a74:	487b      	ldr	r0, [pc, #492]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000a76:	f00a fbad 	bl	800b1d4 <debug>
 8000a7a:	e003      	b.n	8000a84 <MCP23S17_init+0x6c>
 8000a7c:	497c      	ldr	r1, [pc, #496]	@ (8000c70 <MCP23S17_init+0x258>)
 8000a7e:	487a      	ldr	r0, [pc, #488]	@ (8000c68 <MCP23S17_init+0x250>)
 8000a80:	f00a fba8 	bl	800b1d4 <debug>
	MCP23S17_WriteRegister(0x13, 0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000a84:	21ff      	movs	r1, #255	@ 0xff
 8000a86:	2013      	movs	r0, #19
 8000a88:	f000 f8f6 	bl	8000c78 <MCP23S17_WriteRegister>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d104      	bne.n	8000a9c <MCP23S17_init+0x84>
 8000a92:	4977      	ldr	r1, [pc, #476]	@ (8000c70 <MCP23S17_init+0x258>)
 8000a94:	4873      	ldr	r0, [pc, #460]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000a96:	f00a fb9d 	bl	800b1d4 <debug>
 8000a9a:	e003      	b.n	8000aa4 <MCP23S17_init+0x8c>
 8000a9c:	4974      	ldr	r1, [pc, #464]	@ (8000c70 <MCP23S17_init+0x258>)
 8000a9e:	4872      	ldr	r0, [pc, #456]	@ (8000c68 <MCP23S17_init+0x250>)
 8000aa0:	f00a fb98 	bl	800b1d4 <debug>

	for (int i = 0; i<9; i++){
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	e01a      	b.n	8000ae0 <MCP23S17_init+0xc8>
		MCP23S17_WriteRegister(0x12, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000aaa:	22ff      	movs	r2, #255	@ 0xff
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	2012      	movs	r0, #18
 8000ab8:	f000 f8de 	bl	8000c78 <MCP23S17_WriteRegister>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d104      	bne.n	8000acc <MCP23S17_init+0xb4>
 8000ac2:	496b      	ldr	r1, [pc, #428]	@ (8000c70 <MCP23S17_init+0x258>)
 8000ac4:	4867      	ldr	r0, [pc, #412]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000ac6:	f00a fb85 	bl	800b1d4 <debug>
 8000aca:	e003      	b.n	8000ad4 <MCP23S17_init+0xbc>
 8000acc:	4968      	ldr	r1, [pc, #416]	@ (8000c70 <MCP23S17_init+0x258>)
 8000ace:	4866      	ldr	r0, [pc, #408]	@ (8000c68 <MCP23S17_init+0x250>)
 8000ad0:	f00a fb80 	bl	800b1d4 <debug>
		osDelay(50);
 8000ad4:	2032      	movs	r0, #50	@ 0x32
 8000ad6:	f008 f82a 	bl	8008b2e <osDelay>
	for (int i = 0; i<9; i++){
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	3301      	adds	r3, #1
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	2b08      	cmp	r3, #8
 8000ae4:	dde1      	ble.n	8000aaa <MCP23S17_init+0x92>
	}
	for (int i = 0; i<=8; i++){
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	e01a      	b.n	8000b22 <MCP23S17_init+0x10a>
		MCP23S17_WriteRegister(0x13, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOB") : debug(D_ERROR,"MCP23S17 - GPIOB");
 8000aec:	22ff      	movs	r2, #255	@ 0xff
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	fa02 f303 	lsl.w	r3, r2, r3
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	4619      	mov	r1, r3
 8000af8:	2013      	movs	r0, #19
 8000afa:	f000 f8bd 	bl	8000c78 <MCP23S17_WriteRegister>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d104      	bne.n	8000b0e <MCP23S17_init+0xf6>
 8000b04:	495b      	ldr	r1, [pc, #364]	@ (8000c74 <MCP23S17_init+0x25c>)
 8000b06:	4857      	ldr	r0, [pc, #348]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000b08:	f00a fb64 	bl	800b1d4 <debug>
 8000b0c:	e003      	b.n	8000b16 <MCP23S17_init+0xfe>
 8000b0e:	4959      	ldr	r1, [pc, #356]	@ (8000c74 <MCP23S17_init+0x25c>)
 8000b10:	4855      	ldr	r0, [pc, #340]	@ (8000c68 <MCP23S17_init+0x250>)
 8000b12:	f00a fb5f 	bl	800b1d4 <debug>
		osDelay(50);
 8000b16:	2032      	movs	r0, #50	@ 0x32
 8000b18:	f008 f809 	bl	8008b2e <osDelay>
	for (int i = 0; i<=8; i++){
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	2b08      	cmp	r3, #8
 8000b26:	dde1      	ble.n	8000aec <MCP23S17_init+0xd4>
	}
	osDelay(500);
 8000b28:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b2c:	f007 ffff 	bl	8008b2e <osDelay>
	MCP23S17_WriteRegister(0x12, 0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000b30:	21ff      	movs	r1, #255	@ 0xff
 8000b32:	2012      	movs	r0, #18
 8000b34:	f000 f8a0 	bl	8000c78 <MCP23S17_WriteRegister>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d104      	bne.n	8000b48 <MCP23S17_init+0x130>
 8000b3e:	494c      	ldr	r1, [pc, #304]	@ (8000c70 <MCP23S17_init+0x258>)
 8000b40:	4848      	ldr	r0, [pc, #288]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000b42:	f00a fb47 	bl	800b1d4 <debug>
 8000b46:	e003      	b.n	8000b50 <MCP23S17_init+0x138>
 8000b48:	4949      	ldr	r1, [pc, #292]	@ (8000c70 <MCP23S17_init+0x258>)
 8000b4a:	4847      	ldr	r0, [pc, #284]	@ (8000c68 <MCP23S17_init+0x250>)
 8000b4c:	f00a fb42 	bl	800b1d4 <debug>
	MCP23S17_WriteRegister(0x13, 0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000b50:	21ff      	movs	r1, #255	@ 0xff
 8000b52:	2013      	movs	r0, #19
 8000b54:	f000 f890 	bl	8000c78 <MCP23S17_WriteRegister>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d104      	bne.n	8000b68 <MCP23S17_init+0x150>
 8000b5e:	4944      	ldr	r1, [pc, #272]	@ (8000c70 <MCP23S17_init+0x258>)
 8000b60:	4840      	ldr	r0, [pc, #256]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000b62:	f00a fb37 	bl	800b1d4 <debug>
 8000b66:	e003      	b.n	8000b70 <MCP23S17_init+0x158>
 8000b68:	4941      	ldr	r1, [pc, #260]	@ (8000c70 <MCP23S17_init+0x258>)
 8000b6a:	483f      	ldr	r0, [pc, #252]	@ (8000c68 <MCP23S17_init+0x250>)
 8000b6c:	f00a fb32 	bl	800b1d4 <debug>
	osDelay(500);
 8000b70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b74:	f007 ffdb 	bl	8008b2e <osDelay>
	for (int i =0;i<9;i++){
 8000b78:	2300      	movs	r3, #0
 8000b7a:	607b      	str	r3, [r7, #4]
 8000b7c:	e02f      	b.n	8000bde <MCP23S17_init+0x1c6>
		MCP23S17_WriteRegister(0x12, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000b7e:	22ff      	movs	r2, #255	@ 0xff
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	fa02 f303 	lsl.w	r3, r2, r3
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	4619      	mov	r1, r3
 8000b8a:	2012      	movs	r0, #18
 8000b8c:	f000 f874 	bl	8000c78 <MCP23S17_WriteRegister>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d104      	bne.n	8000ba0 <MCP23S17_init+0x188>
 8000b96:	4936      	ldr	r1, [pc, #216]	@ (8000c70 <MCP23S17_init+0x258>)
 8000b98:	4832      	ldr	r0, [pc, #200]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000b9a:	f00a fb1b 	bl	800b1d4 <debug>
 8000b9e:	e003      	b.n	8000ba8 <MCP23S17_init+0x190>
 8000ba0:	4933      	ldr	r1, [pc, #204]	@ (8000c70 <MCP23S17_init+0x258>)
 8000ba2:	4831      	ldr	r0, [pc, #196]	@ (8000c68 <MCP23S17_init+0x250>)
 8000ba4:	f00a fb16 	bl	800b1d4 <debug>
		MCP23S17_WriteRegister(0x13, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOB") : debug(D_ERROR,"MCP23S17 - GPIOB");
 8000ba8:	22ff      	movs	r2, #255	@ 0xff
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	2013      	movs	r0, #19
 8000bb6:	f000 f85f 	bl	8000c78 <MCP23S17_WriteRegister>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d104      	bne.n	8000bca <MCP23S17_init+0x1b2>
 8000bc0:	492c      	ldr	r1, [pc, #176]	@ (8000c74 <MCP23S17_init+0x25c>)
 8000bc2:	4828      	ldr	r0, [pc, #160]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000bc4:	f00a fb06 	bl	800b1d4 <debug>
 8000bc8:	e003      	b.n	8000bd2 <MCP23S17_init+0x1ba>
 8000bca:	492a      	ldr	r1, [pc, #168]	@ (8000c74 <MCP23S17_init+0x25c>)
 8000bcc:	4826      	ldr	r0, [pc, #152]	@ (8000c68 <MCP23S17_init+0x250>)
 8000bce:	f00a fb01 	bl	800b1d4 <debug>
		osDelay(50);
 8000bd2:	2032      	movs	r0, #50	@ 0x32
 8000bd4:	f007 ffab 	bl	8008b2e <osDelay>
	for (int i =0;i<9;i++){
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	607b      	str	r3, [r7, #4]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b08      	cmp	r3, #8
 8000be2:	ddcc      	ble.n	8000b7e <MCP23S17_init+0x166>
	}
	osDelay(100);
 8000be4:	2064      	movs	r0, #100	@ 0x64
 8000be6:	f007 ffa2 	bl	8008b2e <osDelay>
	for (int i = 8; i>=0; i--){
 8000bea:	2308      	movs	r3, #8
 8000bec:	603b      	str	r3, [r7, #0]
 8000bee:	e02f      	b.n	8000c50 <MCP23S17_init+0x238>
		MCP23S17_WriteRegister(0x12, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 8000bf0:	22ff      	movs	r2, #255	@ 0xff
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	2012      	movs	r0, #18
 8000bfe:	f000 f83b 	bl	8000c78 <MCP23S17_WriteRegister>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d104      	bne.n	8000c12 <MCP23S17_init+0x1fa>
 8000c08:	4919      	ldr	r1, [pc, #100]	@ (8000c70 <MCP23S17_init+0x258>)
 8000c0a:	4816      	ldr	r0, [pc, #88]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000c0c:	f00a fae2 	bl	800b1d4 <debug>
 8000c10:	e003      	b.n	8000c1a <MCP23S17_init+0x202>
 8000c12:	4917      	ldr	r1, [pc, #92]	@ (8000c70 <MCP23S17_init+0x258>)
 8000c14:	4814      	ldr	r0, [pc, #80]	@ (8000c68 <MCP23S17_init+0x250>)
 8000c16:	f00a fadd 	bl	800b1d4 <debug>
		MCP23S17_WriteRegister(0x13, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOB") : debug(D_ERROR,"MCP23S17 - GPIOB");
 8000c1a:	22ff      	movs	r2, #255	@ 0xff
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	4619      	mov	r1, r3
 8000c26:	2013      	movs	r0, #19
 8000c28:	f000 f826 	bl	8000c78 <MCP23S17_WriteRegister>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d104      	bne.n	8000c3c <MCP23S17_init+0x224>
 8000c32:	4910      	ldr	r1, [pc, #64]	@ (8000c74 <MCP23S17_init+0x25c>)
 8000c34:	480b      	ldr	r0, [pc, #44]	@ (8000c64 <MCP23S17_init+0x24c>)
 8000c36:	f00a facd 	bl	800b1d4 <debug>
 8000c3a:	e003      	b.n	8000c44 <MCP23S17_init+0x22c>
 8000c3c:	490d      	ldr	r1, [pc, #52]	@ (8000c74 <MCP23S17_init+0x25c>)
 8000c3e:	480a      	ldr	r0, [pc, #40]	@ (8000c68 <MCP23S17_init+0x250>)
 8000c40:	f00a fac8 	bl	800b1d4 <debug>
		osDelay(50);
 8000c44:	2032      	movs	r0, #50	@ 0x32
 8000c46:	f007 ff72 	bl	8008b2e <osDelay>
	for (int i = 8; i>=0; i--){
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	3b01      	subs	r3, #1
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	dacc      	bge.n	8000bf0 <MCP23S17_init+0x1d8>
	}

}
 8000c56:	bf00      	nop
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	0800c4ac 	.word	0x0800c4ac
 8000c64:	0800c4c0 	.word	0x0800c4c0
 8000c68:	0800c4cc 	.word	0x0800c4cc
 8000c6c:	0800c4d8 	.word	0x0800c4d8
 8000c70:	0800c4ec 	.word	0x0800c4ec
 8000c74:	0800c500 	.word	0x0800c500

08000c78 <MCP23S17_WriteRegister>:

HAL_StatusTypeDef MCP23S17_WriteRegister(uint8_t reg, uint8_t data){
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	460a      	mov	r2, r1
 8000c82:	71fb      	strb	r3, [r7, #7]
 8000c84:	4613      	mov	r3, r2
 8000c86:	71bb      	strb	r3, [r7, #6]
	uint8_t pData[3];

	pData[0] = MCP23S17_ADDR ;
 8000c88:	2340      	movs	r3, #64	@ 0x40
 8000c8a:	733b      	strb	r3, [r7, #12]
	pData[1] = reg;
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	737b      	strb	r3, [r7, #13]
	pData[2] = data;
 8000c90:	79bb      	ldrb	r3, [r7, #6]
 8000c92:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2180      	movs	r1, #128	@ 0x80
 8000c98:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <MCP23S17_WriteRegister+0x50>)
 8000c9a:	f001 fd5b 	bl	8002754 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&MCP23S17_SPI, pData, 3, HAL_MAX_DELAY);
 8000c9e:	f107 010c 	add.w	r1, r7, #12
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	4808      	ldr	r0, [pc, #32]	@ (8000ccc <MCP23S17_WriteRegister+0x54>)
 8000caa:	f005 fb3f 	bl	800632c <HAL_SPI_Transmit>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	2180      	movs	r1, #128	@ 0x80
 8000cb6:	4804      	ldr	r0, [pc, #16]	@ (8000cc8 <MCP23S17_WriteRegister+0x50>)
 8000cb8:	f001 fd4c 	bl	8002754 <HAL_GPIO_WritePin>
	return ret;
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]

}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	48000400 	.word	0x48000400
 8000ccc:	2000062c 	.word	0x2000062c

08000cd0 <sgtl5000_init>:
}



HAL_StatusTypeDef sgtl5000_init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_OK;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	71fb      	strb	r3, [r7, #7]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 8000cda:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000cde:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_clear_bit(SGTL5000_CHIP_ANA_POWER, mask);
 8000ce0:	88bb      	ldrh	r3, [r7, #4]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	2030      	movs	r0, #48	@ 0x30
 8000ce6:	f000 f8e2 	bl	8000eae <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 8000cea:	2360      	movs	r3, #96	@ 0x60
 8000cec:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_set_bit(SGTL5000_CHIP_LINREG_CTRL, mask);
 8000cee:	88bb      	ldrh	r3, [r7, #4]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	2026      	movs	r0, #38	@ 0x26
 8000cf4:	f000 f8bc 	bl	8000e70 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 8000cf8:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8000cfc:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_REF_CTRL, mask);
 8000cfe:	88bb      	ldrh	r3, [r7, #4]
 8000d00:	4619      	mov	r1, r3
 8000d02:	2028      	movs	r0, #40	@ 0x28
 8000d04:	f000 f886 	bl	8000e14 <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 8000d08:	f240 331e 	movw	r3, #798	@ 0x31e
 8000d0c:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8000d0e:	88bb      	ldrh	r3, [r7, #4]
 8000d10:	4619      	mov	r1, r3
 8000d12:	202c      	movs	r0, #44	@ 0x2c
 8000d14:	f000 f87e 	bl	8000e14 <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 8000d18:	f241 1306 	movw	r3, #4358	@ 0x1106
 8000d1c:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_SHORT_CTRL, mask);
 8000d1e:	88bb      	ldrh	r3, [r7, #4]
 8000d20:	4619      	mov	r1, r3
 8000d22:	203c      	movs	r0, #60	@ 0x3c
 8000d24:	f000 f876 	bl	8000e14 <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
 8000d28:	2304      	movs	r3, #4
 8000d2a:	80bb      	strh	r3, [r7, #4]
//	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
	sgtl5000_i2c_write_register( SGTL5000_CHIP_ANA_CTRL, mask);
 8000d2c:	88bb      	ldrh	r3, [r7, #4]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	2024      	movs	r0, #36	@ 0x24
 8000d32:	f000 f86f 	bl	8000e14 <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 8000d36:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 8000d3a:	80bb      	strh	r3, [r7, #4]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(SGTL5000_CHIP_ANA_POWER, mask);
 8000d3c:	88bb      	ldrh	r3, [r7, #4]
 8000d3e:	4619      	mov	r1, r3
 8000d40:	2030      	movs	r0, #48	@ 0x30
 8000d42:	f000 f867 	bl	8000e14 <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 8000d46:	2373      	movs	r3, #115	@ 0x73
 8000d48:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_DIG_POWER, mask);
 8000d4a:	88bb      	ldrh	r3, [r7, #4]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	2002      	movs	r0, #2
 8000d50:	f000 f860 	bl	8000e14 <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1f1f;	// TODO recalculer
 8000d54:	f641 731f 	movw	r3, #7967	@ 0x1f1f
 8000d58:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_LINE_OUT_VOL, mask);
 8000d5a:	88bb      	ldrh	r3, [r7, #4]
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	202e      	movs	r0, #46	@ 0x2e
 8000d60:	f000 f858 	bl	8000e14 <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 8000d64:	2304      	movs	r3, #4
 8000d66:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_CLK_CTRL, mask);
 8000d68:	88bb      	ldrh	r3, [r7, #4]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	2004      	movs	r0, #4
 8000d6e:	f000 f851 	bl	8000e14 <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 8000d72:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8000d76:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_I2S_CTRL, mask);
 8000d78:	88bb      	ldrh	r3, [r7, #4]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	2006      	movs	r0, #6
 8000d7e:	f000 f849 	bl	8000e14 <sgtl5000_i2c_write_register>
	// Laissons tout par défaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	// Le reste //
	mask = 0x0000;	// Unmute
 8000d82:	2300      	movs	r3, #0
 8000d84:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_ADCDAC_CTRL, mask);
 8000d86:	88bb      	ldrh	r3, [r7, #4]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	200e      	movs	r0, #14
 8000d8c:	f000 f842 	bl	8000e14 <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 8000d90:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 8000d94:	80bb      	strh	r3, [r7, #4]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(SGTL5000_CHIP_DAC_VOL, mask);
 8000d96:	88bb      	ldrh	r3, [r7, #4]
 8000d98:	4619      	mov	r1, r3
 8000d9a:	2010      	movs	r0, #16
 8000d9c:	f000 f83a 	bl	8000e14 <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 8000da0:	f240 2351 	movw	r3, #593	@ 0x251
 8000da4:	80bb      	strh	r3, [r7, #4]
	sgtl5000_i2c_write_register(SGTL5000_CHIP_MIC_CTRL, mask);
 8000da6:	88bb      	ldrh	r3, [r7, #4]
 8000da8:	4619      	mov	r1, r3
 8000daa:	202a      	movs	r0, #42	@ 0x2a
 8000dac:	f000 f832 	bl	8000e14 <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	return ret;
 8000db0:	79fb      	ldrb	r3, [r7, #7]
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <sgtl5000_i2c_read_register>:
int sgtl5000_i2c_read_register(uint16_t reg_address, uint16_t * p_data)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af04      	add	r7, sp, #16
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	uint8_t reg[2];
	ret = HAL_I2C_Mem_Read(&hi2c2, SGTL5000_DEV_ADDR, reg_address, I2C_MEMADD_SIZE_16BIT, reg, 2, HAL_MAX_DELAY);
 8000dc8:	88fa      	ldrh	r2, [r7, #6]
 8000dca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dce:	9302      	str	r3, [sp, #8]
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	2302      	movs	r3, #2
 8000ddc:	2114      	movs	r1, #20
 8000dde:	480c      	ldr	r0, [pc, #48]	@ (8000e10 <sgtl5000_i2c_read_register+0x54>)
 8000de0:	f001 fe80 	bl	8002ae4 <HAL_I2C_Mem_Read>
 8000de4:	4603      	mov	r3, r0
 8000de6:	73fb      	strb	r3, [r7, #15]

	*p_data = (reg[0] << 8) + reg[1];
 8000de8:	7b3b      	ldrb	r3, [r7, #12]
 8000dea:	021b      	lsls	r3, r3, #8
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	7b7a      	ldrb	r2, [r7, #13]
 8000df0:	4413      	add	r3, r2
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	801a      	strh	r2, [r3, #0]

	if (ret == HAL_OK)
 8000df8:	7bfb      	ldrb	r3, [r7, #15]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d101      	bne.n	8000e02 <sgtl5000_i2c_read_register+0x46>
	{
		// HAL_I2C_Mem_Read s'est bien passé
		return 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e001      	b.n	8000e06 <sgtl5000_i2c_read_register+0x4a>
	}
	else
	{
		// HAL_I2C_Mem_Read a retourné une erreur
		return -1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	2000040c 	.word	0x2000040c

08000e14 <sgtl5000_i2c_write_register>:

int sgtl5000_i2c_write_register(uint16_t reg_address, uint16_t data)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af04      	add	r7, sp, #16
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	460a      	mov	r2, r1
 8000e1e:	80fb      	strh	r3, [r7, #6]
 8000e20:	4613      	mov	r3, r2
 8000e22:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef ret;
	uint8_t reg[2];

	reg[0] = (data >> 8);
 8000e24:	88bb      	ldrh	r3, [r7, #4]
 8000e26:	0a1b      	lsrs	r3, r3, #8
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	733b      	strb	r3, [r7, #12]
	reg[1] = data & 0xFF;	// Masque (et logique bit à bit entre data et 0x00FF)
 8000e2e:	88bb      	ldrh	r3, [r7, #4]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(&hi2c2, SGTL5000_DEV_ADDR, reg_address, I2C_MEMADD_SIZE_16BIT, reg, 2, HAL_MAX_DELAY);
 8000e34:	88fa      	ldrh	r2, [r7, #6]
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e3a:	9302      	str	r3, [sp, #8]
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	9301      	str	r3, [sp, #4]
 8000e40:	f107 030c 	add.w	r3, r7, #12
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2302      	movs	r3, #2
 8000e48:	2114      	movs	r1, #20
 8000e4a:	4808      	ldr	r0, [pc, #32]	@ (8000e6c <sgtl5000_i2c_write_register+0x58>)
 8000e4c:	f001 fd36 	bl	80028bc <HAL_I2C_Mem_Write>
 8000e50:	4603      	mov	r3, r0
 8000e52:	73fb      	strb	r3, [r7, #15]

	if (ret == HAL_OK)
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d101      	bne.n	8000e5e <sgtl5000_i2c_write_register+0x4a>
	{
		return 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e001      	b.n	8000e62 <sgtl5000_i2c_write_register+0x4e>
	}
	else
	{
		return -1;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	2000040c 	.word	0x2000040c

08000e70 <sgtl5000_i2c_set_bit>:

int sgtl5000_i2c_set_bit(uint16_t reg_address, uint16_t mask)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	460a      	mov	r2, r1
 8000e7a:	80fb      	strh	r3, [r7, #6]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	80bb      	strh	r3, [r7, #4]
	uint16_t reg;
	// Lire le registre
	sgtl5000_i2c_read_register(reg_address, &reg);
 8000e80:	f107 020e 	add.w	r2, r7, #14
 8000e84:	88fb      	ldrh	r3, [r7, #6]
 8000e86:	4611      	mov	r1, r2
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff97 	bl	8000dbc <sgtl5000_i2c_read_register>
	// Modifier les bits selon le masque
	// Tous les 0 dans le masque ne modifient pas le registre
	// Tous les 1 dans le masque imposent des 1 dans le registre
	// Pour faire ça, on utilise un OU logique (symbole | : altgr+6)
	// Exemple : 0x0001 0010 | 0x0000 0001 = 0x0001 0011
	reg = reg | mask;
 8000e8e:	89fa      	ldrh	r2, [r7, #14]
 8000e90:	88bb      	ldrh	r3, [r7, #4]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	81fb      	strh	r3, [r7, #14]

	// Écrire le registre
	sgtl5000_i2c_write_register(reg_address, reg);
 8000e98:	89fa      	ldrh	r2, [r7, #14]
 8000e9a:	88fb      	ldrh	r3, [r7, #6]
 8000e9c:	4611      	mov	r1, r2
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ffb8 	bl	8000e14 <sgtl5000_i2c_write_register>

	return 0;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <sgtl5000_i2c_clear_bit>:

int sgtl5000_i2c_clear_bit(uint16_t reg_address, uint16_t mask)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b084      	sub	sp, #16
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	460a      	mov	r2, r1
 8000eb8:	80fb      	strh	r3, [r7, #6]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	80bb      	strh	r3, [r7, #4]
	uint16_t reg;
	// Lire le registre
	sgtl5000_i2c_read_register(reg_address, &reg);
 8000ebe:	f107 020e 	add.w	r2, r7, #14
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff78 	bl	8000dbc <sgtl5000_i2c_read_register>

	// Modifier les bits selon le masque
	// Tilde inverse tous les bits (les 0 deviennent des 1, les 1 deviennent des 0)
	// Tilde : altgr+2
	// ~(0x0001 0000) = 0x1110 1111
	reg = reg & (~mask);
 8000ecc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	b21a      	sxth	r2, r3
 8000ed4:	89fb      	ldrh	r3, [r7, #14]
 8000ed6:	b21b      	sxth	r3, r3
 8000ed8:	4013      	ands	r3, r2
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	81fb      	strh	r3, [r7, #14]

	// Écrire le registre
	sgtl5000_i2c_write_register(reg_address, reg);
 8000ee0:	89fa      	ldrh	r2, [r7, #14]
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff ff94 	bl	8000e14 <sgtl5000_i2c_write_register>

	return 0;
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3710      	adds	r7, #16
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000efe:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <MX_DMA_Init+0x48>)
 8000f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f02:	4a0f      	ldr	r2, [pc, #60]	@ (8000f40 <MX_DMA_Init+0x48>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f40 <MX_DMA_Init+0x48>)
 8000f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2105      	movs	r1, #5
 8000f1a:	2010      	movs	r0, #16
 8000f1c:	f000 ffd0 	bl	8001ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000f20:	2010      	movs	r0, #16
 8000f22:	f000 ffe9 	bl	8001ef8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2105      	movs	r1, #5
 8000f2a:	2011      	movs	r0, #17
 8000f2c:	f000 ffc8 	bl	8001ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000f30:	2011      	movs	r0, #17
 8000f32:	f000 ffe1 	bl	8001ef8 <HAL_NVIC_EnableIRQ>

}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40021000 	.word	0x40021000

08000f44 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4a07      	ldr	r2, [pc, #28]	@ (8000f70 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	4a06      	ldr	r2, [pc, #24]	@ (8000f74 <vApplicationGetIdleTaskMemory+0x30>)
 8000f5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2280      	movs	r2, #128	@ 0x80
 8000f60:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f62:	bf00      	nop
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	2000016c 	.word	0x2000016c
 8000f74:	2000020c 	.word	0x2000020c

08000f78 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f78:	b5b0      	push	{r4, r5, r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <MX_FREERTOS_Init+0x30>)
 8000f80:	1d3c      	adds	r4, r7, #4
 8000f82:	461d      	mov	r5, r3
 8000f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2100      	movs	r1, #0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f007 fd7e 	bl	8008a96 <osThreadCreate>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a03      	ldr	r2, [pc, #12]	@ (8000fac <MX_FREERTOS_Init+0x34>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000fa0:	bf00      	nop
 8000fa2:	3720      	adds	r7, #32
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa8:	0800c520 	.word	0x0800c520
 8000fac:	20000168 	.word	0x20000168

08000fb0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fb8:	2001      	movs	r0, #1
 8000fba:	f007 fdb8 	bl	8008b2e <osDelay>
 8000fbe:	e7fb      	b.n	8000fb8 <StartDefaultTask+0x8>

08000fc0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	@ 0x28
 8000fc4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
 8000fd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd6:	4b38      	ldr	r3, [pc, #224]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	4a37      	ldr	r2, [pc, #220]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8000fdc:	f043 0304 	orr.w	r3, r3, #4
 8000fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe2:	4b35      	ldr	r3, [pc, #212]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	f003 0304 	and.w	r3, r3, #4
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fee:	4b32      	ldr	r3, [pc, #200]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	4a31      	ldr	r2, [pc, #196]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8000ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	4b2c      	ldr	r3, [pc, #176]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	4a2b      	ldr	r2, [pc, #172]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001012:	4b29      	ldr	r3, [pc, #164]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	4b26      	ldr	r3, [pc, #152]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	4a25      	ldr	r2, [pc, #148]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102a:	4b23      	ldr	r3, [pc, #140]	@ (80010b8 <MX_GPIO_Init+0xf8>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_RESET_GPIO_Port, VU_RESET_Pin, GPIO_PIN_SET);
 8001036:	2201      	movs	r2, #1
 8001038:	2101      	movs	r1, #1
 800103a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103e:	f001 fb89 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2120      	movs	r1, #32
 8001046:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104a:	f001 fb83 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_NSS_GPIO_Port, SPI3_NSS_Pin, GPIO_PIN_SET);
 800104e:	2201      	movs	r2, #1
 8001050:	2180      	movs	r1, #128	@ 0x80
 8001052:	481a      	ldr	r0, [pc, #104]	@ (80010bc <MX_GPIO_Init+0xfc>)
 8001054:	f001 fb7e 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001058:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800105e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	4814      	ldr	r0, [pc, #80]	@ (80010c0 <MX_GPIO_Init+0x100>)
 8001070:	f001 f9c6 	bl	8002400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_RESET_Pin|LD2_Pin;
 8001074:	2321      	movs	r3, #33	@ 0x21
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108e:	f001 f9b7 	bl	8002400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_NSS_Pin;
 8001092:	2380      	movs	r3, #128	@ 0x80
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001096:	2301      	movs	r3, #1
 8001098:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109e:	2300      	movs	r3, #0
 80010a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_NSS_GPIO_Port, &GPIO_InitStruct);
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	4619      	mov	r1, r3
 80010a8:	4804      	ldr	r0, [pc, #16]	@ (80010bc <MX_GPIO_Init+0xfc>)
 80010aa:	f001 f9a9 	bl	8002400 <HAL_GPIO_Init>

}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	@ 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40021000 	.word	0x40021000
 80010bc:	48000400 	.word	0x48000400
 80010c0:	48000800 	.word	0x48000800

080010c4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010ca:	4a1c      	ldr	r2, [pc, #112]	@ (800113c <MX_I2C2_Init+0x78>)
 80010cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80010ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001140 <MX_I2C2_Init+0x7c>)
 80010d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010da:	4b17      	ldr	r3, [pc, #92]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010dc:	2201      	movs	r2, #1
 80010de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e0:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80010e6:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80010fe:	480e      	ldr	r0, [pc, #56]	@ (8001138 <MX_I2C2_Init+0x74>)
 8001100:	f001 fb40 	bl	8002784 <HAL_I2C_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800110a:	f000 f973 	bl	80013f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800110e:	2100      	movs	r1, #0
 8001110:	4809      	ldr	r0, [pc, #36]	@ (8001138 <MX_I2C2_Init+0x74>)
 8001112:	f002 f8c3 	bl	800329c <HAL_I2CEx_ConfigAnalogFilter>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800111c:	f000 f96a 	bl	80013f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001120:	2100      	movs	r1, #0
 8001122:	4805      	ldr	r0, [pc, #20]	@ (8001138 <MX_I2C2_Init+0x74>)
 8001124:	f002 f905 	bl	8003332 <HAL_I2CEx_ConfigDigitalFilter>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800112e:	f000 f961 	bl	80013f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	2000040c 	.word	0x2000040c
 800113c:	40005800 	.word	0x40005800
 8001140:	10d19ce4 	.word	0x10d19ce4

08001144 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b0ac      	sub	sp, #176	@ 0xb0
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2288      	movs	r2, #136	@ 0x88
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f00a fa5f 	bl	800b628 <memset>
  if(i2cHandle->Instance==I2C2)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a21      	ldr	r2, [pc, #132]	@ (80011f4 <HAL_I2C_MspInit+0xb0>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d13b      	bne.n	80011ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001174:	2380      	movs	r3, #128	@ 0x80
 8001176:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001178:	2300      	movs	r3, #0
 800117a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4618      	mov	r0, r3
 8001182:	f002 ffb9 	bl	80040f8 <HAL_RCCEx_PeriphCLKConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800118c:	f000 f932 	bl	80013f4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001190:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <HAL_I2C_MspInit+0xb4>)
 8001192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001194:	4a18      	ldr	r2, [pc, #96]	@ (80011f8 <HAL_I2C_MspInit+0xb4>)
 8001196:	f043 0302 	orr.w	r3, r3, #2
 800119a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119c:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <HAL_I2C_MspInit+0xb4>)
 800119e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011b0:	2312      	movs	r3, #18
 80011b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011c2:	2304      	movs	r3, #4
 80011c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011cc:	4619      	mov	r1, r3
 80011ce:	480b      	ldr	r0, [pc, #44]	@ (80011fc <HAL_I2C_MspInit+0xb8>)
 80011d0:	f001 f916 	bl	8002400 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_I2C_MspInit+0xb4>)
 80011d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d8:	4a07      	ldr	r2, [pc, #28]	@ (80011f8 <HAL_I2C_MspInit+0xb4>)
 80011da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011de:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e0:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <HAL_I2C_MspInit+0xb4>)
 80011e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80011ec:	bf00      	nop
 80011ee:	37b0      	adds	r7, #176	@ 0xb0
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40005800 	.word	0x40005800
 80011f8:	40021000 	.word	0x40021000
 80011fc:	48000400 	.word	0x48000400

08001200 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001206:	f000 fd63 	bl	8001cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800120a:	f000 f865 	bl	80012d8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800120e:	f000 f8b4 	bl	800137a <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001212:	f7ff fed5 	bl	8000fc0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001216:	f7ff fe6f 	bl	8000ef8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800121a:	f000 fc9b 	bl	8001b54 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800121e:	f000 fa23 	bl	8001668 <MX_SPI3_Init>
  MX_I2C2_Init();
 8001222:	f7ff ff4f 	bl	80010c4 <MX_I2C2_Init>
  MX_SAI2_Init();
 8001226:	f000 f8eb 	bl	8001400 <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
	shell_init();
 800122a:	f009 fdd1 	bl	800add0 <shell_init>
	sgtl5000_init();
 800122e:	f7ff fd4f 	bl	8000cd0 <sgtl5000_init>
	xTaskCreate(shell_run,	"Shell", TASK_STACK_DEPTH_SHELL, NULL, TASK_PRIORITY_SHELL, &h_task_shell) != pdPASS ? Error_Handler():(void)0;
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <main+0xb4>)
 8001234:	9301      	str	r3, [sp, #4]
 8001236:	2303      	movs	r3, #3
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2300      	movs	r3, #0
 800123c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001240:	491d      	ldr	r1, [pc, #116]	@ (80012b8 <main+0xb8>)
 8001242:	481e      	ldr	r0, [pc, #120]	@ (80012bc <main+0xbc>)
 8001244:	f008 f880 	bl	8009348 <xTaskCreate>
 8001248:	4603      	mov	r3, r0
 800124a:	2b01      	cmp	r3, #1
 800124c:	d001      	beq.n	8001252 <main+0x52>
 800124e:	f000 f8d1 	bl	80013f4 <Error_Handler>
	xTaskCreate(vu_run,	"VU", TASK_STACK_DEPTH_VU, NULL, TASK_PRIORITY_VU, &h_task_vu) != pdPASS ? Error_Handler():(void)0;
 8001252:	4b1b      	ldr	r3, [pc, #108]	@ (80012c0 <main+0xc0>)
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	2304      	movs	r3, #4
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	2300      	movs	r3, #0
 800125c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001260:	4918      	ldr	r1, [pc, #96]	@ (80012c4 <main+0xc4>)
 8001262:	4819      	ldr	r0, [pc, #100]	@ (80012c8 <main+0xc8>)
 8001264:	f008 f870 	bl	8009348 <xTaskCreate>
 8001268:	4603      	mov	r3, r0
 800126a:	2b01      	cmp	r3, #1
 800126c:	d001      	beq.n	8001272 <main+0x72>
 800126e:	f000 f8c1 	bl	80013f4 <Error_Handler>

	__HAL_SAI_ENABLE(&hsai_BlockB2);
 8001272:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <main+0xcc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <main+0xcc>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001280:	601a      	str	r2, [r3, #0]
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8001282:	4b13      	ldr	r3, [pc, #76]	@ (80012d0 <main+0xd0>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <main+0xd0>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001290:	601a      	str	r2, [r3, #0]
	HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t*)data_SAI_rx, SIZE_SAI_BUFFER);
 8001292:	2214      	movs	r2, #20
 8001294:	490f      	ldr	r1, [pc, #60]	@ (80012d4 <main+0xd4>)
 8001296:	480d      	ldr	r0, [pc, #52]	@ (80012cc <main+0xcc>)
 8001298:	f004 fc9c 	bl	8005bd4 <HAL_SAI_Receive_DMA>
	HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)data_SAI_rx, SIZE_SAI_BUFFER);
 800129c:	2214      	movs	r2, #20
 800129e:	490d      	ldr	r1, [pc, #52]	@ (80012d4 <main+0xd4>)
 80012a0:	480b      	ldr	r0, [pc, #44]	@ (80012d0 <main+0xd0>)
 80012a2:	f004 fbe7 	bl	8005a74 <HAL_SAI_Transmit_DMA>

	/* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80012a6:	f7ff fe67 	bl	8000f78 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80012aa:	f007 fbed 	bl	8008a88 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80012ae:	bf00      	nop
 80012b0:	e7fd      	b.n	80012ae <main+0xae>
 80012b2:	bf00      	nop
 80012b4:	20000488 	.word	0x20000488
 80012b8:	0800c53c 	.word	0x0800c53c
 80012bc:	0800ae65 	.word	0x0800ae65
 80012c0:	2000048c 	.word	0x2000048c
 80012c4:	0800c544 	.word	0x0800c544
 80012c8:	0800aae9 	.word	0x0800aae9
 80012cc:	20000514 	.word	0x20000514
 80012d0:	20000490 	.word	0x20000490
 80012d4:	20000460 	.word	0x20000460

080012d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b096      	sub	sp, #88	@ 0x58
 80012dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	2244      	movs	r2, #68	@ 0x44
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f00a f99e 	bl	800b628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ec:	463b      	mov	r3, r7
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012fe:	f002 f873 	bl	80033e8 <HAL_PWREx_ControlVoltageScaling>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001308:	f000 f874 	bl	80013f4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800130c:	2302      	movs	r3, #2
 800130e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001310:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001314:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001316:	2310      	movs	r3, #16
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800131a:	2302      	movs	r3, #2
 800131c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800131e:	2302      	movs	r3, #2
 8001320:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001322:	2301      	movs	r3, #1
 8001324:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001326:	230a      	movs	r3, #10
 8001328:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800132a:	2307      	movs	r3, #7
 800132c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800132e:	2302      	movs	r3, #2
 8001330:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001332:	2302      	movs	r3, #2
 8001334:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4618      	mov	r0, r3
 800133c:	f002 f8aa 	bl	8003494 <HAL_RCC_OscConfig>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001346:	f000 f855 	bl	80013f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800134a:	230f      	movs	r3, #15
 800134c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800134e:	2303      	movs	r3, #3
 8001350:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800135e:	463b      	mov	r3, r7
 8001360:	2104      	movs	r1, #4
 8001362:	4618      	mov	r0, r3
 8001364:	f002 fc72 	bl	8003c4c <HAL_RCC_ClockConfig>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800136e:	f000 f841 	bl	80013f4 <Error_Handler>
  }
}
 8001372:	bf00      	nop
 8001374:	3758      	adds	r7, #88	@ 0x58
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b0a2      	sub	sp, #136	@ 0x88
 800137e:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001380:	463b      	mov	r3, r7
 8001382:	2288      	movs	r2, #136	@ 0x88
 8001384:	2100      	movs	r1, #0
 8001386:	4618      	mov	r0, r3
 8001388:	f00a f94e 	bl	800b628 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800138c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001390:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8001392:	2300      	movs	r3, #0
 8001394:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001396:	2302      	movs	r3, #2
 8001398:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800139a:	2301      	movs	r3, #1
 800139c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 800139e:	230d      	movs	r3, #13
 80013a0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 80013a2:	2311      	movs	r3, #17
 80013a4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013a6:	2302      	movs	r3, #2
 80013a8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013aa:	2302      	movs	r3, #2
 80013ac:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80013ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013b4:	463b      	mov	r3, r7
 80013b6:	4618      	mov	r0, r3
 80013b8:	f002 fe9e 	bl	80040f8 <HAL_RCCEx_PeriphCLKConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 80013c2:	f000 f817 	bl	80013f4 <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3788      	adds	r7, #136	@ 0x88
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d101      	bne.n	80013e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013e2:	f000 fc95 	bl	8001d10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40014400 	.word	0x40014400

080013f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f8:	b672      	cpsid	i
}
 80013fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <Error_Handler+0x8>

08001400 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001404:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001406:	4a2b      	ldr	r2, [pc, #172]	@ (80014b4 <MX_SAI2_Init+0xb4>)
 8001408:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 800140a:	4b29      	ldr	r3, [pc, #164]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 800140c:	2200      	movs	r2, #0
 800140e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001410:	4b27      	ldr	r3, [pc, #156]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001416:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800141c:	4b24      	ldr	r3, [pc, #144]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001422:	4b23      	ldr	r3, [pc, #140]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001428:	4b21      	ldr	r3, [pc, #132]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 800142a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800142e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001430:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001432:	2200      	movs	r2, #0
 8001434:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001436:	4b1e      	ldr	r3, [pc, #120]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001438:	2200      	movs	r2, #0
 800143a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 800143c:	4b1c      	ldr	r3, [pc, #112]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 800143e:	2200      	movs	r2, #0
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001442:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001444:	2200      	movs	r2, #0
 8001446:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001448:	2302      	movs	r3, #2
 800144a:	2200      	movs	r2, #0
 800144c:	2100      	movs	r1, #0
 800144e:	4818      	ldr	r0, [pc, #96]	@ (80014b0 <MX_SAI2_Init+0xb0>)
 8001450:	f004 f96c 	bl	800572c <HAL_SAI_InitProtocol>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 800145a:	f7ff ffcb 	bl	80013f4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 8001460:	4a16      	ldr	r2, [pc, #88]	@ (80014bc <MX_SAI2_Init+0xbc>)
 8001462:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001464:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 8001466:	2203      	movs	r2, #3
 8001468:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 800146a:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 800146c:	2201      	movs	r2, #1
 800146e:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800147c:	4b0e      	ldr	r3, [pc, #56]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 8001484:	2200      	movs	r2, #0
 8001486:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001488:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 800148a:	2200      	movs	r2, #0
 800148c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800148e:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 8001490:	2200      	movs	r2, #0
 8001492:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001494:	2302      	movs	r3, #2
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <MX_SAI2_Init+0xb8>)
 800149c:	f004 f946 	bl	800572c <HAL_SAI_InitProtocol>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 80014a6:	f7ff ffa5 	bl	80013f4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000490 	.word	0x20000490
 80014b4:	40015804 	.word	0x40015804
 80014b8:	20000514 	.word	0x20000514
 80014bc:	40015824 	.word	0x40015824

080014c0 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08a      	sub	sp, #40	@ 0x28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a5c      	ldr	r2, [pc, #368]	@ (8001640 <HAL_SAI_MspInit+0x180>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d156      	bne.n	8001580 <HAL_SAI_MspInit+0xc0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 80014d2:	4b5c      	ldr	r3, [pc, #368]	@ (8001644 <HAL_SAI_MspInit+0x184>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10b      	bne.n	80014f2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80014da:	4b5b      	ldr	r3, [pc, #364]	@ (8001648 <HAL_SAI_MspInit+0x188>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	4a5a      	ldr	r2, [pc, #360]	@ (8001648 <HAL_SAI_MspInit+0x188>)
 80014e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80014e6:	4b58      	ldr	r3, [pc, #352]	@ (8001648 <HAL_SAI_MspInit+0x188>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 80014f2:	4b54      	ldr	r3, [pc, #336]	@ (8001644 <HAL_SAI_MspInit+0x184>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	4a52      	ldr	r2, [pc, #328]	@ (8001644 <HAL_SAI_MspInit+0x184>)
 80014fa:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014fc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001500:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800150e:	230d      	movs	r3, #13
 8001510:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	484c      	ldr	r0, [pc, #304]	@ (800164c <HAL_SAI_MspInit+0x18c>)
 800151a:	f000 ff71 	bl	8002400 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800151e:	4b4c      	ldr	r3, [pc, #304]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001520:	4a4c      	ldr	r2, [pc, #304]	@ (8001654 <HAL_SAI_MspInit+0x194>)
 8001522:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001524:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001526:	2201      	movs	r2, #1
 8001528:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800152a:	4b49      	ldr	r3, [pc, #292]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 800152c:	2210      	movs	r2, #16
 800152e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001530:	4b47      	ldr	r3, [pc, #284]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001536:	4b46      	ldr	r3, [pc, #280]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001538:	2280      	movs	r2, #128	@ 0x80
 800153a:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800153c:	4b44      	ldr	r3, [pc, #272]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 800153e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001542:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001544:	4b42      	ldr	r3, [pc, #264]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001546:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800154a:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 800154c:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 800154e:	2220      	movs	r2, #32
 8001550:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8001552:	4b3f      	ldr	r3, [pc, #252]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001554:	2200      	movs	r2, #0
 8001556:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001558:	483d      	ldr	r0, [pc, #244]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 800155a:	f000 fcdb 	bl	8001f14 <HAL_DMA_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <HAL_SAI_MspInit+0xa8>
    {
      Error_Handler();
 8001564:	f7ff ff46 	bl	80013f4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a39      	ldr	r2, [pc, #228]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 800156c:	671a      	str	r2, [r3, #112]	@ 0x70
 800156e:	4a38      	ldr	r2, [pc, #224]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a36      	ldr	r2, [pc, #216]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 8001578:	66da      	str	r2, [r3, #108]	@ 0x6c
 800157a:	4a35      	ldr	r2, [pc, #212]	@ (8001650 <HAL_SAI_MspInit+0x190>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a34      	ldr	r2, [pc, #208]	@ (8001658 <HAL_SAI_MspInit+0x198>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d156      	bne.n	8001638 <HAL_SAI_MspInit+0x178>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 800158a:	4b2e      	ldr	r3, [pc, #184]	@ (8001644 <HAL_SAI_MspInit+0x184>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10b      	bne.n	80015aa <HAL_SAI_MspInit+0xea>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001592:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <HAL_SAI_MspInit+0x188>)
 8001594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001596:	4a2c      	ldr	r2, [pc, #176]	@ (8001648 <HAL_SAI_MspInit+0x188>)
 8001598:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800159c:	6613      	str	r3, [r2, #96]	@ 0x60
 800159e:	4b2a      	ldr	r3, [pc, #168]	@ (8001648 <HAL_SAI_MspInit+0x188>)
 80015a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80015aa:	4b26      	ldr	r3, [pc, #152]	@ (8001644 <HAL_SAI_MspInit+0x184>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	3301      	adds	r3, #1
 80015b0:	4a24      	ldr	r2, [pc, #144]	@ (8001644 <HAL_SAI_MspInit+0x184>)
 80015b2:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ba:	2302      	movs	r3, #2
 80015bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80015c6:	230d      	movs	r3, #13
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	4822      	ldr	r0, [pc, #136]	@ (800165c <HAL_SAI_MspInit+0x19c>)
 80015d2:	f000 ff15 	bl	8002400 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80015d6:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015d8:	4a22      	ldr	r2, [pc, #136]	@ (8001664 <HAL_SAI_MspInit+0x1a4>)
 80015da:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80015dc:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015de:	2201      	movs	r2, #1
 80015e0:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80015ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015f0:	2280      	movs	r2, #128	@ 0x80
 80015f2:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015fa:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015fc:	4b18      	ldr	r3, [pc, #96]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 80015fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001602:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001604:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 8001606:	2220      	movs	r2, #32
 8001608:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 800160a:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 800160c:	2200      	movs	r2, #0
 800160e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001610:	4813      	ldr	r0, [pc, #76]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 8001612:	f000 fc7f 	bl	8001f14 <HAL_DMA_Init>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <HAL_SAI_MspInit+0x160>
    {
      Error_Handler();
 800161c:	f7ff feea 	bl	80013f4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a0f      	ldr	r2, [pc, #60]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 8001624:	671a      	str	r2, [r3, #112]	@ 0x70
 8001626:	4a0e      	ldr	r2, [pc, #56]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 8001630:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001632:	4a0b      	ldr	r2, [pc, #44]	@ (8001660 <HAL_SAI_MspInit+0x1a0>)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001638:	bf00      	nop
 800163a:	3728      	adds	r7, #40	@ 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40015804 	.word	0x40015804
 8001644:	20000628 	.word	0x20000628
 8001648:	40021000 	.word	0x40021000
 800164c:	48000400 	.word	0x48000400
 8001650:	20000598 	.word	0x20000598
 8001654:	4002006c 	.word	0x4002006c
 8001658:	40015824 	.word	0x40015824
 800165c:	48000800 	.word	0x48000800
 8001660:	200005e0 	.word	0x200005e0
 8001664:	40020080 	.word	0x40020080

08001668 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800166c:	4b1b      	ldr	r3, [pc, #108]	@ (80016dc <MX_SPI3_Init+0x74>)
 800166e:	4a1c      	ldr	r2, [pc, #112]	@ (80016e0 <MX_SPI3_Init+0x78>)
 8001670:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001672:	4b1a      	ldr	r3, [pc, #104]	@ (80016dc <MX_SPI3_Init+0x74>)
 8001674:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001678:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800167a:	4b18      	ldr	r3, [pc, #96]	@ (80016dc <MX_SPI3_Init+0x74>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <MX_SPI3_Init+0x74>)
 8001682:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001686:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001688:	4b14      	ldr	r3, [pc, #80]	@ (80016dc <MX_SPI3_Init+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800168e:	4b13      	ldr	r3, [pc, #76]	@ (80016dc <MX_SPI3_Init+0x74>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001694:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <MX_SPI3_Init+0x74>)
 8001696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800169a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800169c:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <MX_SPI3_Init+0x74>)
 800169e:	2238      	movs	r2, #56	@ 0x38
 80016a0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016a2:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a8:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ae:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80016b4:	4b09      	ldr	r3, [pc, #36]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016b6:	2207      	movs	r2, #7
 80016b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016ba:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016bc:	2200      	movs	r2, #0
 80016be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016c0:	4b06      	ldr	r3, [pc, #24]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016c2:	2208      	movs	r2, #8
 80016c4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016c6:	4805      	ldr	r0, [pc, #20]	@ (80016dc <MX_SPI3_Init+0x74>)
 80016c8:	f004 fd8d 	bl	80061e6 <HAL_SPI_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80016d2:	f7ff fe8f 	bl	80013f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	2000062c 	.word	0x2000062c
 80016e0:	40003c00 	.word	0x40003c00

080016e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08a      	sub	sp, #40	@ 0x28
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a25      	ldr	r2, [pc, #148]	@ (8001798 <HAL_SPI_MspInit+0xb4>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d144      	bne.n	8001790 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001706:	4b25      	ldr	r3, [pc, #148]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 8001708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170a:	4a24      	ldr	r2, [pc, #144]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 800170c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001710:	6593      	str	r3, [r2, #88]	@ 0x58
 8001712:	4b22      	ldr	r3, [pc, #136]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 8001714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001716:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800171e:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001722:	4a1e      	ldr	r2, [pc, #120]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 8001724:	f043 0304 	orr.w	r3, r3, #4
 8001728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800172a:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001736:	4b19      	ldr	r3, [pc, #100]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173a:	4a18      	ldr	r2, [pc, #96]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001742:	4b16      	ldr	r3, [pc, #88]	@ (800179c <HAL_SPI_MspInit+0xb8>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800174e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001754:	2302      	movs	r3, #2
 8001756:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001760:	2306      	movs	r3, #6
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4619      	mov	r1, r3
 800176a:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <HAL_SPI_MspInit+0xbc>)
 800176c:	f000 fe48 	bl	8002400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001770:	2320      	movs	r3, #32
 8001772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001774:	2302      	movs	r3, #2
 8001776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177c:	2303      	movs	r3, #3
 800177e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001780:	2306      	movs	r3, #6
 8001782:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	@ (80017a4 <HAL_SPI_MspInit+0xc0>)
 800178c:	f000 fe38 	bl	8002400 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001790:	bf00      	nop
 8001792:	3728      	adds	r7, #40	@ 0x28
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40003c00 	.word	0x40003c00
 800179c:	40021000 	.word	0x40021000
 80017a0:	48000800 	.word	0x48000800
 80017a4:	48000400 	.word	0x48000400

080017a8 <__io_putchar>:
/* USER CODE END Macro */

/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN PV */
PUTCHAR_PROTOTYPE
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80017b0:	1d39      	adds	r1, r7, #4
 80017b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017b6:	2201      	movs	r2, #1
 80017b8:	4803      	ldr	r0, [pc, #12]	@ (80017c8 <__io_putchar+0x20>)
 80017ba:	f005 fdb1 	bl	8007320 <HAL_UART_Transmit>
	return ch;
 80017be:	687b      	ldr	r3, [r7, #4]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000750 	.word	0x20000750

080017cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_MspInit+0x4c>)
 80017d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017d6:	4a10      	ldr	r2, [pc, #64]	@ (8001818 <HAL_MspInit+0x4c>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80017de:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <HAL_MspInit+0x4c>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_MspInit+0x4c>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017f6:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	210f      	movs	r1, #15
 8001806:	f06f 0001 	mvn.w	r0, #1
 800180a:	f000 fb59 	bl	8001ec0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08c      	sub	sp, #48	@ 0x30
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001824:	2300      	movs	r3, #0
 8001826:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800182a:	4b31      	ldr	r3, [pc, #196]	@ (80018f0 <HAL_InitTick+0xd4>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182e:	4a30      	ldr	r2, [pc, #192]	@ (80018f0 <HAL_InitTick+0xd4>)
 8001830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001834:	6613      	str	r3, [r2, #96]	@ 0x60
 8001836:	4b2e      	ldr	r3, [pc, #184]	@ (80018f0 <HAL_InitTick+0xd4>)
 8001838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800183a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001842:	f107 020c 	add.w	r2, r7, #12
 8001846:	f107 0310 	add.w	r3, r7, #16
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f002 fbc1 	bl	8003fd4 <HAL_RCC_GetClockConfig>
  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001852:	f002 fba9 	bl	8003fa8 <HAL_RCC_GetPCLK2Freq>
 8001856:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800185a:	4a26      	ldr	r2, [pc, #152]	@ (80018f4 <HAL_InitTick+0xd8>)
 800185c:	fba2 2303 	umull	r2, r3, r2, r3
 8001860:	0c9b      	lsrs	r3, r3, #18
 8001862:	3b01      	subs	r3, #1
 8001864:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8001866:	4b24      	ldr	r3, [pc, #144]	@ (80018f8 <HAL_InitTick+0xdc>)
 8001868:	4a24      	ldr	r2, [pc, #144]	@ (80018fc <HAL_InitTick+0xe0>)
 800186a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800186c:	4b22      	ldr	r3, [pc, #136]	@ (80018f8 <HAL_InitTick+0xdc>)
 800186e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001872:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8001874:	4a20      	ldr	r2, [pc, #128]	@ (80018f8 <HAL_InitTick+0xdc>)
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 800187a:	4b1f      	ldr	r3, [pc, #124]	@ (80018f8 <HAL_InitTick+0xdc>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001880:	4b1d      	ldr	r3, [pc, #116]	@ (80018f8 <HAL_InitTick+0xdc>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001886:	4b1c      	ldr	r3, [pc, #112]	@ (80018f8 <HAL_InitTick+0xdc>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 800188c:	481a      	ldr	r0, [pc, #104]	@ (80018f8 <HAL_InitTick+0xdc>)
 800188e:	f005 f827 	bl	80068e0 <HAL_TIM_Base_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001898:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800189c:	2b00      	cmp	r3, #0
 800189e:	d11b      	bne.n	80018d8 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 80018a0:	4815      	ldr	r0, [pc, #84]	@ (80018f8 <HAL_InitTick+0xdc>)
 80018a2:	f005 f88b 	bl	80069bc <HAL_TIM_Base_Start_IT>
 80018a6:	4603      	mov	r3, r0
 80018a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80018ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d111      	bne.n	80018d8 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80018b4:	2019      	movs	r0, #25
 80018b6:	f000 fb1f 	bl	8001ef8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b0f      	cmp	r3, #15
 80018be:	d808      	bhi.n	80018d2 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80018c0:	2200      	movs	r2, #0
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	2019      	movs	r0, #25
 80018c6:	f000 fafb 	bl	8001ec0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001900 <HAL_InitTick+0xe4>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	e002      	b.n	80018d8 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim16, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 80018d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <HAL_InitTick+0xe8>)
 80018da:	210e      	movs	r1, #14
 80018dc:	4806      	ldr	r0, [pc, #24]	@ (80018f8 <HAL_InitTick+0xdc>)
 80018de:	f005 fa61 	bl	8006da4 <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 80018e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3730      	adds	r7, #48	@ 0x30
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000
 80018f4:	431bde83 	.word	0x431bde83
 80018f8:	20000690 	.word	0x20000690
 80018fc:	40014400 	.word	0x40014400
 8001900:	20000004 	.word	0x20000004
 8001904:	08001909 	.word	0x08001909

08001908 <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 8001910:	f000 f9fe 	bl	8001d10 <HAL_IncTick>
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <NMI_Handler+0x4>

08001924 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <MemManage_Handler+0x4>

08001934 <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <BusFault_Handler+0x4>

0800193c <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <UsageFault_Handler+0x4>

08001944 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
	...

08001954 <DMA1_Channel6_IRQHandler>:

/**
 * @brief This function handles DMA1 channel6 global interrupt.
 */
void DMA1_Channel6_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
			eSetBits,
			&pxHigherPriorityTaskWoken);
	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
*/
	/* USER CODE END DMA1_Channel6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <DMA1_Channel6_IRQHandler+0x10>)
 800195a:	f000 fc72 	bl	8002242 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

	/* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000598 	.word	0x20000598

08001968 <DMA1_Channel7_IRQHandler>:

/**
 * @brief This function handles DMA1 channel7 global interrupt.
 */
void DMA1_Channel7_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

	/* USER CODE END DMA1_Channel7_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_sai2_b);
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <DMA1_Channel7_IRQHandler+0x10>)
 800196e:	f000 fc68 	bl	8002242 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

	/* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200005e0 	.word	0x200005e0

0800197c <TIM1_UP_TIM16_IRQHandler>:

/**
 * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
 */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

	/* USER CODE END TIM1_UP_TIM16_IRQn 0 */
	HAL_TIM_IRQHandler(&htim16);
 8001980:	4802      	ldr	r0, [pc, #8]	@ (800198c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001982:	f005 f88b 	bl	8006a9c <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

	/* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000690 	.word	0x20000690

08001990 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <USART2_IRQHandler+0x10>)
 8001996:	f005 fd99 	bl	80074cc <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000750 	.word	0x20000750

080019a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return 1;
 80019a8:	2301      	movs	r3, #1
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <_kill>:

int _kill(int pid, int sig)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019be:	f009 fe91 	bl	800b6e4 <__errno>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2216      	movs	r2, #22
 80019c6:	601a      	str	r2, [r3, #0]
  return -1;
 80019c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <_exit>:

void _exit (int status)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff ffe7 	bl	80019b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019e6:	bf00      	nop
 80019e8:	e7fd      	b.n	80019e6 <_exit+0x12>

080019ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	e00a      	b.n	8001a12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019fc:	f3af 8000 	nop.w
 8001a00:	4601      	mov	r1, r0
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	60ba      	str	r2, [r7, #8]
 8001a08:	b2ca      	uxtb	r2, r1
 8001a0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	dbf0      	blt.n	80019fc <_read+0x12>
  }

  return len;
 8001a1a:	687b      	ldr	r3, [r7, #4]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	e009      	b.n	8001a4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	60ba      	str	r2, [r7, #8]
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff feb2 	bl	80017a8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	3301      	adds	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	dbf1      	blt.n	8001a36 <_write+0x12>
  }
  return len;
 8001a52:	687b      	ldr	r3, [r7, #4]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <_close>:

int _close(int file)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a84:	605a      	str	r2, [r3, #4]
  return 0;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <_isatty>:

int _isatty(int file)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a9c:	2301      	movs	r3, #1
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	60f8      	str	r0, [r7, #12]
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001acc:	4a14      	ldr	r2, [pc, #80]	@ (8001b20 <_sbrk+0x5c>)
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <_sbrk+0x60>)
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad8:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <_sbrk+0x64>)
 8001ae2:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <_sbrk+0x68>)
 8001ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ae6:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d207      	bcs.n	8001b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af4:	f009 fdf6 	bl	800b6e4 <__errno>
 8001af8:	4603      	mov	r3, r0
 8001afa:	220c      	movs	r2, #12
 8001afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b02:	e009      	b.n	8001b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b04:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <_sbrk+0x64>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <_sbrk+0x64>)
 8001b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b16:	68fb      	ldr	r3, [r7, #12]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20018000 	.word	0x20018000
 8001b24:	00000400 	.word	0x00000400
 8001b28:	2000074c 	.word	0x2000074c
 8001b2c:	20005958 	.word	0x20005958

08001b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <SystemInit+0x20>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b3a:	4a05      	ldr	r2, [pc, #20]	@ (8001b50 <SystemInit+0x20>)
 8001b3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b58:	4b14      	ldr	r3, [pc, #80]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b5a:	4a15      	ldr	r2, [pc, #84]	@ (8001bb0 <MX_USART2_UART_Init+0x5c>)
 8001b5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b5e:	4b13      	ldr	r3, [pc, #76]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b66:	4b11      	ldr	r3, [pc, #68]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b72:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b78:	4b0c      	ldr	r3, [pc, #48]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b84:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b8a:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b96:	4805      	ldr	r0, [pc, #20]	@ (8001bac <MX_USART2_UART_Init+0x58>)
 8001b98:	f005 fb74 	bl	8007284 <HAL_UART_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001ba2:	f7ff fc27 	bl	80013f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000750 	.word	0x20000750
 8001bb0:	40004400 	.word	0x40004400

08001bb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b0ac      	sub	sp, #176	@ 0xb0
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	2288      	movs	r2, #136	@ 0x88
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f009 fd27 	bl	800b628 <memset>
  if(uartHandle->Instance==USART2)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a25      	ldr	r2, [pc, #148]	@ (8001c74 <HAL_UART_MspInit+0xc0>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d143      	bne.n	8001c6c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001be4:	2302      	movs	r3, #2
 8001be6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001be8:	2300      	movs	r3, #0
 8001bea:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f002 fa81 	bl	80040f8 <HAL_RCCEx_PeriphCLKConfig>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bfc:	f7ff fbfa 	bl	80013f4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c00:	4b1d      	ldr	r3, [pc, #116]	@ (8001c78 <HAL_UART_MspInit+0xc4>)
 8001c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c04:	4a1c      	ldr	r2, [pc, #112]	@ (8001c78 <HAL_UART_MspInit+0xc4>)
 8001c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <HAL_UART_MspInit+0xc4>)
 8001c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <HAL_UART_MspInit+0xc4>)
 8001c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1c:	4a16      	ldr	r2, [pc, #88]	@ (8001c78 <HAL_UART_MspInit+0xc4>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c24:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <HAL_UART_MspInit+0xc4>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c30:	230c      	movs	r3, #12
 8001c32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c36:	2302      	movs	r3, #2
 8001c38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c48:	2307      	movs	r3, #7
 8001c4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c52:	4619      	mov	r1, r3
 8001c54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c58:	f000 fbd2 	bl	8002400 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2105      	movs	r1, #5
 8001c60:	2026      	movs	r0, #38	@ 0x26
 8001c62:	f000 f92d 	bl	8001ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c66:	2026      	movs	r0, #38	@ 0x26
 8001c68:	f000 f946 	bl	8001ef8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	37b0      	adds	r7, #176	@ 0xb0
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40004400 	.word	0x40004400
 8001c78:	40021000 	.word	0x40021000

08001c7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cb4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c80:	f7ff ff56 	bl	8001b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c84:	480c      	ldr	r0, [pc, #48]	@ (8001cb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c86:	490d      	ldr	r1, [pc, #52]	@ (8001cbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c88:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc0 <LoopForever+0xe>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c8c:	e002      	b.n	8001c94 <LoopCopyDataInit>

08001c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c92:	3304      	adds	r3, #4

08001c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c98:	d3f9      	bcc.n	8001c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001cc8 <LoopForever+0x16>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca0:	e001      	b.n	8001ca6 <LoopFillZerobss>

08001ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca4:	3204      	adds	r2, #4

08001ca6 <LoopFillZerobss>:

LoopFillZerobss:  cmp r2, r4
 8001ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca8:	d3fb      	bcc.n	8001ca2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001caa:	f009 fd21 	bl	800b6f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cae:	f7ff faa7 	bl	8001200 <main>

08001cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8001cb2:	e7fe      	b.n	8001cb2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cb4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cbc:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001cc0:	0800c998 	.word	0x0800c998
  ldr r2, =_sbss
 8001cc4:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001cc8:	20005958 	.word	0x20005958

08001ccc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ccc:	e7fe      	b.n	8001ccc <ADC1_2_IRQHandler>
	...

08001cd0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cda:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <HAL_Init+0x3c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a0b      	ldr	r2, [pc, #44]	@ (8001d0c <HAL_Init+0x3c>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce6:	2003      	movs	r0, #3
 8001ce8:	f000 f8df 	bl	8001eaa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cec:	200f      	movs	r0, #15
 8001cee:	f7ff fd95 	bl	800181c <HAL_InitTick>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d002      	beq.n	8001cfe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	71fb      	strb	r3, [r7, #7]
 8001cfc:	e001      	b.n	8001d02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cfe:	f7ff fd65 	bl	80017cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d02:	79fb      	ldrb	r3, [r7, #7]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40022000 	.word	0x40022000

08001d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <HAL_IncTick+0x20>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <HAL_IncTick+0x24>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a04      	ldr	r2, [pc, #16]	@ (8001d34 <HAL_IncTick+0x24>)
 8001d22:	6013      	str	r3, [r2, #0]
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000008 	.word	0x20000008
 8001d34:	200007d8 	.word	0x200007d8

08001d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	@ (8001d4c <HAL_GetTick+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	200007d8 	.word	0x200007d8

08001d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d60:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d82:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	60d3      	str	r3, [r2, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	f003 0307 	and.w	r3, r3, #7
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	db0b      	blt.n	8001dde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	f003 021f 	and.w	r2, r3, #31
 8001dcc:	4907      	ldr	r1, [pc, #28]	@ (8001dec <__NVIC_EnableIRQ+0x38>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	@ (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	@ (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	@ 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	@ 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff ff4c 	bl	8001d50 <__NVIC_SetPriorityGrouping>
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ed2:	f7ff ff61 	bl	8001d98 <__NVIC_GetPriorityGrouping>
 8001ed6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	68b9      	ldr	r1, [r7, #8]
 8001edc:	6978      	ldr	r0, [r7, #20]
 8001ede:	f7ff ffb1 	bl	8001e44 <NVIC_EncodePriority>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee8:	4611      	mov	r1, r2
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff ff80 	bl	8001df0 <__NVIC_SetPriority>
}
 8001ef0:	bf00      	nop
 8001ef2:	3718      	adds	r7, #24
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff ff54 	bl	8001db4 <__NVIC_EnableIRQ>
}
 8001f0c:	bf00      	nop
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e098      	b.n	8002058 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	4b4d      	ldr	r3, [pc, #308]	@ (8002064 <HAL_DMA_Init+0x150>)
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d80f      	bhi.n	8001f52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b4b      	ldr	r3, [pc, #300]	@ (8002068 <HAL_DMA_Init+0x154>)
 8001f3a:	4413      	add	r3, r2
 8001f3c:	4a4b      	ldr	r2, [pc, #300]	@ (800206c <HAL_DMA_Init+0x158>)
 8001f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f42:	091b      	lsrs	r3, r3, #4
 8001f44:	009a      	lsls	r2, r3, #2
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a48      	ldr	r2, [pc, #288]	@ (8002070 <HAL_DMA_Init+0x15c>)
 8001f4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f50:	e00e      	b.n	8001f70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b46      	ldr	r3, [pc, #280]	@ (8002074 <HAL_DMA_Init+0x160>)
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a43      	ldr	r2, [pc, #268]	@ (800206c <HAL_DMA_Init+0x158>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	091b      	lsrs	r3, r3, #4
 8001f64:	009a      	lsls	r2, r3, #2
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a42      	ldr	r2, [pc, #264]	@ (8002078 <HAL_DMA_Init+0x164>)
 8001f6e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2202      	movs	r2, #2
 8001f74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f8a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a1b      	ldr	r3, [r3, #32]
 8001fb2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fca:	d039      	beq.n	8002040 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd0:	4a27      	ldr	r2, [pc, #156]	@ (8002070 <HAL_DMA_Init+0x15c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d11a      	bne.n	800200c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001fd6:	4b29      	ldr	r3, [pc, #164]	@ (800207c <HAL_DMA_Init+0x168>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fde:	f003 031c 	and.w	r3, r3, #28
 8001fe2:	210f      	movs	r1, #15
 8001fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	4924      	ldr	r1, [pc, #144]	@ (800207c <HAL_DMA_Init+0x168>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ff0:	4b22      	ldr	r3, [pc, #136]	@ (800207c <HAL_DMA_Init+0x168>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6859      	ldr	r1, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffc:	f003 031c 	and.w	r3, r3, #28
 8002000:	fa01 f303 	lsl.w	r3, r1, r3
 8002004:	491d      	ldr	r1, [pc, #116]	@ (800207c <HAL_DMA_Init+0x168>)
 8002006:	4313      	orrs	r3, r2
 8002008:	600b      	str	r3, [r1, #0]
 800200a:	e019      	b.n	8002040 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800200c:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <HAL_DMA_Init+0x16c>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002014:	f003 031c 	and.w	r3, r3, #28
 8002018:	210f      	movs	r1, #15
 800201a:	fa01 f303 	lsl.w	r3, r1, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	4917      	ldr	r1, [pc, #92]	@ (8002080 <HAL_DMA_Init+0x16c>)
 8002022:	4013      	ands	r3, r2
 8002024:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002026:	4b16      	ldr	r3, [pc, #88]	@ (8002080 <HAL_DMA_Init+0x16c>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6859      	ldr	r1, [r3, #4]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002032:	f003 031c 	and.w	r3, r3, #28
 8002036:	fa01 f303 	lsl.w	r3, r1, r3
 800203a:	4911      	ldr	r1, [pc, #68]	@ (8002080 <HAL_DMA_Init+0x16c>)
 800203c:	4313      	orrs	r3, r2
 800203e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	40020407 	.word	0x40020407
 8002068:	bffdfff8 	.word	0xbffdfff8
 800206c:	cccccccd 	.word	0xcccccccd
 8002070:	40020000 	.word	0x40020000
 8002074:	bffdfbf8 	.word	0xbffdfbf8
 8002078:	40020400 	.word	0x40020400
 800207c:	400200a8 	.word	0x400200a8
 8002080:	400204a8 	.word	0x400204a8

08002084 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800209c:	2b01      	cmp	r3, #1
 800209e:	d101      	bne.n	80020a4 <HAL_DMA_Start_IT+0x20>
 80020a0:	2302      	movs	r3, #2
 80020a2:	e04b      	b.n	800213c <HAL_DMA_Start_IT+0xb8>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d13a      	bne.n	800212e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2202      	movs	r2, #2
 80020bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2200      	movs	r2, #0
 80020c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0201 	bic.w	r2, r2, #1
 80020d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	68b9      	ldr	r1, [r7, #8]
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 f95f 	bl	80023a0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d008      	beq.n	80020fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f042 020e 	orr.w	r2, r2, #14
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	e00f      	b.n	800211c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0204 	bic.w	r2, r2, #4
 800210a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 020a 	orr.w	r2, r2, #10
 800211a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f042 0201 	orr.w	r2, r2, #1
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	e005      	b.n	800213a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002136:	2302      	movs	r3, #2
 8002138:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800213a:	7dfb      	ldrb	r3, [r7, #23]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800214c:	2300      	movs	r3, #0
 800214e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d008      	beq.n	800216e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2204      	movs	r2, #4
 8002160:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e022      	b.n	80021b4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 020e 	bic.w	r2, r2, #14
 800217c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0201 	bic.w	r2, r2, #1
 800218c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	f003 021c 	and.w	r2, r3, #28
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	2101      	movs	r1, #1
 800219c:	fa01 f202 	lsl.w	r2, r1, r2
 80021a0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021c8:	2300      	movs	r3, #0
 80021ca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d005      	beq.n	80021e4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2204      	movs	r2, #4
 80021dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	73fb      	strb	r3, [r7, #15]
 80021e2:	e029      	b.n	8002238 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 020e 	bic.w	r2, r2, #14
 80021f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0201 	bic.w	r2, r2, #1
 8002202:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002208:	f003 021c 	and.w	r2, r3, #28
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	2101      	movs	r1, #1
 8002212:	fa01 f202 	lsl.w	r2, r1, r2
 8002216:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	4798      	blx	r3
    }
  }
  return status;
 8002238:	7bfb      	ldrb	r3, [r7, #15]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b084      	sub	sp, #16
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	f003 031c 	and.w	r3, r3, #28
 8002262:	2204      	movs	r2, #4
 8002264:	409a      	lsls	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4013      	ands	r3, r2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d026      	beq.n	80022bc <HAL_DMA_IRQHandler+0x7a>
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d021      	beq.n	80022bc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0320 	and.w	r3, r3, #32
 8002282:	2b00      	cmp	r3, #0
 8002284:	d107      	bne.n	8002296 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 0204 	bic.w	r2, r2, #4
 8002294:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229a:	f003 021c 	and.w	r2, r3, #28
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	2104      	movs	r1, #4
 80022a4:	fa01 f202 	lsl.w	r2, r1, r2
 80022a8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d071      	beq.n	8002396 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80022ba:	e06c      	b.n	8002396 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c0:	f003 031c 	and.w	r3, r3, #28
 80022c4:	2202      	movs	r2, #2
 80022c6:	409a      	lsls	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4013      	ands	r3, r2
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d02e      	beq.n	800232e <HAL_DMA_IRQHandler+0xec>
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d029      	beq.n	800232e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0320 	and.w	r3, r3, #32
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10b      	bne.n	8002300 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 020a 	bic.w	r2, r2, #10
 80022f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002304:	f003 021c 	and.w	r2, r3, #28
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230c:	2102      	movs	r1, #2
 800230e:	fa01 f202 	lsl.w	r2, r1, r2
 8002312:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002320:	2b00      	cmp	r3, #0
 8002322:	d038      	beq.n	8002396 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800232c:	e033      	b.n	8002396 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002332:	f003 031c 	and.w	r3, r3, #28
 8002336:	2208      	movs	r2, #8
 8002338:	409a      	lsls	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	4013      	ands	r3, r2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d02a      	beq.n	8002398 <HAL_DMA_IRQHandler+0x156>
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	f003 0308 	and.w	r3, r3, #8
 8002348:	2b00      	cmp	r3, #0
 800234a:	d025      	beq.n	8002398 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f022 020e 	bic.w	r2, r2, #14
 800235a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002360:	f003 021c 	and.w	r2, r3, #28
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002368:	2101      	movs	r1, #1
 800236a:	fa01 f202 	lsl.w	r2, r1, r2
 800236e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800238a:	2b00      	cmp	r3, #0
 800238c:	d004      	beq.n	8002398 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002396:	bf00      	nop
 8002398:	bf00      	nop
}
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
 80023ac:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b2:	f003 021c 	and.w	r2, r3, #28
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	2101      	movs	r1, #1
 80023bc:	fa01 f202 	lsl.w	r2, r1, r2
 80023c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	2b10      	cmp	r3, #16
 80023d0:	d108      	bne.n	80023e4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023e2:	e007      	b.n	80023f4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68ba      	ldr	r2, [r7, #8]
 80023ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	60da      	str	r2, [r3, #12]
}
 80023f4:	bf00      	nop
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002400:	b480      	push	{r7}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800240e:	e17f      	b.n	8002710 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	fa01 f303 	lsl.w	r3, r1, r3
 800241c:	4013      	ands	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 8171 	beq.w	800270a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 0303 	and.w	r3, r3, #3
 8002430:	2b01      	cmp	r3, #1
 8002432:	d005      	beq.n	8002440 <HAL_GPIO_Init+0x40>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d130      	bne.n	80024a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	2203      	movs	r2, #3
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002476:	2201      	movs	r2, #1
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	43db      	mvns	r3, r3
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	4013      	ands	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	091b      	lsrs	r3, r3, #4
 800248c:	f003 0201 	and.w	r2, r3, #1
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 0303 	and.w	r3, r3, #3
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d118      	bne.n	80024e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80024b4:	2201      	movs	r2, #1
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4013      	ands	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	08db      	lsrs	r3, r3, #3
 80024ca:	f003 0201 	and.w	r2, r3, #1
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 0303 	and.w	r3, r3, #3
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d017      	beq.n	800251c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2203      	movs	r2, #3
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d123      	bne.n	8002570 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	08da      	lsrs	r2, r3, #3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3208      	adds	r2, #8
 8002530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002534:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	220f      	movs	r2, #15
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	691a      	ldr	r2, [r3, #16]
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	08da      	lsrs	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3208      	adds	r2, #8
 800256a:	6939      	ldr	r1, [r7, #16]
 800256c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	2203      	movs	r2, #3
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4013      	ands	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f003 0203 	and.w	r2, r3, #3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 80ac 	beq.w	800270a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002730 <HAL_GPIO_Init+0x330>)
 80025b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002730 <HAL_GPIO_Init+0x330>)
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80025be:	4b5c      	ldr	r3, [pc, #368]	@ (8002730 <HAL_GPIO_Init+0x330>)
 80025c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025ca:	4a5a      	ldr	r2, [pc, #360]	@ (8002734 <HAL_GPIO_Init+0x334>)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	089b      	lsrs	r3, r3, #2
 80025d0:	3302      	adds	r3, #2
 80025d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	220f      	movs	r2, #15
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025f4:	d025      	beq.n	8002642 <HAL_GPIO_Init+0x242>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002738 <HAL_GPIO_Init+0x338>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d01f      	beq.n	800263e <HAL_GPIO_Init+0x23e>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a4e      	ldr	r2, [pc, #312]	@ (800273c <HAL_GPIO_Init+0x33c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d019      	beq.n	800263a <HAL_GPIO_Init+0x23a>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a4d      	ldr	r2, [pc, #308]	@ (8002740 <HAL_GPIO_Init+0x340>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d013      	beq.n	8002636 <HAL_GPIO_Init+0x236>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a4c      	ldr	r2, [pc, #304]	@ (8002744 <HAL_GPIO_Init+0x344>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00d      	beq.n	8002632 <HAL_GPIO_Init+0x232>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4b      	ldr	r2, [pc, #300]	@ (8002748 <HAL_GPIO_Init+0x348>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d007      	beq.n	800262e <HAL_GPIO_Init+0x22e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a4a      	ldr	r2, [pc, #296]	@ (800274c <HAL_GPIO_Init+0x34c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d101      	bne.n	800262a <HAL_GPIO_Init+0x22a>
 8002626:	2306      	movs	r3, #6
 8002628:	e00c      	b.n	8002644 <HAL_GPIO_Init+0x244>
 800262a:	2307      	movs	r3, #7
 800262c:	e00a      	b.n	8002644 <HAL_GPIO_Init+0x244>
 800262e:	2305      	movs	r3, #5
 8002630:	e008      	b.n	8002644 <HAL_GPIO_Init+0x244>
 8002632:	2304      	movs	r3, #4
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x244>
 8002636:	2303      	movs	r3, #3
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x244>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x244>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x244>
 8002642:	2300      	movs	r3, #0
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002654:	4937      	ldr	r1, [pc, #220]	@ (8002734 <HAL_GPIO_Init+0x334>)
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002662:	4b3b      	ldr	r3, [pc, #236]	@ (8002750 <HAL_GPIO_Init+0x350>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	43db      	mvns	r3, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4013      	ands	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002686:	4a32      	ldr	r2, [pc, #200]	@ (8002750 <HAL_GPIO_Init+0x350>)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800268c:	4b30      	ldr	r3, [pc, #192]	@ (8002750 <HAL_GPIO_Init+0x350>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	43db      	mvns	r3, r3
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026b0:	4a27      	ldr	r2, [pc, #156]	@ (8002750 <HAL_GPIO_Init+0x350>)
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026b6:	4b26      	ldr	r3, [pc, #152]	@ (8002750 <HAL_GPIO_Init+0x350>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	43db      	mvns	r3, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4013      	ands	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026da:	4a1d      	ldr	r2, [pc, #116]	@ (8002750 <HAL_GPIO_Init+0x350>)
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002750 <HAL_GPIO_Init+0x350>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	4313      	orrs	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002704:	4a12      	ldr	r2, [pc, #72]	@ (8002750 <HAL_GPIO_Init+0x350>)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	3301      	adds	r3, #1
 800270e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	fa22 f303 	lsr.w	r3, r2, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	f47f ae78 	bne.w	8002410 <HAL_GPIO_Init+0x10>
  }
}
 8002720:	bf00      	nop
 8002722:	bf00      	nop
 8002724:	371c      	adds	r7, #28
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	40010000 	.word	0x40010000
 8002738:	48000400 	.word	0x48000400
 800273c:	48000800 	.word	0x48000800
 8002740:	48000c00 	.word	0x48000c00
 8002744:	48001000 	.word	0x48001000
 8002748:	48001400 	.word	0x48001400
 800274c:	48001800 	.word	0x48001800
 8002750:	40010400 	.word	0x40010400

08002754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	807b      	strh	r3, [r7, #2]
 8002760:	4613      	mov	r3, r2
 8002762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002764:	787b      	ldrb	r3, [r7, #1]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800276a:	887a      	ldrh	r2, [r7, #2]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002770:	e002      	b.n	8002778 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002772:	887a      	ldrh	r2, [r7, #2]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e08d      	b.n	80028b2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d106      	bne.n	80027b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7fe fcca 	bl	8001144 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2224      	movs	r2, #36	@ 0x24
 80027b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d107      	bne.n	80027fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	e006      	b.n	800280c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800280a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	2b02      	cmp	r3, #2
 8002812:	d108      	bne.n	8002826 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	e007      	b.n	8002836 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002834:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002844:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002848:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002858:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691a      	ldr	r2, [r3, #16]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69d9      	ldr	r1, [r3, #28]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a1a      	ldr	r2, [r3, #32]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0201 	orr.w	r2, r2, #1
 8002892:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b088      	sub	sp, #32
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	4608      	mov	r0, r1
 80028c6:	4611      	mov	r1, r2
 80028c8:	461a      	mov	r2, r3
 80028ca:	4603      	mov	r3, r0
 80028cc:	817b      	strh	r3, [r7, #10]
 80028ce:	460b      	mov	r3, r1
 80028d0:	813b      	strh	r3, [r7, #8]
 80028d2:	4613      	mov	r3, r2
 80028d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b20      	cmp	r3, #32
 80028e0:	f040 80f9 	bne.w	8002ad6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028e4:	6a3b      	ldr	r3, [r7, #32]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d002      	beq.n	80028f0 <HAL_I2C_Mem_Write+0x34>
 80028ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d105      	bne.n	80028fc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028f6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e0ed      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002902:	2b01      	cmp	r3, #1
 8002904:	d101      	bne.n	800290a <HAL_I2C_Mem_Write+0x4e>
 8002906:	2302      	movs	r3, #2
 8002908:	e0e6      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002912:	f7ff fa11 	bl	8001d38 <HAL_GetTick>
 8002916:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	2319      	movs	r3, #25
 800291e:	2201      	movs	r2, #1
 8002920:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 fac3 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0d1      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2221      	movs	r2, #33	@ 0x21
 8002938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2240      	movs	r2, #64	@ 0x40
 8002940:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a3a      	ldr	r2, [r7, #32]
 800294e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002954:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800295c:	88f8      	ldrh	r0, [r7, #6]
 800295e:	893a      	ldrh	r2, [r7, #8]
 8002960:	8979      	ldrh	r1, [r7, #10]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	4603      	mov	r3, r0
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f9d3 	bl	8002d18 <I2C_RequestMemoryWrite>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0a9      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002988:	b29b      	uxth	r3, r3
 800298a:	2bff      	cmp	r3, #255	@ 0xff
 800298c:	d90e      	bls.n	80029ac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	22ff      	movs	r2, #255	@ 0xff
 8002992:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002998:	b2da      	uxtb	r2, r3
 800299a:	8979      	ldrh	r1, [r7, #10]
 800299c:	2300      	movs	r3, #0
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 fc47 	bl	8003238 <I2C_TransferConfig>
 80029aa:	e00f      	b.n	80029cc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	8979      	ldrh	r1, [r7, #10]
 80029be:	2300      	movs	r3, #0
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 fc36 	bl	8003238 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 fac6 	bl	8002f62 <I2C_WaitOnTXISFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e07b      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	781a      	ldrb	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f0:	1c5a      	adds	r2, r3, #1
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d034      	beq.n	8002a84 <HAL_I2C_Mem_Write+0x1c8>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d130      	bne.n	8002a84 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2180      	movs	r1, #128	@ 0x80
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 fa3f 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e04d      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	2bff      	cmp	r3, #255	@ 0xff
 8002a44:	d90e      	bls.n	8002a64 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	22ff      	movs	r2, #255	@ 0xff
 8002a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	8979      	ldrh	r1, [r7, #10]
 8002a54:	2300      	movs	r3, #0
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 fbeb 	bl	8003238 <I2C_TransferConfig>
 8002a62:	e00f      	b.n	8002a84 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	8979      	ldrh	r1, [r7, #10]
 8002a76:	2300      	movs	r3, #0
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 fbda 	bl	8003238 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d19e      	bne.n	80029cc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 faac 	bl	8002ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e01a      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6859      	ldr	r1, [r3, #4]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae0 <HAL_I2C_Mem_Write+0x224>)
 8002ab6:	400b      	ands	r3, r1
 8002ab8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2220      	movs	r2, #32
 8002abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	e000      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002ad6:	2302      	movs	r3, #2
  }
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	fe00e800 	.word	0xfe00e800

08002ae4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af02      	add	r7, sp, #8
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	4608      	mov	r0, r1
 8002aee:	4611      	mov	r1, r2
 8002af0:	461a      	mov	r2, r3
 8002af2:	4603      	mov	r3, r0
 8002af4:	817b      	strh	r3, [r7, #10]
 8002af6:	460b      	mov	r3, r1
 8002af8:	813b      	strh	r3, [r7, #8]
 8002afa:	4613      	mov	r3, r2
 8002afc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	f040 80fd 	bne.w	8002d06 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d002      	beq.n	8002b18 <HAL_I2C_Mem_Read+0x34>
 8002b12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d105      	bne.n	8002b24 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b1e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0f1      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d101      	bne.n	8002b32 <HAL_I2C_Mem_Read+0x4e>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e0ea      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b3a:	f7ff f8fd 	bl	8001d38 <HAL_GetTick>
 8002b3e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	9300      	str	r3, [sp, #0]
 8002b44:	2319      	movs	r3, #25
 8002b46:	2201      	movs	r2, #1
 8002b48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 f9af 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e0d5      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2222      	movs	r2, #34	@ 0x22
 8002b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2240      	movs	r2, #64	@ 0x40
 8002b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6a3a      	ldr	r2, [r7, #32]
 8002b76:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b84:	88f8      	ldrh	r0, [r7, #6]
 8002b86:	893a      	ldrh	r2, [r7, #8]
 8002b88:	8979      	ldrh	r1, [r7, #10]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	9301      	str	r3, [sp, #4]
 8002b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	4603      	mov	r3, r0
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 f913 	bl	8002dc0 <I2C_RequestMemoryRead>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d005      	beq.n	8002bac <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0ad      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	2bff      	cmp	r3, #255	@ 0xff
 8002bb4:	d90e      	bls.n	8002bd4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	8979      	ldrh	r1, [r7, #10]
 8002bc4:	4b52      	ldr	r3, [pc, #328]	@ (8002d10 <HAL_I2C_Mem_Read+0x22c>)
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 fb33 	bl	8003238 <I2C_TransferConfig>
 8002bd2:	e00f      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	8979      	ldrh	r1, [r7, #10]
 8002be6:	4b4a      	ldr	r3, [pc, #296]	@ (8002d10 <HAL_I2C_Mem_Read+0x22c>)
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 fb22 	bl	8003238 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2104      	movs	r1, #4
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 f956 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e07c      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c18:	b2d2      	uxtb	r2, r2
 8002c1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c20:	1c5a      	adds	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d034      	beq.n	8002cb4 <HAL_I2C_Mem_Read+0x1d0>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d130      	bne.n	8002cb4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	9300      	str	r3, [sp, #0]
 8002c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2180      	movs	r1, #128	@ 0x80
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f000 f927 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e04d      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2bff      	cmp	r3, #255	@ 0xff
 8002c74:	d90e      	bls.n	8002c94 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	8979      	ldrh	r1, [r7, #10]
 8002c84:	2300      	movs	r3, #0
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 fad3 	bl	8003238 <I2C_TransferConfig>
 8002c92:	e00f      	b.n	8002cb4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	8979      	ldrh	r1, [r7, #10]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 fac2 	bl	8003238 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d19a      	bne.n	8002bf4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 f994 	bl	8002ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e01a      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6859      	ldr	r1, [r3, #4]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <HAL_I2C_Mem_Read+0x230>)
 8002ce6:	400b      	ands	r3, r1
 8002ce8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e000      	b.n	8002d08 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002d06:	2302      	movs	r3, #2
  }
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	80002400 	.word	0x80002400
 8002d14:	fe00e800 	.word	0xfe00e800

08002d18 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	4608      	mov	r0, r1
 8002d22:	4611      	mov	r1, r2
 8002d24:	461a      	mov	r2, r3
 8002d26:	4603      	mov	r3, r0
 8002d28:	817b      	strh	r3, [r7, #10]
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	813b      	strh	r3, [r7, #8]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002d32:	88fb      	ldrh	r3, [r7, #6]
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	8979      	ldrh	r1, [r7, #10]
 8002d38:	4b20      	ldr	r3, [pc, #128]	@ (8002dbc <I2C_RequestMemoryWrite+0xa4>)
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fa79 	bl	8003238 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d46:	69fa      	ldr	r2, [r7, #28]
 8002d48:	69b9      	ldr	r1, [r7, #24]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 f909 	bl	8002f62 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e02c      	b.n	8002db4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d105      	bne.n	8002d6c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d60:	893b      	ldrh	r3, [r7, #8]
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d6a:	e015      	b.n	8002d98 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d6c:	893b      	ldrh	r3, [r7, #8]
 8002d6e:	0a1b      	lsrs	r3, r3, #8
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d7a:	69fa      	ldr	r2, [r7, #28]
 8002d7c:	69b9      	ldr	r1, [r7, #24]
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f8ef 	bl	8002f62 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e012      	b.n	8002db4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d8e:	893b      	ldrh	r3, [r7, #8]
 8002d90:	b2da      	uxtb	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2180      	movs	r1, #128	@ 0x80
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f884 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	80002000 	.word	0x80002000

08002dc0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	4608      	mov	r0, r1
 8002dca:	4611      	mov	r1, r2
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4603      	mov	r3, r0
 8002dd0:	817b      	strh	r3, [r7, #10]
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	813b      	strh	r3, [r7, #8]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002dda:	88fb      	ldrh	r3, [r7, #6]
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	8979      	ldrh	r1, [r7, #10]
 8002de0:	4b20      	ldr	r3, [pc, #128]	@ (8002e64 <I2C_RequestMemoryRead+0xa4>)
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	2300      	movs	r3, #0
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 fa26 	bl	8003238 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	69b9      	ldr	r1, [r7, #24]
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f000 f8b6 	bl	8002f62 <I2C_WaitOnTXISFlagUntilTimeout>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e02c      	b.n	8002e5a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e00:	88fb      	ldrh	r3, [r7, #6]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d105      	bne.n	8002e12 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e06:	893b      	ldrh	r3, [r7, #8]
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e10:	e015      	b.n	8002e3e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e12:	893b      	ldrh	r3, [r7, #8]
 8002e14:	0a1b      	lsrs	r3, r3, #8
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e20:	69fa      	ldr	r2, [r7, #28]
 8002e22:	69b9      	ldr	r1, [r7, #24]
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 f89c 	bl	8002f62 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e012      	b.n	8002e5a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e34:	893b      	ldrh	r3, [r7, #8]
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	2200      	movs	r2, #0
 8002e46:	2140      	movs	r1, #64	@ 0x40
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f000 f831 	bl	8002eb0 <I2C_WaitOnFlagUntilTimeout>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	80002000 	.word	0x80002000

08002e68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d103      	bne.n	8002e86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2200      	movs	r2, #0
 8002e84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d007      	beq.n	8002ea4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	619a      	str	r2, [r3, #24]
  }
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	603b      	str	r3, [r7, #0]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ec0:	e03b      	b.n	8002f3a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	6839      	ldr	r1, [r7, #0]
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 f8d6 	bl	8003078 <I2C_IsErrorOccurred>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e041      	b.n	8002f5a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002edc:	d02d      	beq.n	8002f3a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ede:	f7fe ff2b 	bl	8001d38 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	683a      	ldr	r2, [r7, #0]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d302      	bcc.n	8002ef4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d122      	bne.n	8002f3a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699a      	ldr	r2, [r3, #24]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	4013      	ands	r3, r2
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	bf0c      	ite	eq
 8002f04:	2301      	moveq	r3, #1
 8002f06:	2300      	movne	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d113      	bne.n	8002f3a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	f043 0220 	orr.w	r2, r3, #32
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e00f      	b.n	8002f5a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	699a      	ldr	r2, [r3, #24]
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4013      	ands	r3, r2
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	bf0c      	ite	eq
 8002f4a:	2301      	moveq	r3, #1
 8002f4c:	2300      	movne	r3, #0
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d0b4      	beq.n	8002ec2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	60f8      	str	r0, [r7, #12]
 8002f6a:	60b9      	str	r1, [r7, #8]
 8002f6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f6e:	e033      	b.n	8002fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	68b9      	ldr	r1, [r7, #8]
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 f87f 	bl	8003078 <I2C_IsErrorOccurred>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e031      	b.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f8a:	d025      	beq.n	8002fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f8c:	f7fe fed4 	bl	8001d38 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d302      	bcc.n	8002fa2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d11a      	bne.n	8002fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d013      	beq.n	8002fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb4:	f043 0220 	orr.w	r2, r3, #32
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e007      	b.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d1c4      	bne.n	8002f70 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ffc:	e02f      	b.n	800305e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	68b9      	ldr	r1, [r7, #8]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 f838 	bl	8003078 <I2C_IsErrorOccurred>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e02d      	b.n	800306e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003012:	f7fe fe91 	bl	8001d38 <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	429a      	cmp	r2, r3
 8003020:	d302      	bcc.n	8003028 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d11a      	bne.n	800305e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	f003 0320 	and.w	r3, r3, #32
 8003032:	2b20      	cmp	r3, #32
 8003034:	d013      	beq.n	800305e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f043 0220 	orr.w	r2, r3, #32
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2220      	movs	r2, #32
 8003046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e007      	b.n	800306e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	f003 0320 	and.w	r3, r3, #32
 8003068:	2b20      	cmp	r3, #32
 800306a:	d1c8      	bne.n	8002ffe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	@ 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003084:	2300      	movs	r3, #0
 8003086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003092:	2300      	movs	r3, #0
 8003094:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	f003 0310 	and.w	r3, r3, #16
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d068      	beq.n	8003176 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2210      	movs	r2, #16
 80030aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030ac:	e049      	b.n	8003142 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030b4:	d045      	beq.n	8003142 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030b6:	f7fe fe3f 	bl	8001d38 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d302      	bcc.n	80030cc <I2C_IsErrorOccurred+0x54>
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d13a      	bne.n	8003142 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ee:	d121      	bne.n	8003134 <I2C_IsErrorOccurred+0xbc>
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030f6:	d01d      	beq.n	8003134 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80030f8:	7cfb      	ldrb	r3, [r7, #19]
 80030fa:	2b20      	cmp	r3, #32
 80030fc:	d01a      	beq.n	8003134 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800310c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800310e:	f7fe fe13 	bl	8001d38 <HAL_GetTick>
 8003112:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003114:	e00e      	b.n	8003134 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003116:	f7fe fe0f 	bl	8001d38 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b19      	cmp	r3, #25
 8003122:	d907      	bls.n	8003134 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	f043 0320 	orr.w	r3, r3, #32
 800312a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003132:	e006      	b.n	8003142 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b20      	cmp	r3, #32
 8003140:	d1e9      	bne.n	8003116 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	f003 0320 	and.w	r3, r3, #32
 800314c:	2b20      	cmp	r3, #32
 800314e:	d003      	beq.n	8003158 <I2C_IsErrorOccurred+0xe0>
 8003150:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0aa      	beq.n	80030ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003158:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800315c:	2b00      	cmp	r3, #0
 800315e:	d103      	bne.n	8003168 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2220      	movs	r2, #32
 8003166:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	f043 0304 	orr.w	r3, r3, #4
 800316e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00b      	beq.n	80031a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003188:	6a3b      	ldr	r3, [r7, #32]
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003198:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00b      	beq.n	80031c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	f043 0308 	orr.w	r3, r3, #8
 80031b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00b      	beq.n	80031e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	f043 0302 	orr.w	r3, r3, #2
 80031d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80031e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d01c      	beq.n	8003226 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f7ff fe3b 	bl	8002e68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003234 <I2C_IsErrorOccurred+0x1bc>)
 80031fe:	400b      	ands	r3, r1
 8003200:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	431a      	orrs	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2220      	movs	r2, #32
 8003212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003226:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800322a:	4618      	mov	r0, r3
 800322c:	3728      	adds	r7, #40	@ 0x28
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	fe00e800 	.word	0xfe00e800

08003238 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003238:	b480      	push	{r7}
 800323a:	b087      	sub	sp, #28
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	607b      	str	r3, [r7, #4]
 8003242:	460b      	mov	r3, r1
 8003244:	817b      	strh	r3, [r7, #10]
 8003246:	4613      	mov	r3, r2
 8003248:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800324a:	897b      	ldrh	r3, [r7, #10]
 800324c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003250:	7a7b      	ldrb	r3, [r7, #9]
 8003252:	041b      	lsls	r3, r3, #16
 8003254:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003258:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	4313      	orrs	r3, r2
 8003262:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003266:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	0d5b      	lsrs	r3, r3, #21
 8003272:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003276:	4b08      	ldr	r3, [pc, #32]	@ (8003298 <I2C_TransferConfig+0x60>)
 8003278:	430b      	orrs	r3, r1
 800327a:	43db      	mvns	r3, r3
 800327c:	ea02 0103 	and.w	r1, r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	430a      	orrs	r2, r1
 8003288:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800328a:	bf00      	nop
 800328c:	371c      	adds	r7, #28
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	03ff63ff 	.word	0x03ff63ff

0800329c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d138      	bne.n	8003324 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d101      	bne.n	80032c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032bc:	2302      	movs	r3, #2
 80032be:	e032      	b.n	8003326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2224      	movs	r2, #36	@ 0x24
 80032cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0201 	bic.w	r2, r2, #1
 80032de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6819      	ldr	r1, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0201 	orr.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	e000      	b.n	8003326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003324:	2302      	movs	r3, #2
  }
}
 8003326:	4618      	mov	r0, r3
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003332:	b480      	push	{r7}
 8003334:	b085      	sub	sp, #20
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b20      	cmp	r3, #32
 8003346:	d139      	bne.n	80033bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003352:	2302      	movs	r3, #2
 8003354:	e033      	b.n	80033be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2224      	movs	r2, #36	@ 0x24
 8003362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0201 	bic.w	r2, r2, #1
 8003374:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003384:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	021b      	lsls	r3, r3, #8
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	4313      	orrs	r3, r2
 800338e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0201 	orr.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2220      	movs	r2, #32
 80033ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033b8:	2300      	movs	r3, #0
 80033ba:	e000      	b.n	80033be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033bc:	2302      	movs	r3, #2
  }
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
	...

080033cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80033d0:	4b04      	ldr	r3, [pc, #16]	@ (80033e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80033d8:	4618      	mov	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	40007000 	.word	0x40007000

080033e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033f6:	d130      	bne.n	800345a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80033f8:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003404:	d038      	beq.n	8003478 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003406:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800340e:	4a1e      	ldr	r2, [pc, #120]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003410:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003414:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2232      	movs	r2, #50	@ 0x32
 800341c:	fb02 f303 	mul.w	r3, r2, r3
 8003420:	4a1b      	ldr	r2, [pc, #108]	@ (8003490 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	0c9b      	lsrs	r3, r3, #18
 8003428:	3301      	adds	r3, #1
 800342a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800342c:	e002      	b.n	8003434 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	3b01      	subs	r3, #1
 8003432:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003434:	4b14      	ldr	r3, [pc, #80]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800343c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003440:	d102      	bne.n	8003448 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1f2      	bne.n	800342e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003448:	4b0f      	ldr	r3, [pc, #60]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003454:	d110      	bne.n	8003478 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e00f      	b.n	800347a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800345a:	4b0b      	ldr	r3, [pc, #44]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003466:	d007      	beq.n	8003478 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003468:	4b07      	ldr	r3, [pc, #28]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003470:	4a05      	ldr	r2, [pc, #20]	@ (8003488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003472:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003476:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40007000 	.word	0x40007000
 800348c:	20000000 	.word	0x20000000
 8003490:	431bde83 	.word	0x431bde83

08003494 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e3ca      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034a6:	4b97      	ldr	r3, [pc, #604]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 030c 	and.w	r3, r3, #12
 80034ae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b0:	4b94      	ldr	r3, [pc, #592]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f003 0303 	and.w	r3, r3, #3
 80034b8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0310 	and.w	r3, r3, #16
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 80e4 	beq.w	8003690 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d007      	beq.n	80034de <HAL_RCC_OscConfig+0x4a>
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2b0c      	cmp	r3, #12
 80034d2:	f040 808b 	bne.w	80035ec <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	f040 8087 	bne.w	80035ec <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034de:	4b89      	ldr	r3, [pc, #548]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d005      	beq.n	80034f6 <HAL_RCC_OscConfig+0x62>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e3a2      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1a      	ldr	r2, [r3, #32]
 80034fa:	4b82      	ldr	r3, [pc, #520]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d004      	beq.n	8003510 <HAL_RCC_OscConfig+0x7c>
 8003506:	4b7f      	ldr	r3, [pc, #508]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800350e:	e005      	b.n	800351c <HAL_RCC_OscConfig+0x88>
 8003510:	4b7c      	ldr	r3, [pc, #496]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003512:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800351c:	4293      	cmp	r3, r2
 800351e:	d223      	bcs.n	8003568 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	4618      	mov	r0, r3
 8003526:	f000 fd87 	bl	8004038 <RCC_SetFlashLatencyFromMSIRange>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e383      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003534:	4b73      	ldr	r3, [pc, #460]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a72      	ldr	r2, [pc, #456]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800353a:	f043 0308 	orr.w	r3, r3, #8
 800353e:	6013      	str	r3, [r2, #0]
 8003540:	4b70      	ldr	r3, [pc, #448]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	496d      	ldr	r1, [pc, #436]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800354e:	4313      	orrs	r3, r2
 8003550:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003552:	4b6c      	ldr	r3, [pc, #432]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	021b      	lsls	r3, r3, #8
 8003560:	4968      	ldr	r1, [pc, #416]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003562:	4313      	orrs	r3, r2
 8003564:	604b      	str	r3, [r1, #4]
 8003566:	e025      	b.n	80035b4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003568:	4b66      	ldr	r3, [pc, #408]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a65      	ldr	r2, [pc, #404]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800356e:	f043 0308 	orr.w	r3, r3, #8
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	4b63      	ldr	r3, [pc, #396]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a1b      	ldr	r3, [r3, #32]
 8003580:	4960      	ldr	r1, [pc, #384]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003582:	4313      	orrs	r3, r2
 8003584:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003586:	4b5f      	ldr	r3, [pc, #380]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	021b      	lsls	r3, r3, #8
 8003594:	495b      	ldr	r1, [pc, #364]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003596:	4313      	orrs	r3, r2
 8003598:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a1b      	ldr	r3, [r3, #32]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 fd47 	bl	8004038 <RCC_SetFlashLatencyFromMSIRange>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e343      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035b4:	f000 fc4a 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 80035b8:	4602      	mov	r2, r0
 80035ba:	4b52      	ldr	r3, [pc, #328]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	091b      	lsrs	r3, r3, #4
 80035c0:	f003 030f 	and.w	r3, r3, #15
 80035c4:	4950      	ldr	r1, [pc, #320]	@ (8003708 <HAL_RCC_OscConfig+0x274>)
 80035c6:	5ccb      	ldrb	r3, [r1, r3]
 80035c8:	f003 031f 	and.w	r3, r3, #31
 80035cc:	fa22 f303 	lsr.w	r3, r2, r3
 80035d0:	4a4e      	ldr	r2, [pc, #312]	@ (800370c <HAL_RCC_OscConfig+0x278>)
 80035d2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80035d4:	4b4e      	ldr	r3, [pc, #312]	@ (8003710 <HAL_RCC_OscConfig+0x27c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fe f91f 	bl	800181c <HAL_InitTick>
 80035de:	4603      	mov	r3, r0
 80035e0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80035e2:	7bfb      	ldrb	r3, [r7, #15]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d052      	beq.n	800368e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80035e8:	7bfb      	ldrb	r3, [r7, #15]
 80035ea:	e327      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d032      	beq.n	800365a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035f4:	4b43      	ldr	r3, [pc, #268]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a42      	ldr	r2, [pc, #264]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80035fa:	f043 0301 	orr.w	r3, r3, #1
 80035fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003600:	f7fe fb9a 	bl	8001d38 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003608:	f7fe fb96 	bl	8001d38 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e310      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800361a:	4b3a      	ldr	r3, [pc, #232]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003626:	4b37      	ldr	r3, [pc, #220]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a36      	ldr	r2, [pc, #216]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800362c:	f043 0308 	orr.w	r3, r3, #8
 8003630:	6013      	str	r3, [r2, #0]
 8003632:	4b34      	ldr	r3, [pc, #208]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	4931      	ldr	r1, [pc, #196]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003640:	4313      	orrs	r3, r2
 8003642:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003644:	4b2f      	ldr	r3, [pc, #188]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	021b      	lsls	r3, r3, #8
 8003652:	492c      	ldr	r1, [pc, #176]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003654:	4313      	orrs	r3, r2
 8003656:	604b      	str	r3, [r1, #4]
 8003658:	e01a      	b.n	8003690 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800365a:	4b2a      	ldr	r3, [pc, #168]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a29      	ldr	r2, [pc, #164]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003666:	f7fe fb67 	bl	8001d38 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800366e:	f7fe fb63 	bl	8001d38 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e2dd      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003680:	4b20      	ldr	r3, [pc, #128]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1f0      	bne.n	800366e <HAL_RCC_OscConfig+0x1da>
 800368c:	e000      	b.n	8003690 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800368e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d074      	beq.n	8003786 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d005      	beq.n	80036ae <HAL_RCC_OscConfig+0x21a>
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	d10e      	bne.n	80036c6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	2b03      	cmp	r3, #3
 80036ac:	d10b      	bne.n	80036c6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ae:	4b15      	ldr	r3, [pc, #84]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d064      	beq.n	8003784 <HAL_RCC_OscConfig+0x2f0>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d160      	bne.n	8003784 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e2ba      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ce:	d106      	bne.n	80036de <HAL_RCC_OscConfig+0x24a>
 80036d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	e026      	b.n	800372c <HAL_RCC_OscConfig+0x298>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036e6:	d115      	bne.n	8003714 <HAL_RCC_OscConfig+0x280>
 80036e8:	4b06      	ldr	r3, [pc, #24]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a05      	ldr	r2, [pc, #20]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	4b03      	ldr	r3, [pc, #12]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a02      	ldr	r2, [pc, #8]	@ (8003704 <HAL_RCC_OscConfig+0x270>)
 80036fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	e014      	b.n	800372c <HAL_RCC_OscConfig+0x298>
 8003702:	bf00      	nop
 8003704:	40021000 	.word	0x40021000
 8003708:	0800c75c 	.word	0x0800c75c
 800370c:	20000000 	.word	0x20000000
 8003710:	20000004 	.word	0x20000004
 8003714:	4ba0      	ldr	r3, [pc, #640]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a9f      	ldr	r2, [pc, #636]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800371a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800371e:	6013      	str	r3, [r2, #0]
 8003720:	4b9d      	ldr	r3, [pc, #628]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a9c      	ldr	r2, [pc, #624]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003726:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800372a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d013      	beq.n	800375c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003734:	f7fe fb00 	bl	8001d38 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800373c:	f7fe fafc 	bl	8001d38 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b64      	cmp	r3, #100	@ 0x64
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e276      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800374e:	4b92      	ldr	r3, [pc, #584]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d0f0      	beq.n	800373c <HAL_RCC_OscConfig+0x2a8>
 800375a:	e014      	b.n	8003786 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800375c:	f7fe faec 	bl	8001d38 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003764:	f7fe fae8 	bl	8001d38 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b64      	cmp	r3, #100	@ 0x64
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e262      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003776:	4b88      	ldr	r3, [pc, #544]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f0      	bne.n	8003764 <HAL_RCC_OscConfig+0x2d0>
 8003782:	e000      	b.n	8003786 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d060      	beq.n	8003854 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	2b04      	cmp	r3, #4
 8003796:	d005      	beq.n	80037a4 <HAL_RCC_OscConfig+0x310>
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	2b0c      	cmp	r3, #12
 800379c:	d119      	bne.n	80037d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d116      	bne.n	80037d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037a4:	4b7c      	ldr	r3, [pc, #496]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_OscConfig+0x328>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e23f      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037bc:	4b76      	ldr	r3, [pc, #472]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	061b      	lsls	r3, r3, #24
 80037ca:	4973      	ldr	r1, [pc, #460]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037d0:	e040      	b.n	8003854 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d023      	beq.n	8003822 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037da:	4b6f      	ldr	r3, [pc, #444]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a6e      	ldr	r2, [pc, #440]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80037e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7fe faa7 	bl	8001d38 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ee:	f7fe faa3 	bl	8001d38 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e21d      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003800:	4b65      	ldr	r3, [pc, #404]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0f0      	beq.n	80037ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800380c:	4b62      	ldr	r3, [pc, #392]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	061b      	lsls	r3, r3, #24
 800381a:	495f      	ldr	r1, [pc, #380]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]
 8003820:	e018      	b.n	8003854 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003822:	4b5d      	ldr	r3, [pc, #372]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a5c      	ldr	r2, [pc, #368]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800382c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382e:	f7fe fa83 	bl	8001d38 <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003836:	f7fe fa7f 	bl	8001d38 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e1f9      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003848:	4b53      	ldr	r3, [pc, #332]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1f0      	bne.n	8003836 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0308 	and.w	r3, r3, #8
 800385c:	2b00      	cmp	r3, #0
 800385e:	d03c      	beq.n	80038da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	695b      	ldr	r3, [r3, #20]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d01c      	beq.n	80038a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003868:	4b4b      	ldr	r3, [pc, #300]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800386a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800386e:	4a4a      	ldr	r2, [pc, #296]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003878:	f7fe fa5e 	bl	8001d38 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003880:	f7fe fa5a 	bl	8001d38 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e1d4      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003892:	4b41      	ldr	r3, [pc, #260]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0ef      	beq.n	8003880 <HAL_RCC_OscConfig+0x3ec>
 80038a0:	e01b      	b.n	80038da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80038a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038a8:	4a3b      	ldr	r2, [pc, #236]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80038aa:	f023 0301 	bic.w	r3, r3, #1
 80038ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038b2:	f7fe fa41 	bl	8001d38 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038ba:	f7fe fa3d 	bl	8001d38 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e1b7      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038cc:	4b32      	ldr	r3, [pc, #200]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80038ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1ef      	bne.n	80038ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0304 	and.w	r3, r3, #4
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	f000 80a6 	beq.w	8003a34 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038e8:	2300      	movs	r3, #0
 80038ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80038ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80038ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10d      	bne.n	8003914 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038f8:	4b27      	ldr	r3, [pc, #156]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80038fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fc:	4a26      	ldr	r2, [pc, #152]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003902:	6593      	str	r3, [r2, #88]	@ 0x58
 8003904:	4b24      	ldr	r3, [pc, #144]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003908:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003910:	2301      	movs	r3, #1
 8003912:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003914:	4b21      	ldr	r3, [pc, #132]	@ (800399c <HAL_RCC_OscConfig+0x508>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391c:	2b00      	cmp	r3, #0
 800391e:	d118      	bne.n	8003952 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003920:	4b1e      	ldr	r3, [pc, #120]	@ (800399c <HAL_RCC_OscConfig+0x508>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a1d      	ldr	r2, [pc, #116]	@ (800399c <HAL_RCC_OscConfig+0x508>)
 8003926:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800392a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800392c:	f7fe fa04 	bl	8001d38 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003934:	f7fe fa00 	bl	8001d38 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e17a      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003946:	4b15      	ldr	r3, [pc, #84]	@ (800399c <HAL_RCC_OscConfig+0x508>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0f0      	beq.n	8003934 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d108      	bne.n	800396c <HAL_RCC_OscConfig+0x4d8>
 800395a:	4b0f      	ldr	r3, [pc, #60]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800395c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003960:	4a0d      	ldr	r2, [pc, #52]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800396a:	e029      	b.n	80039c0 <HAL_RCC_OscConfig+0x52c>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b05      	cmp	r3, #5
 8003972:	d115      	bne.n	80039a0 <HAL_RCC_OscConfig+0x50c>
 8003974:	4b08      	ldr	r3, [pc, #32]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800397a:	4a07      	ldr	r2, [pc, #28]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800397c:	f043 0304 	orr.w	r3, r3, #4
 8003980:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003984:	4b04      	ldr	r3, [pc, #16]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 8003986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398a:	4a03      	ldr	r2, [pc, #12]	@ (8003998 <HAL_RCC_OscConfig+0x504>)
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003994:	e014      	b.n	80039c0 <HAL_RCC_OscConfig+0x52c>
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000
 800399c:	40007000 	.word	0x40007000
 80039a0:	4b9c      	ldr	r3, [pc, #624]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 80039a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a6:	4a9b      	ldr	r2, [pc, #620]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 80039a8:	f023 0301 	bic.w	r3, r3, #1
 80039ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039b0:	4b98      	ldr	r3, [pc, #608]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 80039b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b6:	4a97      	ldr	r2, [pc, #604]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 80039b8:	f023 0304 	bic.w	r3, r3, #4
 80039bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d016      	beq.n	80039f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c8:	f7fe f9b6 	bl	8001d38 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ce:	e00a      	b.n	80039e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d0:	f7fe f9b2 	bl	8001d38 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039de:	4293      	cmp	r3, r2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e12a      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039e6:	4b8b      	ldr	r3, [pc, #556]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 80039e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0ed      	beq.n	80039d0 <HAL_RCC_OscConfig+0x53c>
 80039f4:	e015      	b.n	8003a22 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f6:	f7fe f99f 	bl	8001d38 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039fc:	e00a      	b.n	8003a14 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039fe:	f7fe f99b 	bl	8001d38 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e113      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a14:	4b7f      	ldr	r3, [pc, #508]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1ed      	bne.n	80039fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a22:	7ffb      	ldrb	r3, [r7, #31]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d105      	bne.n	8003a34 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a28:	4b7a      	ldr	r3, [pc, #488]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	4a79      	ldr	r2, [pc, #484]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003a2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a32:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 80fe 	beq.w	8003c3a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	f040 80d0 	bne.w	8003be8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a48:	4b72      	ldr	r3, [pc, #456]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f003 0203 	and.w	r2, r3, #3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d130      	bne.n	8003abe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a66:	3b01      	subs	r3, #1
 8003a68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d127      	bne.n	8003abe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a78:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d11f      	bne.n	8003abe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a88:	2a07      	cmp	r2, #7
 8003a8a:	bf14      	ite	ne
 8003a8c:	2201      	movne	r2, #1
 8003a8e:	2200      	moveq	r2, #0
 8003a90:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d113      	bne.n	8003abe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa0:	085b      	lsrs	r3, r3, #1
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d109      	bne.n	8003abe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab4:	085b      	lsrs	r3, r3, #1
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d06e      	beq.n	8003b9c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	2b0c      	cmp	r3, #12
 8003ac2:	d069      	beq.n	8003b98 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ac4:	4b53      	ldr	r3, [pc, #332]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d105      	bne.n	8003adc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ad0:	4b50      	ldr	r3, [pc, #320]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0ad      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ae0:	4b4c      	ldr	r3, [pc, #304]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003ae6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aea:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003aec:	f7fe f924 	bl	8001d38 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af4:	f7fe f920 	bl	8001d38 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e09a      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b06:	4b43      	ldr	r3, [pc, #268]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f0      	bne.n	8003af4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b12:	4b40      	ldr	r3, [pc, #256]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	4b40      	ldr	r3, [pc, #256]	@ (8003c18 <HAL_RCC_OscConfig+0x784>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b22:	3a01      	subs	r2, #1
 8003b24:	0112      	lsls	r2, r2, #4
 8003b26:	4311      	orrs	r1, r2
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b2c:	0212      	lsls	r2, r2, #8
 8003b2e:	4311      	orrs	r1, r2
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b34:	0852      	lsrs	r2, r2, #1
 8003b36:	3a01      	subs	r2, #1
 8003b38:	0552      	lsls	r2, r2, #21
 8003b3a:	4311      	orrs	r1, r2
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b40:	0852      	lsrs	r2, r2, #1
 8003b42:	3a01      	subs	r2, #1
 8003b44:	0652      	lsls	r2, r2, #25
 8003b46:	4311      	orrs	r1, r2
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b4c:	0912      	lsrs	r2, r2, #4
 8003b4e:	0452      	lsls	r2, r2, #17
 8003b50:	430a      	orrs	r2, r1
 8003b52:	4930      	ldr	r1, [pc, #192]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b58:	4b2e      	ldr	r3, [pc, #184]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b62:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b64:	4b2b      	ldr	r3, [pc, #172]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	4a2a      	ldr	r2, [pc, #168]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b6e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b70:	f7fe f8e2 	bl	8001d38 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b78:	f7fe f8de 	bl	8001d38 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e058      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b8a:	4b22      	ldr	r3, [pc, #136]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b96:	e050      	b.n	8003c3a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e04f      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d148      	bne.n	8003c3a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a19      	ldr	r2, [pc, #100]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003bae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bb2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bb4:	4b17      	ldr	r3, [pc, #92]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	4a16      	ldr	r2, [pc, #88]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003bba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bbe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003bc0:	f7fe f8ba 	bl	8001d38 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bc8:	f7fe f8b6 	bl	8001d38 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e030      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bda:	4b0e      	ldr	r3, [pc, #56]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0f0      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x734>
 8003be6:	e028      	b.n	8003c3a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	2b0c      	cmp	r3, #12
 8003bec:	d023      	beq.n	8003c36 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bee:	4b09      	ldr	r3, [pc, #36]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a08      	ldr	r2, [pc, #32]	@ (8003c14 <HAL_RCC_OscConfig+0x780>)
 8003bf4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfa:	f7fe f89d 	bl	8001d38 <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c00:	e00c      	b.n	8003c1c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c02:	f7fe f899 	bl	8001d38 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d905      	bls.n	8003c1c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e013      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
 8003c14:	40021000 	.word	0x40021000
 8003c18:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c1c:	4b09      	ldr	r3, [pc, #36]	@ (8003c44 <HAL_RCC_OscConfig+0x7b0>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1ec      	bne.n	8003c02 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003c28:	4b06      	ldr	r3, [pc, #24]	@ (8003c44 <HAL_RCC_OscConfig+0x7b0>)
 8003c2a:	68da      	ldr	r2, [r3, #12]
 8003c2c:	4905      	ldr	r1, [pc, #20]	@ (8003c44 <HAL_RCC_OscConfig+0x7b0>)
 8003c2e:	4b06      	ldr	r3, [pc, #24]	@ (8003c48 <HAL_RCC_OscConfig+0x7b4>)
 8003c30:	4013      	ands	r3, r2
 8003c32:	60cb      	str	r3, [r1, #12]
 8003c34:	e001      	b.n	8003c3a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3720      	adds	r7, #32
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40021000 	.word	0x40021000
 8003c48:	feeefffc 	.word	0xfeeefffc

08003c4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e0e7      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c60:	4b75      	ldr	r3, [pc, #468]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d910      	bls.n	8003c90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c6e:	4b72      	ldr	r3, [pc, #456]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f023 0207 	bic.w	r2, r3, #7
 8003c76:	4970      	ldr	r1, [pc, #448]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7e:	4b6e      	ldr	r3, [pc, #440]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0307 	and.w	r3, r3, #7
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0cf      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d010      	beq.n	8003cbe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	4b66      	ldr	r3, [pc, #408]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d908      	bls.n	8003cbe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cac:	4b63      	ldr	r3, [pc, #396]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	4960      	ldr	r1, [pc, #384]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d04c      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	d107      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cd2:	4b5a      	ldr	r3, [pc, #360]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d121      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e0a6      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d107      	bne.n	8003cfa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cea:	4b54      	ldr	r3, [pc, #336]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d115      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e09a      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d107      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d02:	4b4e      	ldr	r3, [pc, #312]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e08e      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d12:	4b4a      	ldr	r3, [pc, #296]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e086      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d22:	4b46      	ldr	r3, [pc, #280]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f023 0203 	bic.w	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	4943      	ldr	r1, [pc, #268]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d34:	f7fe f800 	bl	8001d38 <HAL_GetTick>
 8003d38:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d3c:	f7fd fffc 	bl	8001d38 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e06e      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d52:	4b3a      	ldr	r3, [pc, #232]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 020c 	and.w	r2, r3, #12
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d1eb      	bne.n	8003d3c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d010      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	4b31      	ldr	r3, [pc, #196]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d208      	bcs.n	8003d92 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d80:	4b2e      	ldr	r3, [pc, #184]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	492b      	ldr	r1, [pc, #172]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d92:	4b29      	ldr	r3, [pc, #164]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d210      	bcs.n	8003dc2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003da0:	4b25      	ldr	r3, [pc, #148]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f023 0207 	bic.w	r2, r3, #7
 8003da8:	4923      	ldr	r1, [pc, #140]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db0:	4b21      	ldr	r3, [pc, #132]	@ (8003e38 <HAL_RCC_ClockConfig+0x1ec>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d001      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e036      	b.n	8003e30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d008      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dce:	4b1b      	ldr	r3, [pc, #108]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	4918      	ldr	r1, [pc, #96]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d009      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dec:	4b13      	ldr	r3, [pc, #76]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	4910      	ldr	r1, [pc, #64]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e00:	f000 f824 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8003e04:	4602      	mov	r2, r0
 8003e06:	4b0d      	ldr	r3, [pc, #52]	@ (8003e3c <HAL_RCC_ClockConfig+0x1f0>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	490b      	ldr	r1, [pc, #44]	@ (8003e40 <HAL_RCC_ClockConfig+0x1f4>)
 8003e12:	5ccb      	ldrb	r3, [r1, r3]
 8003e14:	f003 031f 	and.w	r3, r3, #31
 8003e18:	fa22 f303 	lsr.w	r3, r2, r3
 8003e1c:	4a09      	ldr	r2, [pc, #36]	@ (8003e44 <HAL_RCC_ClockConfig+0x1f8>)
 8003e1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003e20:	4b09      	ldr	r3, [pc, #36]	@ (8003e48 <HAL_RCC_ClockConfig+0x1fc>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fd fcf9 	bl	800181c <HAL_InitTick>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	72fb      	strb	r3, [r7, #11]

  return status;
 8003e2e:	7afb      	ldrb	r3, [r7, #11]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40022000 	.word	0x40022000
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	0800c75c 	.word	0x0800c75c
 8003e44:	20000000 	.word	0x20000000
 8003e48:	20000004 	.word	0x20000004

08003e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b089      	sub	sp, #36	@ 0x24
 8003e50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	2300      	movs	r3, #0
 8003e58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
 8003e62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e64:	4b3b      	ldr	r3, [pc, #236]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f003 0303 	and.w	r3, r3, #3
 8003e6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d005      	beq.n	8003e80 <HAL_RCC_GetSysClockFreq+0x34>
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	2b0c      	cmp	r3, #12
 8003e78:	d121      	bne.n	8003ebe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d11e      	bne.n	8003ebe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e80:	4b34      	ldr	r3, [pc, #208]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0308 	and.w	r3, r3, #8
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d107      	bne.n	8003e9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e8c:	4b31      	ldr	r3, [pc, #196]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e92:	0a1b      	lsrs	r3, r3, #8
 8003e94:	f003 030f 	and.w	r3, r3, #15
 8003e98:	61fb      	str	r3, [r7, #28]
 8003e9a:	e005      	b.n	8003ea8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	091b      	lsrs	r3, r3, #4
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10d      	bne.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ebc:	e00a      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d102      	bne.n	8003eca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ec4:	4b25      	ldr	r3, [pc, #148]	@ (8003f5c <HAL_RCC_GetSysClockFreq+0x110>)
 8003ec6:	61bb      	str	r3, [r7, #24]
 8003ec8:	e004      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	2b08      	cmp	r3, #8
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ed0:	4b23      	ldr	r3, [pc, #140]	@ (8003f60 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ed2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	2b0c      	cmp	r3, #12
 8003ed8:	d134      	bne.n	8003f44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eda:	4b1e      	ldr	r3, [pc, #120]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d003      	beq.n	8003ef2 <HAL_RCC_GetSysClockFreq+0xa6>
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d003      	beq.n	8003ef8 <HAL_RCC_GetSysClockFreq+0xac>
 8003ef0:	e005      	b.n	8003efe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8003f5c <HAL_RCC_GetSysClockFreq+0x110>)
 8003ef4:	617b      	str	r3, [r7, #20]
      break;
 8003ef6:	e005      	b.n	8003f04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ef8:	4b19      	ldr	r3, [pc, #100]	@ (8003f60 <HAL_RCC_GetSysClockFreq+0x114>)
 8003efa:	617b      	str	r3, [r7, #20]
      break;
 8003efc:	e002      	b.n	8003f04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	617b      	str	r3, [r7, #20]
      break;
 8003f02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f04:	4b13      	ldr	r3, [pc, #76]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	091b      	lsrs	r3, r3, #4
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	3301      	adds	r3, #1
 8003f10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003f12:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	0a1b      	lsrs	r3, r3, #8
 8003f18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	fb03 f202 	mul.w	r2, r3, r2
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	0e5b      	lsrs	r3, r3, #25
 8003f30:	f003 0303 	and.w	r3, r3, #3
 8003f34:	3301      	adds	r3, #1
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003f44:	69bb      	ldr	r3, [r7, #24]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3724      	adds	r7, #36	@ 0x24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40021000 	.word	0x40021000
 8003f58:	0800c774 	.word	0x0800c774
 8003f5c:	00f42400 	.word	0x00f42400
 8003f60:	007a1200 	.word	0x007a1200

08003f64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f68:	4b03      	ldr	r3, [pc, #12]	@ (8003f78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	20000000 	.word	0x20000000

08003f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f80:	f7ff fff0 	bl	8003f64 <HAL_RCC_GetHCLKFreq>
 8003f84:	4602      	mov	r2, r0
 8003f86:	4b06      	ldr	r3, [pc, #24]	@ (8003fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	0a1b      	lsrs	r3, r3, #8
 8003f8c:	f003 0307 	and.w	r3, r3, #7
 8003f90:	4904      	ldr	r1, [pc, #16]	@ (8003fa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f92:	5ccb      	ldrb	r3, [r1, r3]
 8003f94:	f003 031f 	and.w	r3, r3, #31
 8003f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	0800c76c 	.word	0x0800c76c

08003fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003fac:	f7ff ffda 	bl	8003f64 <HAL_RCC_GetHCLKFreq>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4b06      	ldr	r3, [pc, #24]	@ (8003fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	0adb      	lsrs	r3, r3, #11
 8003fb8:	f003 0307 	and.w	r3, r3, #7
 8003fbc:	4904      	ldr	r1, [pc, #16]	@ (8003fd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003fbe:	5ccb      	ldrb	r3, [r1, r3]
 8003fc0:	f003 031f 	and.w	r3, r3, #31
 8003fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	0800c76c 	.word	0x0800c76c

08003fd4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	220f      	movs	r2, #15
 8003fe2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003fe4:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <HAL_RCC_GetClockConfig+0x5c>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 0203 	and.w	r2, r3, #3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8004030 <HAL_RCC_GetClockConfig+0x5c>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8004030 <HAL_RCC_GetClockConfig+0x5c>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004008:	4b09      	ldr	r3, [pc, #36]	@ (8004030 <HAL_RCC_GetClockConfig+0x5c>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	08db      	lsrs	r3, r3, #3
 800400e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004016:	4b07      	ldr	r3, [pc, #28]	@ (8004034 <HAL_RCC_GetClockConfig+0x60>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0207 	and.w	r2, r3, #7
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	601a      	str	r2, [r3, #0]
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	40021000 	.word	0x40021000
 8004034:	40022000 	.word	0x40022000

08004038 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004044:	4b2a      	ldr	r3, [pc, #168]	@ (80040f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004050:	f7ff f9bc 	bl	80033cc <HAL_PWREx_GetVoltageRange>
 8004054:	6178      	str	r0, [r7, #20]
 8004056:	e014      	b.n	8004082 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004058:	4b25      	ldr	r3, [pc, #148]	@ (80040f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800405a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405c:	4a24      	ldr	r2, [pc, #144]	@ (80040f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800405e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004062:	6593      	str	r3, [r2, #88]	@ 0x58
 8004064:	4b22      	ldr	r3, [pc, #136]	@ (80040f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004070:	f7ff f9ac 	bl	80033cc <HAL_PWREx_GetVoltageRange>
 8004074:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004076:	4b1e      	ldr	r3, [pc, #120]	@ (80040f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407a:	4a1d      	ldr	r2, [pc, #116]	@ (80040f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800407c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004080:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004088:	d10b      	bne.n	80040a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2b80      	cmp	r3, #128	@ 0x80
 800408e:	d919      	bls.n	80040c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2ba0      	cmp	r3, #160	@ 0xa0
 8004094:	d902      	bls.n	800409c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004096:	2302      	movs	r3, #2
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	e013      	b.n	80040c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800409c:	2301      	movs	r3, #1
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	e010      	b.n	80040c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b80      	cmp	r3, #128	@ 0x80
 80040a6:	d902      	bls.n	80040ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80040a8:	2303      	movs	r3, #3
 80040aa:	613b      	str	r3, [r7, #16]
 80040ac:	e00a      	b.n	80040c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b80      	cmp	r3, #128	@ 0x80
 80040b2:	d102      	bne.n	80040ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80040b4:	2302      	movs	r3, #2
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	e004      	b.n	80040c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b70      	cmp	r3, #112	@ 0x70
 80040be:	d101      	bne.n	80040c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80040c0:	2301      	movs	r3, #1
 80040c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80040c4:	4b0b      	ldr	r3, [pc, #44]	@ (80040f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f023 0207 	bic.w	r2, r3, #7
 80040cc:	4909      	ldr	r1, [pc, #36]	@ (80040f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80040d4:	4b07      	ldr	r3, [pc, #28]	@ (80040f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d001      	beq.n	80040e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e000      	b.n	80040e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	40021000 	.word	0x40021000
 80040f4:	40022000 	.word	0x40022000

080040f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004100:	2300      	movs	r3, #0
 8004102:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004104:	2300      	movs	r3, #0
 8004106:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004110:	2b00      	cmp	r3, #0
 8004112:	d041      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004118:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800411c:	d02a      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800411e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004122:	d824      	bhi.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004124:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004128:	d008      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800412a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800412e:	d81e      	bhi.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004134:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004138:	d010      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800413a:	e018      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800413c:	4b86      	ldr	r3, [pc, #536]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	4a85      	ldr	r2, [pc, #532]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004142:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004146:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004148:	e015      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	3304      	adds	r3, #4
 800414e:	2100      	movs	r1, #0
 8004150:	4618      	mov	r0, r3
 8004152:	f001 f829 	bl	80051a8 <RCCEx_PLLSAI1_Config>
 8004156:	4603      	mov	r3, r0
 8004158:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800415a:	e00c      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	3320      	adds	r3, #32
 8004160:	2100      	movs	r1, #0
 8004162:	4618      	mov	r0, r3
 8004164:	f001 f914 	bl	8005390 <RCCEx_PLLSAI2_Config>
 8004168:	4603      	mov	r3, r0
 800416a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800416c:	e003      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	74fb      	strb	r3, [r7, #19]
      break;
 8004172:	e000      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004174:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004176:	7cfb      	ldrb	r3, [r7, #19]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10b      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800417c:	4b76      	ldr	r3, [pc, #472]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800417e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004182:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800418a:	4973      	ldr	r1, [pc, #460]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800418c:	4313      	orrs	r3, r2
 800418e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004192:	e001      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004194:	7cfb      	ldrb	r3, [r7, #19]
 8004196:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d041      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041ac:	d02a      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80041ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041b2:	d824      	bhi.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80041b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041b8:	d008      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80041ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041be:	d81e      	bhi.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00a      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80041c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041c8:	d010      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80041ca:	e018      	b.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041cc:	4b62      	ldr	r3, [pc, #392]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	4a61      	ldr	r2, [pc, #388]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041d8:	e015      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	3304      	adds	r3, #4
 80041de:	2100      	movs	r1, #0
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 ffe1 	bl	80051a8 <RCCEx_PLLSAI1_Config>
 80041e6:	4603      	mov	r3, r0
 80041e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041ea:	e00c      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	3320      	adds	r3, #32
 80041f0:	2100      	movs	r1, #0
 80041f2:	4618      	mov	r0, r3
 80041f4:	f001 f8cc 	bl	8005390 <RCCEx_PLLSAI2_Config>
 80041f8:	4603      	mov	r3, r0
 80041fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041fc:	e003      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	74fb      	strb	r3, [r7, #19]
      break;
 8004202:	e000      	b.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004204:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004206:	7cfb      	ldrb	r3, [r7, #19]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10b      	bne.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800420c:	4b52      	ldr	r3, [pc, #328]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004212:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800421a:	494f      	ldr	r1, [pc, #316]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004222:	e001      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004224:	7cfb      	ldrb	r3, [r7, #19]
 8004226:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 80a0 	beq.w	8004376 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004236:	2300      	movs	r3, #0
 8004238:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800423a:	4b47      	ldr	r3, [pc, #284]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800424a:	2300      	movs	r3, #0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00d      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004250:	4b41      	ldr	r3, [pc, #260]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004254:	4a40      	ldr	r2, [pc, #256]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800425a:	6593      	str	r3, [r2, #88]	@ 0x58
 800425c:	4b3e      	ldr	r3, [pc, #248]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800425e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004264:	60bb      	str	r3, [r7, #8]
 8004266:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004268:	2301      	movs	r3, #1
 800426a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800426c:	4b3b      	ldr	r3, [pc, #236]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a3a      	ldr	r2, [pc, #232]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004276:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004278:	f7fd fd5e 	bl	8001d38 <HAL_GetTick>
 800427c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800427e:	e009      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004280:	f7fd fd5a 	bl	8001d38 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d902      	bls.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	74fb      	strb	r3, [r7, #19]
        break;
 8004292:	e005      	b.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004294:	4b31      	ldr	r3, [pc, #196]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ef      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80042a0:	7cfb      	ldrb	r3, [r7, #19]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d15c      	bne.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d01f      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d019      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042c4:	4b24      	ldr	r3, [pc, #144]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042d0:	4b21      	ldr	r3, [pc, #132]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d6:	4a20      	ldr	r2, [pc, #128]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80042f0:	4a19      	ldr	r2, [pc, #100]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d016      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004302:	f7fd fd19 	bl	8001d38 <HAL_GetTick>
 8004306:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004308:	e00b      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430a:	f7fd fd15 	bl	8001d38 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004318:	4293      	cmp	r3, r2
 800431a:	d902      	bls.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	74fb      	strb	r3, [r7, #19]
            break;
 8004320:	e006      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004322:	4b0d      	ldr	r3, [pc, #52]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0ec      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004330:	7cfb      	ldrb	r3, [r7, #19]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10c      	bne.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004336:	4b08      	ldr	r3, [pc, #32]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004346:	4904      	ldr	r1, [pc, #16]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004348:	4313      	orrs	r3, r2
 800434a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800434e:	e009      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004350:	7cfb      	ldrb	r3, [r7, #19]
 8004352:	74bb      	strb	r3, [r7, #18]
 8004354:	e006      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004356:	bf00      	nop
 8004358:	40021000 	.word	0x40021000
 800435c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004360:	7cfb      	ldrb	r3, [r7, #19]
 8004362:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004364:	7c7b      	ldrb	r3, [r7, #17]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d105      	bne.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800436a:	4b9e      	ldr	r3, [pc, #632]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800436e:	4a9d      	ldr	r2, [pc, #628]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004370:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004374:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00a      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004382:	4b98      	ldr	r3, [pc, #608]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004388:	f023 0203 	bic.w	r2, r3, #3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004390:	4994      	ldr	r1, [pc, #592]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004392:	4313      	orrs	r3, r2
 8004394:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00a      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043a4:	4b8f      	ldr	r3, [pc, #572]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043aa:	f023 020c 	bic.w	r2, r3, #12
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b2:	498c      	ldr	r1, [pc, #560]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00a      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043c6:	4b87      	ldr	r3, [pc, #540]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d4:	4983      	ldr	r1, [pc, #524]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0308 	and.w	r3, r3, #8
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00a      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043e8:	4b7e      	ldr	r3, [pc, #504]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f6:	497b      	ldr	r1, [pc, #492]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00a      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800440a:	4b76      	ldr	r3, [pc, #472]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004410:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004418:	4972      	ldr	r1, [pc, #456]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800441a:	4313      	orrs	r3, r2
 800441c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0320 	and.w	r3, r3, #32
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00a      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800442c:	4b6d      	ldr	r3, [pc, #436]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800442e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004432:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800443a:	496a      	ldr	r1, [pc, #424]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800444e:	4b65      	ldr	r3, [pc, #404]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004454:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800445c:	4961      	ldr	r1, [pc, #388]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445e:	4313      	orrs	r3, r2
 8004460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004470:	4b5c      	ldr	r3, [pc, #368]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447e:	4959      	ldr	r1, [pc, #356]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004480:	4313      	orrs	r3, r2
 8004482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004492:	4b54      	ldr	r3, [pc, #336]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044a0:	4950      	ldr	r1, [pc, #320]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044b4:	4b4b      	ldr	r3, [pc, #300]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c2:	4948      	ldr	r1, [pc, #288]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044d6:	4b43      	ldr	r3, [pc, #268]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e4:	493f      	ldr	r1, [pc, #252]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d028      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044f8:	4b3a      	ldr	r3, [pc, #232]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004506:	4937      	ldr	r1, [pc, #220]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004512:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004516:	d106      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004518:	4b32      	ldr	r3, [pc, #200]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	4a31      	ldr	r2, [pc, #196]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800451e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004522:	60d3      	str	r3, [r2, #12]
 8004524:	e011      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800452a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800452e:	d10c      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3304      	adds	r3, #4
 8004534:	2101      	movs	r1, #1
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fe36 	bl	80051a8 <RCCEx_PLLSAI1_Config>
 800453c:	4603      	mov	r3, r0
 800453e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004540:	7cfb      	ldrb	r3, [r7, #19]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004546:	7cfb      	ldrb	r3, [r7, #19]
 8004548:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d028      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004556:	4b23      	ldr	r3, [pc, #140]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004564:	491f      	ldr	r1, [pc, #124]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004570:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004574:	d106      	bne.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004576:	4b1b      	ldr	r3, [pc, #108]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	4a1a      	ldr	r2, [pc, #104]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004580:	60d3      	str	r3, [r2, #12]
 8004582:	e011      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004588:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800458c:	d10c      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3304      	adds	r3, #4
 8004592:	2101      	movs	r1, #1
 8004594:	4618      	mov	r0, r3
 8004596:	f000 fe07 	bl	80051a8 <RCCEx_PLLSAI1_Config>
 800459a:	4603      	mov	r3, r0
 800459c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800459e:	7cfb      	ldrb	r3, [r7, #19]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80045a4:	7cfb      	ldrb	r3, [r7, #19]
 80045a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d02b      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045b4:	4b0b      	ldr	r3, [pc, #44]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c2:	4908      	ldr	r1, [pc, #32]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045d2:	d109      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045d4:	4b03      	ldr	r3, [pc, #12]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	4a02      	ldr	r2, [pc, #8]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045de:	60d3      	str	r3, [r2, #12]
 80045e0:	e014      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80045e2:	bf00      	nop
 80045e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045f0:	d10c      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	3304      	adds	r3, #4
 80045f6:	2101      	movs	r1, #1
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fdd5 	bl	80051a8 <RCCEx_PLLSAI1_Config>
 80045fe:	4603      	mov	r3, r0
 8004600:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004602:	7cfb      	ldrb	r3, [r7, #19]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004608:	7cfb      	ldrb	r3, [r7, #19]
 800460a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d02f      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004618:	4b2b      	ldr	r3, [pc, #172]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004626:	4928      	ldr	r1, [pc, #160]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004628:	4313      	orrs	r3, r2
 800462a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004632:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004636:	d10d      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3304      	adds	r3, #4
 800463c:	2102      	movs	r1, #2
 800463e:	4618      	mov	r0, r3
 8004640:	f000 fdb2 	bl	80051a8 <RCCEx_PLLSAI1_Config>
 8004644:	4603      	mov	r3, r0
 8004646:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004648:	7cfb      	ldrb	r3, [r7, #19]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d014      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800464e:	7cfb      	ldrb	r3, [r7, #19]
 8004650:	74bb      	strb	r3, [r7, #18]
 8004652:	e011      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004658:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800465c:	d10c      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	3320      	adds	r3, #32
 8004662:	2102      	movs	r1, #2
 8004664:	4618      	mov	r0, r3
 8004666:	f000 fe93 	bl	8005390 <RCCEx_PLLSAI2_Config>
 800466a:	4603      	mov	r3, r0
 800466c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800466e:	7cfb      	ldrb	r3, [r7, #19]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004674:	7cfb      	ldrb	r3, [r7, #19]
 8004676:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004684:	4b10      	ldr	r3, [pc, #64]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004692:	490d      	ldr	r1, [pc, #52]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00b      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80046a6:	4b08      	ldr	r3, [pc, #32]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046b6:	4904      	ldr	r1, [pc, #16]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80046be:	7cbb      	ldrb	r3, [r7, #18]
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3718      	adds	r7, #24
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40021000 	.word	0x40021000

080046cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b088      	sub	sp, #32
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80046d4:	2300      	movs	r3, #0
 80046d6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046de:	d13e      	bne.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80046e0:	4bb2      	ldr	r3, [pc, #712]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ea:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046f2:	d028      	beq.n	8004746 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046fa:	f200 8542 	bhi.w	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004704:	d005      	beq.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800470c:	d00e      	beq.n	800472c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800470e:	f000 bd38 	b.w	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004712:	4ba6      	ldr	r3, [pc, #664]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b02      	cmp	r3, #2
 800471e:	f040 8532 	bne.w	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004726:	61fb      	str	r3, [r7, #28]
      break;
 8004728:	f000 bd2d 	b.w	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800472c:	4b9f      	ldr	r3, [pc, #636]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800472e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b02      	cmp	r3, #2
 8004738:	f040 8527 	bne.w	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800473c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004740:	61fb      	str	r3, [r7, #28]
      break;
 8004742:	f000 bd22 	b.w	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004746:	4b99      	ldr	r3, [pc, #612]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800474e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004752:	f040 851c 	bne.w	800518e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004756:	4b96      	ldr	r3, [pc, #600]	@ (80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004758:	61fb      	str	r3, [r7, #28]
      break;
 800475a:	f000 bd18 	b.w	800518e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800475e:	4b93      	ldr	r3, [pc, #588]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2b03      	cmp	r3, #3
 800476c:	d036      	beq.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b03      	cmp	r3, #3
 8004772:	d840      	bhi.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d003      	beq.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2b02      	cmp	r3, #2
 800477e:	d020      	beq.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004780:	e039      	b.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004782:	4b8a      	ldr	r3, [pc, #552]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b02      	cmp	r3, #2
 800478c:	d116      	bne.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800478e:	4b87      	ldr	r3, [pc, #540]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800479a:	4b84      	ldr	r3, [pc, #528]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	091b      	lsrs	r3, r3, #4
 80047a0:	f003 030f 	and.w	r3, r3, #15
 80047a4:	e005      	b.n	80047b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80047a6:	4b81      	ldr	r3, [pc, #516]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80047a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ac:	0a1b      	lsrs	r3, r3, #8
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	4a80      	ldr	r2, [pc, #512]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80047b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80047ba:	e01f      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80047bc:	2300      	movs	r3, #0
 80047be:	61bb      	str	r3, [r7, #24]
      break;
 80047c0:	e01c      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047c2:	4b7a      	ldr	r3, [pc, #488]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ce:	d102      	bne.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80047d0:	4b79      	ldr	r3, [pc, #484]	@ (80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80047d2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80047d4:	e012      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61bb      	str	r3, [r7, #24]
      break;
 80047da:	e00f      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80047dc:	4b73      	ldr	r3, [pc, #460]	@ (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047e8:	d102      	bne.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80047ea:	4b74      	ldr	r3, [pc, #464]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80047ec:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80047ee:	e005      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80047f0:	2300      	movs	r3, #0
 80047f2:	61bb      	str	r3, [r7, #24]
      break;
 80047f4:	e002      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80047f6:	2300      	movs	r3, #0
 80047f8:	61bb      	str	r3, [r7, #24]
      break;
 80047fa:	bf00      	nop
    }

    switch(PeriphClk)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004802:	f000 80dd 	beq.w	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800480c:	f200 84c1 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004816:	f000 80d3 	beq.w	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004820:	f200 84b7 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800482a:	f000 835f 	beq.w	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004834:	f200 84ad 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800483e:	f000 847e 	beq.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004848:	f200 84a3 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004852:	f000 82cd 	beq.w	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800485c:	f200 8499 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004866:	f000 80ab 	beq.w	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004870:	f200 848f 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800487a:	f000 8090 	beq.w	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004884:	f200 8485 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800488e:	d07f      	beq.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004896:	f200 847c 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a0:	f000 8403 	beq.w	80050aa <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048aa:	f200 8472 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048b4:	f000 83af 	beq.w	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048be:	f200 8468 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048c8:	f000 8379 	beq.w	8004fbe <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048d2:	f200 845e 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b80      	cmp	r3, #128	@ 0x80
 80048da:	f000 8344 	beq.w	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2b80      	cmp	r3, #128	@ 0x80
 80048e2:	f200 8456 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b20      	cmp	r3, #32
 80048ea:	d84b      	bhi.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 844f 	beq.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	2b1f      	cmp	r3, #31
 80048fa:	f200 844a 	bhi.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004904:	08004aed 	.word	0x08004aed
 8004908:	08004b5b 	.word	0x08004b5b
 800490c:	08005193 	.word	0x08005193
 8004910:	08004bef 	.word	0x08004bef
 8004914:	08005193 	.word	0x08005193
 8004918:	08005193 	.word	0x08005193
 800491c:	08005193 	.word	0x08005193
 8004920:	08004c75 	.word	0x08004c75
 8004924:	08005193 	.word	0x08005193
 8004928:	08005193 	.word	0x08005193
 800492c:	08005193 	.word	0x08005193
 8004930:	08005193 	.word	0x08005193
 8004934:	08005193 	.word	0x08005193
 8004938:	08005193 	.word	0x08005193
 800493c:	08005193 	.word	0x08005193
 8004940:	08004ced 	.word	0x08004ced
 8004944:	08005193 	.word	0x08005193
 8004948:	08005193 	.word	0x08005193
 800494c:	08005193 	.word	0x08005193
 8004950:	08005193 	.word	0x08005193
 8004954:	08005193 	.word	0x08005193
 8004958:	08005193 	.word	0x08005193
 800495c:	08005193 	.word	0x08005193
 8004960:	08005193 	.word	0x08005193
 8004964:	08005193 	.word	0x08005193
 8004968:	08005193 	.word	0x08005193
 800496c:	08005193 	.word	0x08005193
 8004970:	08005193 	.word	0x08005193
 8004974:	08005193 	.word	0x08005193
 8004978:	08005193 	.word	0x08005193
 800497c:	08005193 	.word	0x08005193
 8004980:	08004d6f 	.word	0x08004d6f
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b40      	cmp	r3, #64	@ 0x40
 8004988:	f000 82c1 	beq.w	8004f0e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800498c:	f000 bc01 	b.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004990:	69b9      	ldr	r1, [r7, #24]
 8004992:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004996:	f000 fdd9 	bl	800554c <RCCEx_GetSAIxPeriphCLKFreq>
 800499a:	61f8      	str	r0, [r7, #28]
      break;
 800499c:	e3fa      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800499e:	69b9      	ldr	r1, [r7, #24]
 80049a0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80049a4:	f000 fdd2 	bl	800554c <RCCEx_GetSAIxPeriphCLKFreq>
 80049a8:	61f8      	str	r0, [r7, #28]
      break;
 80049aa:	e3f3      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80049ac:	40021000 	.word	0x40021000
 80049b0:	0003d090 	.word	0x0003d090
 80049b4:	0800c774 	.word	0x0800c774
 80049b8:	00f42400 	.word	0x00f42400
 80049bc:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80049c0:	4ba9      	ldr	r3, [pc, #676]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80049d2:	d00c      	beq.n	80049ee <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80049da:	d87f      	bhi.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049e2:	d04e      	beq.n	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049ea:	d01d      	beq.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80049ec:	e076      	b.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80049ee:	4b9e      	ldr	r3, [pc, #632]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d172      	bne.n	8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80049fa:	4b9b      	ldr	r3, [pc, #620]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0308 	and.w	r3, r3, #8
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d005      	beq.n	8004a12 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004a06:	4b98      	ldr	r3, [pc, #608]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	091b      	lsrs	r3, r3, #4
 8004a0c:	f003 030f 	and.w	r3, r3, #15
 8004a10:	e005      	b.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004a12:	4b95      	ldr	r3, [pc, #596]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a18:	0a1b      	lsrs	r3, r3, #8
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	4a93      	ldr	r2, [pc, #588]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a24:	61fb      	str	r3, [r7, #28]
          break;
 8004a26:	e05b      	b.n	8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004a28:	4b8f      	ldr	r3, [pc, #572]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a34:	d156      	bne.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004a36:	4b8c      	ldr	r3, [pc, #560]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a42:	d14f      	bne.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004a44:	4b88      	ldr	r3, [pc, #544]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	0a1b      	lsrs	r3, r3, #8
 8004a4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a4e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	fb03 f202 	mul.w	r2, r3, r2
 8004a58:	4b83      	ldr	r3, [pc, #524]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	091b      	lsrs	r3, r3, #4
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	3301      	adds	r3, #1
 8004a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a68:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004a6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	0d5b      	lsrs	r3, r3, #21
 8004a70:	f003 0303 	and.w	r3, r3, #3
 8004a74:	3301      	adds	r3, #1
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	69ba      	ldr	r2, [r7, #24]
 8004a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a7e:	61fb      	str	r3, [r7, #28]
          break;
 8004a80:	e030      	b.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004a82:	4b79      	ldr	r3, [pc, #484]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a8e:	d12b      	bne.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004a90:	4b75      	ldr	r3, [pc, #468]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a9c:	d124      	bne.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004a9e:	4b72      	ldr	r3, [pc, #456]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	0a1b      	lsrs	r3, r3, #8
 8004aa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004aa8:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	fb03 f202 	mul.w	r2, r3, r2
 8004ab2:	4b6d      	ldr	r3, [pc, #436]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	091b      	lsrs	r3, r3, #4
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	3301      	adds	r3, #1
 8004abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004ac4:	4b68      	ldr	r3, [pc, #416]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	0d5b      	lsrs	r3, r3, #21
 8004aca:	f003 0303 	and.w	r3, r3, #3
 8004ace:	3301      	adds	r3, #1
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad8:	61fb      	str	r3, [r7, #28]
          break;
 8004ada:	e005      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004adc:	bf00      	nop
 8004ade:	e359      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ae0:	bf00      	nop
 8004ae2:	e357      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ae4:	bf00      	nop
 8004ae6:	e355      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ae8:	bf00      	nop
        break;
 8004aea:	e353      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004aec:	4b5e      	ldr	r3, [pc, #376]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	613b      	str	r3, [r7, #16]
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	2b03      	cmp	r3, #3
 8004afc:	d827      	bhi.n	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004afe:	a201      	add	r2, pc, #4	@ (adr r2, 8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b04:	08004b15 	.word	0x08004b15
 8004b08:	08004b1d 	.word	0x08004b1d
 8004b0c:	08004b25 	.word	0x08004b25
 8004b10:	08004b39 	.word	0x08004b39
          frequency = HAL_RCC_GetPCLK2Freq();
 8004b14:	f7ff fa48 	bl	8003fa8 <HAL_RCC_GetPCLK2Freq>
 8004b18:	61f8      	str	r0, [r7, #28]
          break;
 8004b1a:	e01d      	b.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b1c:	f7ff f996 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004b20:	61f8      	str	r0, [r7, #28]
          break;
 8004b22:	e019      	b.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b24:	4b50      	ldr	r3, [pc, #320]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b30:	d10f      	bne.n	8004b52 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004b32:	4b4f      	ldr	r3, [pc, #316]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004b34:	61fb      	str	r3, [r7, #28]
          break;
 8004b36:	e00c      	b.n	8004b52 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b38:	4b4b      	ldr	r3, [pc, #300]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d107      	bne.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b4a:	61fb      	str	r3, [r7, #28]
          break;
 8004b4c:	e003      	b.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004b4e:	bf00      	nop
 8004b50:	e320      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b52:	bf00      	nop
 8004b54:	e31e      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b56:	bf00      	nop
        break;
 8004b58:	e31c      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004b5a:	4b43      	ldr	r3, [pc, #268]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b60:	f003 030c 	and.w	r3, r3, #12
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	2b0c      	cmp	r3, #12
 8004b6a:	d83a      	bhi.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b72:	bf00      	nop
 8004b74:	08004ba9 	.word	0x08004ba9
 8004b78:	08004be3 	.word	0x08004be3
 8004b7c:	08004be3 	.word	0x08004be3
 8004b80:	08004be3 	.word	0x08004be3
 8004b84:	08004bb1 	.word	0x08004bb1
 8004b88:	08004be3 	.word	0x08004be3
 8004b8c:	08004be3 	.word	0x08004be3
 8004b90:	08004be3 	.word	0x08004be3
 8004b94:	08004bb9 	.word	0x08004bb9
 8004b98:	08004be3 	.word	0x08004be3
 8004b9c:	08004be3 	.word	0x08004be3
 8004ba0:	08004be3 	.word	0x08004be3
 8004ba4:	08004bcd 	.word	0x08004bcd
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ba8:	f7ff f9e8 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004bac:	61f8      	str	r0, [r7, #28]
          break;
 8004bae:	e01d      	b.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004bb0:	f7ff f94c 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004bb4:	61f8      	str	r0, [r7, #28]
          break;
 8004bb6:	e019      	b.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc4:	d10f      	bne.n	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004bc8:	61fb      	str	r3, [r7, #28]
          break;
 8004bca:	e00c      	b.n	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004bcc:	4b26      	ldr	r3, [pc, #152]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d107      	bne.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bde:	61fb      	str	r3, [r7, #28]
          break;
 8004be0:	e003      	b.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004be2:	bf00      	nop
 8004be4:	e2d6      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004be6:	bf00      	nop
 8004be8:	e2d4      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bea:	bf00      	nop
        break;
 8004bec:	e2d2      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004bee:	4b1e      	ldr	r3, [pc, #120]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004bf8:	613b      	str	r3, [r7, #16]
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	2b30      	cmp	r3, #48	@ 0x30
 8004bfe:	d021      	beq.n	8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2b30      	cmp	r3, #48	@ 0x30
 8004c04:	d829      	bhi.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	2b20      	cmp	r3, #32
 8004c0a:	d011      	beq.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	2b20      	cmp	r3, #32
 8004c10:	d823      	bhi.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	2b10      	cmp	r3, #16
 8004c1c:	d004      	beq.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004c1e:	e01c      	b.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c20:	f7ff f9ac 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004c24:	61f8      	str	r0, [r7, #28]
          break;
 8004c26:	e01d      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c28:	f7ff f910 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004c2c:	61f8      	str	r0, [r7, #28]
          break;
 8004c2e:	e019      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c30:	4b0d      	ldr	r3, [pc, #52]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c3c:	d10f      	bne.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004c40:	61fb      	str	r3, [r7, #28]
          break;
 8004c42:	e00c      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c44:	4b08      	ldr	r3, [pc, #32]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d107      	bne.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c56:	61fb      	str	r3, [r7, #28]
          break;
 8004c58:	e003      	b.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004c5a:	bf00      	nop
 8004c5c:	e29a      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c5e:	bf00      	nop
 8004c60:	e298      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c62:	bf00      	nop
        break;
 8004c64:	e296      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004c66:	bf00      	nop
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	0800c774 	.word	0x0800c774
 8004c70:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004c74:	4b9b      	ldr	r3, [pc, #620]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c7e:	613b      	str	r3, [r7, #16]
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c84:	d021      	beq.n	8004cca <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c8a:	d829      	bhi.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	2b80      	cmp	r3, #128	@ 0x80
 8004c90:	d011      	beq.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	2b80      	cmp	r3, #128	@ 0x80
 8004c96:	d823      	bhi.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	2b40      	cmp	r3, #64	@ 0x40
 8004ca2:	d004      	beq.n	8004cae <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004ca4:	e01c      	b.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ca6:	f7ff f969 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004caa:	61f8      	str	r0, [r7, #28]
          break;
 8004cac:	e01d      	b.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004cae:	f7ff f8cd 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004cb2:	61f8      	str	r0, [r7, #28]
          break;
 8004cb4:	e019      	b.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004cb6:	4b8b      	ldr	r3, [pc, #556]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc2:	d10f      	bne.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004cc4:	4b88      	ldr	r3, [pc, #544]	@ (8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004cc6:	61fb      	str	r3, [r7, #28]
          break;
 8004cc8:	e00c      	b.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004cca:	4b86      	ldr	r3, [pc, #536]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d107      	bne.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004cd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cdc:	61fb      	str	r3, [r7, #28]
          break;
 8004cde:	e003      	b.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004ce0:	bf00      	nop
 8004ce2:	e257      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ce4:	bf00      	nop
 8004ce6:	e255      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ce8:	bf00      	nop
        break;
 8004cea:	e253      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004cec:	4b7d      	ldr	r3, [pc, #500]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf6:	613b      	str	r3, [r7, #16]
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cfe:	d025      	beq.n	8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d06:	d82c      	bhi.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d0e:	d013      	beq.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d16:	d824      	bhi.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d004      	beq.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d24:	d004      	beq.n	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004d26:	e01c      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d28:	f7ff f928 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004d2c:	61f8      	str	r0, [r7, #28]
          break;
 8004d2e:	e01d      	b.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d30:	f7ff f88c 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004d34:	61f8      	str	r0, [r7, #28]
          break;
 8004d36:	e019      	b.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d38:	4b6a      	ldr	r3, [pc, #424]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d44:	d10f      	bne.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004d46:	4b68      	ldr	r3, [pc, #416]	@ (8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004d48:	61fb      	str	r3, [r7, #28]
          break;
 8004d4a:	e00c      	b.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d4c:	4b65      	ldr	r3, [pc, #404]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	d107      	bne.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d5e:	61fb      	str	r3, [r7, #28]
          break;
 8004d60:	e003      	b.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004d62:	bf00      	nop
 8004d64:	e216      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d66:	bf00      	nop
 8004d68:	e214      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d6a:	bf00      	nop
        break;
 8004d6c:	e212      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004d6e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d78:	613b      	str	r3, [r7, #16]
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d80:	d025      	beq.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d88:	d82c      	bhi.n	8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d90:	d013      	beq.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d98:	d824      	bhi.n	8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d004      	beq.n	8004daa <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da6:	d004      	beq.n	8004db2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004da8:	e01c      	b.n	8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004daa:	f7ff f8e7 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004dae:	61f8      	str	r0, [r7, #28]
          break;
 8004db0:	e01d      	b.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004db2:	f7ff f84b 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004db6:	61f8      	str	r0, [r7, #28]
          break;
 8004db8:	e019      	b.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004dba:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc6:	d10f      	bne.n	8004de8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004dc8:	4b47      	ldr	r3, [pc, #284]	@ (8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004dca:	61fb      	str	r3, [r7, #28]
          break;
 8004dcc:	e00c      	b.n	8004de8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004dce:	4b45      	ldr	r3, [pc, #276]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d107      	bne.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004ddc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004de0:	61fb      	str	r3, [r7, #28]
          break;
 8004de2:	e003      	b.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004de4:	bf00      	nop
 8004de6:	e1d5      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004de8:	bf00      	nop
 8004dea:	e1d3      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004dec:	bf00      	nop
        break;
 8004dee:	e1d1      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004df0:	4b3c      	ldr	r3, [pc, #240]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004dfa:	613b      	str	r3, [r7, #16]
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e02:	d00c      	beq.n	8004e1e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e0a:	d864      	bhi.n	8004ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e12:	d008      	beq.n	8004e26 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e1a:	d030      	beq.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004e1c:	e05b      	b.n	8004ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e1e:	f7ff f815 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004e22:	61f8      	str	r0, [r7, #28]
          break;
 8004e24:	e05c      	b.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004e26:	4b2f      	ldr	r3, [pc, #188]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e32:	d152      	bne.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004e34:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d04c      	beq.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004e40:	4b28      	ldr	r3, [pc, #160]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	0a1b      	lsrs	r3, r3, #8
 8004e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e4a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	fb03 f202 	mul.w	r2, r3, r2
 8004e54:	4b23      	ldr	r3, [pc, #140]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	091b      	lsrs	r3, r3, #4
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	3301      	adds	r3, #1
 8004e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e64:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004e66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	0e5b      	lsrs	r3, r3, #25
 8004e6c:	f003 0303 	and.w	r3, r3, #3
 8004e70:	3301      	adds	r3, #1
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	61fb      	str	r3, [r7, #28]
          break;
 8004e7c:	e02d      	b.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004e7e:	4b19      	ldr	r3, [pc, #100]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e8a:	d128      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004e8c:	4b15      	ldr	r3, [pc, #84]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d022      	beq.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004e98:	4b12      	ldr	r3, [pc, #72]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	0a1b      	lsrs	r3, r3, #8
 8004e9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ea2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	fb03 f202 	mul.w	r2, r3, r2
 8004eac:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	091b      	lsrs	r3, r3, #4
 8004eb2:	f003 0307 	and.w	r3, r3, #7
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004ebe:	4b09      	ldr	r3, [pc, #36]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	0e5b      	lsrs	r3, r3, #25
 8004ec4:	f003 0303 	and.w	r3, r3, #3
 8004ec8:	3301      	adds	r3, #1
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed2:	61fb      	str	r3, [r7, #28]
          break;
 8004ed4:	e003      	b.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004ed6:	bf00      	nop
 8004ed8:	e15c      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004eda:	bf00      	nop
 8004edc:	e15a      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ede:	bf00      	nop
        break;
 8004ee0:	e158      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004ee2:	bf00      	nop
 8004ee4:	40021000 	.word	0x40021000
 8004ee8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004eec:	4b9d      	ldr	r3, [pc, #628]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ef6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d103      	bne.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004efe:	f7ff f853 	bl	8003fa8 <HAL_RCC_GetPCLK2Freq>
 8004f02:	61f8      	str	r0, [r7, #28]
        break;
 8004f04:	e146      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f06:	f7fe ffa1 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004f0a:	61f8      	str	r0, [r7, #28]
        break;
 8004f0c:	e142      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004f0e:	4b95      	ldr	r3, [pc, #596]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f14:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004f18:	613b      	str	r3, [r7, #16]
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f20:	d013      	beq.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f28:	d819      	bhi.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d004      	beq.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f36:	d004      	beq.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004f38:	e011      	b.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f3a:	f7ff f81f 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004f3e:	61f8      	str	r0, [r7, #28]
          break;
 8004f40:	e010      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f42:	f7fe ff83 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004f46:	61f8      	str	r0, [r7, #28]
          break;
 8004f48:	e00c      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f4a:	4b86      	ldr	r3, [pc, #536]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f56:	d104      	bne.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004f58:	4b83      	ldr	r3, [pc, #524]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f5a:	61fb      	str	r3, [r7, #28]
          break;
 8004f5c:	e001      	b.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004f5e:	bf00      	nop
 8004f60:	e118      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f62:	bf00      	nop
        break;
 8004f64:	e116      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004f66:	4b7f      	ldr	r3, [pc, #508]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f78:	d013      	beq.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f80:	d819      	bhi.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d004      	beq.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f8e:	d004      	beq.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004f90:	e011      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f92:	f7fe fff3 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004f96:	61f8      	str	r0, [r7, #28]
          break;
 8004f98:	e010      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f9a:	f7fe ff57 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004f9e:	61f8      	str	r0, [r7, #28]
          break;
 8004fa0:	e00c      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fa2:	4b70      	ldr	r3, [pc, #448]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fae:	d104      	bne.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004fb0:	4b6d      	ldr	r3, [pc, #436]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004fb2:	61fb      	str	r3, [r7, #28]
          break;
 8004fb4:	e001      	b.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004fb6:	bf00      	nop
 8004fb8:	e0ec      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fba:	bf00      	nop
        break;
 8004fbc:	e0ea      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004fbe:	4b69      	ldr	r3, [pc, #420]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004fc8:	613b      	str	r3, [r7, #16]
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fd0:	d013      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fd8:	d819      	bhi.n	800500e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d004      	beq.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe6:	d004      	beq.n	8004ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004fe8:	e011      	b.n	800500e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004fea:	f7fe ffc7 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8004fee:	61f8      	str	r0, [r7, #28]
          break;
 8004ff0:	e010      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ff2:	f7fe ff2b 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004ff6:	61f8      	str	r0, [r7, #28]
          break;
 8004ff8:	e00c      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ffa:	4b5a      	ldr	r3, [pc, #360]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005006:	d104      	bne.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8005008:	4b57      	ldr	r3, [pc, #348]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800500a:	61fb      	str	r3, [r7, #28]
          break;
 800500c:	e001      	b.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800500e:	bf00      	nop
 8005010:	e0c0      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005012:	bf00      	nop
        break;
 8005014:	e0be      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005016:	4b53      	ldr	r3, [pc, #332]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005028:	d02c      	beq.n	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005030:	d833      	bhi.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005038:	d01a      	beq.n	8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005040:	d82b      	bhi.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d004      	beq.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800504e:	d004      	beq.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005050:	e023      	b.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005052:	f7fe ff93 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8005056:	61f8      	str	r0, [r7, #28]
          break;
 8005058:	e026      	b.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800505a:	4b42      	ldr	r3, [pc, #264]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800505c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b02      	cmp	r3, #2
 8005066:	d11a      	bne.n	800509e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005068:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800506c:	61fb      	str	r3, [r7, #28]
          break;
 800506e:	e016      	b.n	800509e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005070:	4b3c      	ldr	r3, [pc, #240]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507c:	d111      	bne.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800507e:	4b3a      	ldr	r3, [pc, #232]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005080:	61fb      	str	r3, [r7, #28]
          break;
 8005082:	e00e      	b.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005084:	4b37      	ldr	r3, [pc, #220]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b02      	cmp	r3, #2
 8005090:	d109      	bne.n	80050a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005092:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005096:	61fb      	str	r3, [r7, #28]
          break;
 8005098:	e005      	b.n	80050a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800509a:	bf00      	nop
 800509c:	e07a      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800509e:	bf00      	nop
 80050a0:	e078      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050a2:	bf00      	nop
 80050a4:	e076      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050a6:	bf00      	nop
        break;
 80050a8:	e074      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80050aa:	4b2e      	ldr	r3, [pc, #184]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80050b4:	613b      	str	r3, [r7, #16]
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050bc:	d02c      	beq.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050c4:	d833      	bhi.n	800512e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050cc:	d01a      	beq.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050d4:	d82b      	bhi.n	800512e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d004      	beq.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050e2:	d004      	beq.n	80050ee <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80050e4:	e023      	b.n	800512e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80050e6:	f7fe ff49 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 80050ea:	61f8      	str	r0, [r7, #28]
          break;
 80050ec:	e026      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80050ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050f4:	f003 0302 	and.w	r3, r3, #2
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d11a      	bne.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80050fc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005100:	61fb      	str	r3, [r7, #28]
          break;
 8005102:	e016      	b.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005104:	4b17      	ldr	r3, [pc, #92]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800510c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005110:	d111      	bne.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8005112:	4b15      	ldr	r3, [pc, #84]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005114:	61fb      	str	r3, [r7, #28]
          break;
 8005116:	e00e      	b.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005118:	4b12      	ldr	r3, [pc, #72]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800511a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b02      	cmp	r3, #2
 8005124:	d109      	bne.n	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8005126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800512a:	61fb      	str	r3, [r7, #28]
          break;
 800512c:	e005      	b.n	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800512e:	bf00      	nop
 8005130:	e030      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005132:	bf00      	nop
 8005134:	e02e      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005136:	bf00      	nop
 8005138:	e02c      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800513a:	bf00      	nop
        break;
 800513c:	e02a      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800513e:	4b09      	ldr	r3, [pc, #36]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005144:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005148:	613b      	str	r3, [r7, #16]
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d004      	beq.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005156:	d009      	beq.n	800516c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005158:	e012      	b.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800515a:	f7fe ff0f 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 800515e:	61f8      	str	r0, [r7, #28]
          break;
 8005160:	e00e      	b.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005162:	bf00      	nop
 8005164:	40021000 	.word	0x40021000
 8005168:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800516c:	4b0c      	ldr	r3, [pc, #48]	@ (80051a0 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005178:	d101      	bne.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800517a:	4b0a      	ldr	r3, [pc, #40]	@ (80051a4 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800517c:	61fb      	str	r3, [r7, #28]
          break;
 800517e:	bf00      	nop
        break;
 8005180:	e008      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005182:	bf00      	nop
 8005184:	e006      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005186:	bf00      	nop
 8005188:	e004      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800518a:	bf00      	nop
 800518c:	e002      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800518e:	bf00      	nop
 8005190:	e000      	b.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005192:	bf00      	nop
    }
  }

  return(frequency);
 8005194:	69fb      	ldr	r3, [r7, #28]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3720      	adds	r7, #32
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	40021000 	.word	0x40021000
 80051a4:	00f42400 	.word	0x00f42400

080051a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051b2:	2300      	movs	r3, #0
 80051b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80051b6:	4b75      	ldr	r3, [pc, #468]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d018      	beq.n	80051f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80051c2:	4b72      	ldr	r3, [pc, #456]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f003 0203 	and.w	r2, r3, #3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d10d      	bne.n	80051ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
       ||
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d009      	beq.n	80051ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80051da:	4b6c      	ldr	r3, [pc, #432]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	091b      	lsrs	r3, r3, #4
 80051e0:	f003 0307 	and.w	r3, r3, #7
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
       ||
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d047      	beq.n	800527e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	73fb      	strb	r3, [r7, #15]
 80051f2:	e044      	b.n	800527e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b03      	cmp	r3, #3
 80051fa:	d018      	beq.n	800522e <RCCEx_PLLSAI1_Config+0x86>
 80051fc:	2b03      	cmp	r3, #3
 80051fe:	d825      	bhi.n	800524c <RCCEx_PLLSAI1_Config+0xa4>
 8005200:	2b01      	cmp	r3, #1
 8005202:	d002      	beq.n	800520a <RCCEx_PLLSAI1_Config+0x62>
 8005204:	2b02      	cmp	r3, #2
 8005206:	d009      	beq.n	800521c <RCCEx_PLLSAI1_Config+0x74>
 8005208:	e020      	b.n	800524c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800520a:	4b60      	ldr	r3, [pc, #384]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b00      	cmp	r3, #0
 8005214:	d11d      	bne.n	8005252 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800521a:	e01a      	b.n	8005252 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800521c:	4b5b      	ldr	r3, [pc, #364]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005224:	2b00      	cmp	r3, #0
 8005226:	d116      	bne.n	8005256 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800522c:	e013      	b.n	8005256 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800522e:	4b57      	ldr	r3, [pc, #348]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10f      	bne.n	800525a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800523a:	4b54      	ldr	r3, [pc, #336]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d109      	bne.n	800525a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800524a:	e006      	b.n	800525a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	73fb      	strb	r3, [r7, #15]
      break;
 8005250:	e004      	b.n	800525c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005252:	bf00      	nop
 8005254:	e002      	b.n	800525c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005256:	bf00      	nop
 8005258:	e000      	b.n	800525c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800525a:	bf00      	nop
    }

    if(status == HAL_OK)
 800525c:	7bfb      	ldrb	r3, [r7, #15]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10d      	bne.n	800527e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005262:	4b4a      	ldr	r3, [pc, #296]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6819      	ldr	r1, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	3b01      	subs	r3, #1
 8005274:	011b      	lsls	r3, r3, #4
 8005276:	430b      	orrs	r3, r1
 8005278:	4944      	ldr	r1, [pc, #272]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800527a:	4313      	orrs	r3, r2
 800527c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800527e:	7bfb      	ldrb	r3, [r7, #15]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d17d      	bne.n	8005380 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005284:	4b41      	ldr	r3, [pc, #260]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a40      	ldr	r2, [pc, #256]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800528a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800528e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005290:	f7fc fd52 	bl	8001d38 <HAL_GetTick>
 8005294:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005296:	e009      	b.n	80052ac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005298:	f7fc fd4e 	bl	8001d38 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d902      	bls.n	80052ac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	73fb      	strb	r3, [r7, #15]
        break;
 80052aa:	e005      	b.n	80052b8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80052ac:	4b37      	ldr	r3, [pc, #220]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1ef      	bne.n	8005298 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d160      	bne.n	8005380 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d111      	bne.n	80052e8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052c4:	4b31      	ldr	r3, [pc, #196]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80052cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6892      	ldr	r2, [r2, #8]
 80052d4:	0211      	lsls	r1, r2, #8
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	68d2      	ldr	r2, [r2, #12]
 80052da:	0912      	lsrs	r2, r2, #4
 80052dc:	0452      	lsls	r2, r2, #17
 80052de:	430a      	orrs	r2, r1
 80052e0:	492a      	ldr	r1, [pc, #168]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	610b      	str	r3, [r1, #16]
 80052e6:	e027      	b.n	8005338 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d112      	bne.n	8005314 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052ee:	4b27      	ldr	r3, [pc, #156]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80052f6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6892      	ldr	r2, [r2, #8]
 80052fe:	0211      	lsls	r1, r2, #8
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6912      	ldr	r2, [r2, #16]
 8005304:	0852      	lsrs	r2, r2, #1
 8005306:	3a01      	subs	r2, #1
 8005308:	0552      	lsls	r2, r2, #21
 800530a:	430a      	orrs	r2, r1
 800530c:	491f      	ldr	r1, [pc, #124]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800530e:	4313      	orrs	r3, r2
 8005310:	610b      	str	r3, [r1, #16]
 8005312:	e011      	b.n	8005338 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005314:	4b1d      	ldr	r3, [pc, #116]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800531c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	6892      	ldr	r2, [r2, #8]
 8005324:	0211      	lsls	r1, r2, #8
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	6952      	ldr	r2, [r2, #20]
 800532a:	0852      	lsrs	r2, r2, #1
 800532c:	3a01      	subs	r2, #1
 800532e:	0652      	lsls	r2, r2, #25
 8005330:	430a      	orrs	r2, r1
 8005332:	4916      	ldr	r1, [pc, #88]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005334:	4313      	orrs	r3, r2
 8005336:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005338:	4b14      	ldr	r3, [pc, #80]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a13      	ldr	r2, [pc, #76]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800533e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005342:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005344:	f7fc fcf8 	bl	8001d38 <HAL_GetTick>
 8005348:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800534a:	e009      	b.n	8005360 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800534c:	f7fc fcf4 	bl	8001d38 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d902      	bls.n	8005360 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	73fb      	strb	r3, [r7, #15]
          break;
 800535e:	e005      	b.n	800536c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005360:	4b0a      	ldr	r3, [pc, #40]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0ef      	beq.n	800534c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005372:	4b06      	ldr	r3, [pc, #24]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005374:	691a      	ldr	r2, [r3, #16]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	4904      	ldr	r1, [pc, #16]	@ (800538c <RCCEx_PLLSAI1_Config+0x1e4>)
 800537c:	4313      	orrs	r3, r2
 800537e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005380:	7bfb      	ldrb	r3, [r7, #15]
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40021000 	.word	0x40021000

08005390 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800539a:	2300      	movs	r3, #0
 800539c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800539e:	4b6a      	ldr	r3, [pc, #424]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d018      	beq.n	80053dc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80053aa:	4b67      	ldr	r3, [pc, #412]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	f003 0203 	and.w	r2, r3, #3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d10d      	bne.n	80053d6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
       ||
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d009      	beq.n	80053d6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80053c2:	4b61      	ldr	r3, [pc, #388]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	091b      	lsrs	r3, r3, #4
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	1c5a      	adds	r2, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
       ||
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d047      	beq.n	8005466 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	73fb      	strb	r3, [r7, #15]
 80053da:	e044      	b.n	8005466 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b03      	cmp	r3, #3
 80053e2:	d018      	beq.n	8005416 <RCCEx_PLLSAI2_Config+0x86>
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d825      	bhi.n	8005434 <RCCEx_PLLSAI2_Config+0xa4>
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d002      	beq.n	80053f2 <RCCEx_PLLSAI2_Config+0x62>
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d009      	beq.n	8005404 <RCCEx_PLLSAI2_Config+0x74>
 80053f0:	e020      	b.n	8005434 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053f2:	4b55      	ldr	r3, [pc, #340]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d11d      	bne.n	800543a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005402:	e01a      	b.n	800543a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005404:	4b50      	ldr	r3, [pc, #320]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800540c:	2b00      	cmp	r3, #0
 800540e:	d116      	bne.n	800543e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005414:	e013      	b.n	800543e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005416:	4b4c      	ldr	r3, [pc, #304]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10f      	bne.n	8005442 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005422:	4b49      	ldr	r3, [pc, #292]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d109      	bne.n	8005442 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005432:	e006      	b.n	8005442 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	73fb      	strb	r3, [r7, #15]
      break;
 8005438:	e004      	b.n	8005444 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800543a:	bf00      	nop
 800543c:	e002      	b.n	8005444 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800543e:	bf00      	nop
 8005440:	e000      	b.n	8005444 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005442:	bf00      	nop
    }

    if(status == HAL_OK)
 8005444:	7bfb      	ldrb	r3, [r7, #15]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10d      	bne.n	8005466 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800544a:	4b3f      	ldr	r3, [pc, #252]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6819      	ldr	r1, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	3b01      	subs	r3, #1
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	430b      	orrs	r3, r1
 8005460:	4939      	ldr	r1, [pc, #228]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005462:	4313      	orrs	r3, r2
 8005464:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005466:	7bfb      	ldrb	r3, [r7, #15]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d167      	bne.n	800553c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800546c:	4b36      	ldr	r3, [pc, #216]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a35      	ldr	r2, [pc, #212]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005472:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005476:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005478:	f7fc fc5e 	bl	8001d38 <HAL_GetTick>
 800547c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800547e:	e009      	b.n	8005494 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005480:	f7fc fc5a 	bl	8001d38 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d902      	bls.n	8005494 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	73fb      	strb	r3, [r7, #15]
        break;
 8005492:	e005      	b.n	80054a0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005494:	4b2c      	ldr	r3, [pc, #176]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1ef      	bne.n	8005480 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d14a      	bne.n	800553c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d111      	bne.n	80054d0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80054ac:	4b26      	ldr	r3, [pc, #152]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80054b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6892      	ldr	r2, [r2, #8]
 80054bc:	0211      	lsls	r1, r2, #8
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68d2      	ldr	r2, [r2, #12]
 80054c2:	0912      	lsrs	r2, r2, #4
 80054c4:	0452      	lsls	r2, r2, #17
 80054c6:	430a      	orrs	r2, r1
 80054c8:	491f      	ldr	r1, [pc, #124]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	614b      	str	r3, [r1, #20]
 80054ce:	e011      	b.n	80054f4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80054d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80054d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	6892      	ldr	r2, [r2, #8]
 80054e0:	0211      	lsls	r1, r2, #8
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6912      	ldr	r2, [r2, #16]
 80054e6:	0852      	lsrs	r2, r2, #1
 80054e8:	3a01      	subs	r2, #1
 80054ea:	0652      	lsls	r2, r2, #25
 80054ec:	430a      	orrs	r2, r1
 80054ee:	4916      	ldr	r1, [pc, #88]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80054f4:	4b14      	ldr	r3, [pc, #80]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a13      	ldr	r2, [pc, #76]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005500:	f7fc fc1a 	bl	8001d38 <HAL_GetTick>
 8005504:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005506:	e009      	b.n	800551c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005508:	f7fc fc16 	bl	8001d38 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b02      	cmp	r3, #2
 8005514:	d902      	bls.n	800551c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	73fb      	strb	r3, [r7, #15]
          break;
 800551a:	e005      	b.n	8005528 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800551c:	4b0a      	ldr	r3, [pc, #40]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0ef      	beq.n	8005508 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800552e:	4b06      	ldr	r3, [pc, #24]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005530:	695a      	ldr	r2, [r3, #20]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	4904      	ldr	r1, [pc, #16]	@ (8005548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005538:	4313      	orrs	r3, r2
 800553a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	40021000 	.word	0x40021000

0800554c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800554c:	b480      	push	{r7}
 800554e:	b089      	sub	sp, #36	@ 0x24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800555a:	2300      	movs	r3, #0
 800555c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800555e:	2300      	movs	r3, #0
 8005560:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005568:	d10c      	bne.n	8005584 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800556a:	4b6e      	ldr	r3, [pc, #440]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800556c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005570:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005574:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800557c:	d112      	bne.n	80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800557e:	4b6a      	ldr	r3, [pc, #424]	@ (8005728 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005580:	61fb      	str	r3, [r7, #28]
 8005582:	e00f      	b.n	80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558a:	d10b      	bne.n	80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800558c:	4b65      	ldr	r3, [pc, #404]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005592:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005596:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005598:	69bb      	ldr	r3, [r7, #24]
 800559a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800559e:	d101      	bne.n	80055a4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80055a0:	4b61      	ldr	r3, [pc, #388]	@ (8005728 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80055a2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f040 80b4 	bne.w	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055b6:	d003      	beq.n	80055c0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055be:	d135      	bne.n	800562c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80055c0:	4b58      	ldr	r3, [pc, #352]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055cc:	f040 80a1 	bne.w	8005712 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80055d0:	4b54      	ldr	r3, [pc, #336]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 809a 	beq.w	8005712 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80055de:	4b51      	ldr	r3, [pc, #324]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	091b      	lsrs	r3, r3, #4
 80055e4:	f003 0307 	and.w	r3, r3, #7
 80055e8:	3301      	adds	r3, #1
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80055f2:	4b4c      	ldr	r3, [pc, #304]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	0a1b      	lsrs	r3, r3, #8
 80055f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055fc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10a      	bne.n	800561a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005604:	4b47      	ldr	r3, [pc, #284]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005610:	2311      	movs	r3, #17
 8005612:	617b      	str	r3, [r7, #20]
 8005614:	e001      	b.n	800561a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005616:	2307      	movs	r3, #7
 8005618:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	fb03 f202 	mul.w	r2, r3, r2
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	fbb2 f3f3 	udiv	r3, r2, r3
 8005628:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800562a:	e072      	b.n	8005712 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d133      	bne.n	800569a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005632:	4b3c      	ldr	r3, [pc, #240]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800563a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800563e:	d169      	bne.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005640:	4b38      	ldr	r3, [pc, #224]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d063      	beq.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800564c:	4b35      	ldr	r3, [pc, #212]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	091b      	lsrs	r3, r3, #4
 8005652:	f003 0307 	and.w	r3, r3, #7
 8005656:	3301      	adds	r3, #1
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	fbb2 f3f3 	udiv	r3, r2, r3
 800565e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005660:	4b30      	ldr	r3, [pc, #192]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	0a1b      	lsrs	r3, r3, #8
 8005666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800566a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d10a      	bne.n	8005688 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005672:	4b2c      	ldr	r3, [pc, #176]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800567e:	2311      	movs	r3, #17
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	e001      	b.n	8005688 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005684:	2307      	movs	r3, #7
 8005686:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	fb03 f202 	mul.w	r2, r3, r2
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	fbb2 f3f3 	udiv	r3, r2, r3
 8005696:	61fb      	str	r3, [r7, #28]
 8005698:	e03c      	b.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056a0:	d003      	beq.n	80056aa <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056a8:	d134      	bne.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80056aa:	4b1e      	ldr	r3, [pc, #120]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056b6:	d12d      	bne.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80056b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80056ba:	695b      	ldr	r3, [r3, #20]
 80056bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d027      	beq.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80056c4:	4b17      	ldr	r3, [pc, #92]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	091b      	lsrs	r3, r3, #4
 80056ca:	f003 0307 	and.w	r3, r3, #7
 80056ce:	3301      	adds	r3, #1
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80056d8:	4b12      	ldr	r3, [pc, #72]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	0a1b      	lsrs	r3, r3, #8
 80056de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056e2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80056ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005724 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80056f6:	2311      	movs	r3, #17
 80056f8:	617b      	str	r3, [r7, #20]
 80056fa:	e001      	b.n	8005700 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80056fc:	2307      	movs	r3, #7
 80056fe:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	fb03 f202 	mul.w	r2, r3, r2
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	fbb2 f3f3 	udiv	r3, r2, r3
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	e000      	b.n	8005714 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005712:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005714:	69fb      	ldr	r3, [r7, #28]
}
 8005716:	4618      	mov	r0, r3
 8005718:	3724      	adds	r7, #36	@ 0x24
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	40021000 	.word	0x40021000
 8005728:	001fff68 	.word	0x001fff68

0800572c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
 8005738:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	2b02      	cmp	r3, #2
 800573e:	d904      	bls.n	800574a <HAL_SAI_InitProtocol+0x1e>
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	3b03      	subs	r3, #3
 8005744:	2b01      	cmp	r3, #1
 8005746:	d812      	bhi.n	800576e <HAL_SAI_InitProtocol+0x42>
 8005748:	e008      	b.n	800575c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	68b9      	ldr	r1, [r7, #8]
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 faff 	bl	8005d54 <SAI_InitI2S>
 8005756:	4603      	mov	r3, r0
 8005758:	75fb      	strb	r3, [r7, #23]
      break;
 800575a:	e00b      	b.n	8005774 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	68b9      	ldr	r1, [r7, #8]
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 fba8 	bl	8005eb8 <SAI_InitPCM>
 8005768:	4603      	mov	r3, r0
 800576a:	75fb      	strb	r3, [r7, #23]
      break;
 800576c:	e002      	b.n	8005774 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	75fb      	strb	r3, [r7, #23]
      break;
 8005772:	bf00      	nop
  }

  if (status == HAL_OK)
 8005774:	7dfb      	ldrb	r3, [r7, #23]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d104      	bne.n	8005784 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 f808 	bl	8005790 <HAL_SAI_Init>
 8005780:	4603      	mov	r3, r0
 8005782:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005784:	7dfb      	ldrb	r3, [r7, #23]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e155      	b.n	8005a4e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7fb fe82 	bl	80014c0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f000 fc35 	bl	800602c <SAI_Disable>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e140      	b.n	8005a4e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d00c      	beq.n	80057f6 <HAL_SAI_Init+0x66>
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d80d      	bhi.n	80057fc <HAL_SAI_Init+0x6c>
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <HAL_SAI_Init+0x5a>
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d003      	beq.n	80057f0 <HAL_SAI_Init+0x60>
 80057e8:	e008      	b.n	80057fc <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80057ea:	2300      	movs	r3, #0
 80057ec:	61fb      	str	r3, [r7, #28]
      break;
 80057ee:	e008      	b.n	8005802 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80057f0:	2310      	movs	r3, #16
 80057f2:	61fb      	str	r3, [r7, #28]
      break;
 80057f4:	e005      	b.n	8005802 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80057f6:	2320      	movs	r3, #32
 80057f8:	61fb      	str	r3, [r7, #28]
      break;
 80057fa:	e002      	b.n	8005802 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61fb      	str	r3, [r7, #28]
      break;
 8005800:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	2b03      	cmp	r3, #3
 8005808:	d81d      	bhi.n	8005846 <HAL_SAI_Init+0xb6>
 800580a:	a201      	add	r2, pc, #4	@ (adr r2, 8005810 <HAL_SAI_Init+0x80>)
 800580c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005810:	08005821 	.word	0x08005821
 8005814:	08005827 	.word	0x08005827
 8005818:	0800582f 	.word	0x0800582f
 800581c:	08005837 	.word	0x08005837
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005820:	2300      	movs	r3, #0
 8005822:	617b      	str	r3, [r7, #20]
      break;
 8005824:	e012      	b.n	800584c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005826:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800582a:	617b      	str	r3, [r7, #20]
      break;
 800582c:	e00e      	b.n	800584c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800582e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005832:	617b      	str	r3, [r7, #20]
      break;
 8005834:	e00a      	b.n	800584c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005836:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800583a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	61fb      	str	r3, [r7, #28]
      break;
 8005844:	e002      	b.n	800584c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005846:	2300      	movs	r3, #0
 8005848:	617b      	str	r3, [r7, #20]
      break;
 800584a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a81      	ldr	r2, [pc, #516]	@ (8005a58 <HAL_SAI_Init+0x2c8>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d004      	beq.n	8005860 <HAL_SAI_Init+0xd0>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a80      	ldr	r2, [pc, #512]	@ (8005a5c <HAL_SAI_Init+0x2cc>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d103      	bne.n	8005868 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005860:	4a7f      	ldr	r2, [pc, #508]	@ (8005a60 <HAL_SAI_Init+0x2d0>)
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	e002      	b.n	800586e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005868:	4a7e      	ldr	r2, [pc, #504]	@ (8005a64 <HAL_SAI_Init+0x2d4>)
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d041      	beq.n	80058fa <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a77      	ldr	r2, [pc, #476]	@ (8005a58 <HAL_SAI_Init+0x2c8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d004      	beq.n	800588a <HAL_SAI_Init+0xfa>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a75      	ldr	r2, [pc, #468]	@ (8005a5c <HAL_SAI_Init+0x2cc>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d105      	bne.n	8005896 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800588a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800588e:	f7fe ff1d 	bl	80046cc <HAL_RCCEx_GetPeriphCLKFreq>
 8005892:	6138      	str	r0, [r7, #16]
 8005894:	e004      	b.n	80058a0 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005896:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800589a:	f7fe ff17 	bl	80046cc <HAL_RCCEx_GetPeriphCLKFreq>
 800589e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	461a      	mov	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	025b      	lsls	r3, r3, #9
 80058b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b6:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	4a6b      	ldr	r2, [pc, #428]	@ (8005a68 <HAL_SAI_Init+0x2d8>)
 80058bc:	fba2 2303 	umull	r2, r3, r2, r3
 80058c0:	08da      	lsrs	r2, r3, #3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80058c6:	68f9      	ldr	r1, [r7, #12]
 80058c8:	4b67      	ldr	r3, [pc, #412]	@ (8005a68 <HAL_SAI_Init+0x2d8>)
 80058ca:	fba3 2301 	umull	r2, r3, r3, r1
 80058ce:	08da      	lsrs	r2, r3, #3
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	005b      	lsls	r3, r3, #1
 80058d8:	1aca      	subs	r2, r1, r3
 80058da:	2a08      	cmp	r2, #8
 80058dc:	d904      	bls.n	80058e8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ec:	2b04      	cmp	r3, #4
 80058ee:	d104      	bne.n	80058fa <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	085a      	lsrs	r2, r3, #1
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_SAI_Init+0x17a>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2b02      	cmp	r3, #2
 8005908:	d109      	bne.n	800591e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800590e:	2b01      	cmp	r3, #1
 8005910:	d101      	bne.n	8005916 <HAL_SAI_Init+0x186>
 8005912:	2300      	movs	r3, #0
 8005914:	e001      	b.n	800591a <HAL_SAI_Init+0x18a>
 8005916:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800591a:	61bb      	str	r3, [r7, #24]
 800591c:	e008      	b.n	8005930 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005922:	2b01      	cmp	r3, #1
 8005924:	d102      	bne.n	800592c <HAL_SAI_Init+0x19c>
 8005926:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800592a:	e000      	b.n	800592e <HAL_SAI_Init+0x19e>
 800592c:	2300      	movs	r3, #0
 800592e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6819      	ldr	r1, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	4b4c      	ldr	r3, [pc, #304]	@ (8005a6c <HAL_SAI_Init+0x2dc>)
 800593c:	400b      	ands	r3, r1
 800593e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6819      	ldr	r1, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005954:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595a:	431a      	orrs	r2, r3
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005968:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005974:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	051b      	lsls	r3, r3, #20
 800597c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005994:	f023 030f 	bic.w	r3, r3, #15
 8005998:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6859      	ldr	r1, [r3, #4]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	699a      	ldr	r2, [r3, #24]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a8:	431a      	orrs	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ae:	431a      	orrs	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	430a      	orrs	r2, r1
 80059b6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6899      	ldr	r1, [r3, #8]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	4b2b      	ldr	r3, [pc, #172]	@ (8005a70 <HAL_SAI_Init+0x2e0>)
 80059c4:	400b      	ands	r3, r1
 80059c6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6899      	ldr	r1, [r3, #8]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80059d8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80059de:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80059e4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ea:	3b01      	subs	r3, #1
 80059ec:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80059ee:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	430a      	orrs	r2, r1
 80059f6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68d9      	ldr	r1, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005a06:	400b      	ands	r3, r1
 8005a08:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68d9      	ldr	r1, [r3, #12]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a18:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a1e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005a20:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a26:	3b01      	subs	r3, #1
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	430a      	orrs	r2, r1
 8005a32:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3720      	adds	r7, #32
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	40015404 	.word	0x40015404
 8005a5c:	40015424 	.word	0x40015424
 8005a60:	40015400 	.word	0x40015400
 8005a64:	40015800 	.word	0x40015800
 8005a68:	cccccccd 	.word	0xcccccccd
 8005a6c:	ff05c010 	.word	0xff05c010
 8005a70:	fff88000 	.word	0xfff88000

08005a74 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005a82:	f7fc f959 	bl	8001d38 <HAL_GetTick>
 8005a86:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <HAL_SAI_Transmit_DMA+0x20>
 8005a8e:	88fb      	ldrh	r3, [r7, #6]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d101      	bne.n	8005a98 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e093      	b.n	8005bc0 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	f040 808c 	bne.w	8005bbe <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_SAI_Transmit_DMA+0x40>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e085      	b.n	8005bc0 <HAL_SAI_Transmit_DMA+0x14c>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	88fa      	ldrh	r2, [r7, #6]
 8005ac6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	88fa      	ldrh	r2, [r7, #6]
 8005ace:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2212      	movs	r2, #18
 8005ade:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ae6:	4a38      	ldr	r2, [pc, #224]	@ (8005bc8 <HAL_SAI_Transmit_DMA+0x154>)
 8005ae8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005aee:	4a37      	ldr	r2, [pc, #220]	@ (8005bcc <HAL_SAI_Transmit_DMA+0x158>)
 8005af0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005af6:	4a36      	ldr	r2, [pc, #216]	@ (8005bd0 <HAL_SAI_Transmit_DMA+0x15c>)
 8005af8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005afe:	2200      	movs	r2, #0
 8005b00:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	331c      	adds	r3, #28
 8005b12:	461a      	mov	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005b1a:	f7fc fab3 	bl	8002084 <HAL_DMA_Start_IT>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d005      	beq.n	8005b30 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e047      	b.n	8005bc0 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005b30:	2100      	movs	r1, #0
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f000 fa42 	bl	8005fbc <SAI_InterruptFlag>
 8005b38:	4601      	mov	r1, r0
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691a      	ldr	r2, [r3, #16]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005b56:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005b58:	e015      	b.n	8005b86 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005b5a:	f7fc f8ed 	bl	8001d38 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b68:	d90d      	bls.n	8005b86 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e01c      	b.n	8005bc0 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0e2      	beq.n	8005b5a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d107      	bne.n	8005bb2 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005bb0:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	e000      	b.n	8005bc0 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005bbe:	2302      	movs	r3, #2
  }
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	080060ff 	.word	0x080060ff
 8005bcc:	080060a1 	.word	0x080060a1
 8005bd0:	08006195 	.word	0x08006195

08005bd4 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	4613      	mov	r3, r2
 8005be0:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <HAL_SAI_Receive_DMA+0x1a>
 8005be8:	88fb      	ldrh	r3, [r7, #6]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d101      	bne.n	8005bf2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e074      	b.n	8005cdc <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d16d      	bne.n	8005cda <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d101      	bne.n	8005c0c <HAL_SAI_Receive_DMA+0x38>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	e067      	b.n	8005cdc <HAL_SAI_Receive_DMA+0x108>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	88fa      	ldrh	r2, [r7, #6]
 8005c1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	88fa      	ldrh	r2, [r7, #6]
 8005c26:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2222      	movs	r2, #34	@ 0x22
 8005c36:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3e:	4a29      	ldr	r2, [pc, #164]	@ (8005ce4 <HAL_SAI_Receive_DMA+0x110>)
 8005c40:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c46:	4a28      	ldr	r2, [pc, #160]	@ (8005ce8 <HAL_SAI_Receive_DMA+0x114>)
 8005c48:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c4e:	4a27      	ldr	r2, [pc, #156]	@ (8005cec <HAL_SAI_Receive_DMA+0x118>)
 8005c50:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c56:	2200      	movs	r2, #0
 8005c58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	331c      	adds	r3, #28
 8005c64:	4619      	mov	r1, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005c72:	f7fc fa07 	bl	8002084 <HAL_DMA_Start_IT>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d005      	beq.n	8005c88 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e029      	b.n	8005cdc <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005c88:	2100      	movs	r1, #0
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 f996 	bl	8005fbc <SAI_InterruptFlag>
 8005c90:	4601      	mov	r1, r0
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	691a      	ldr	r2, [r3, #16]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005cae:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d107      	bne.n	8005cce <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005ccc:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	e000      	b.n	8005cdc <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8005cda:	2302      	movs	r3, #2
  }
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	08006179 	.word	0x08006179
 8005ce8:	0800611b 	.word	0x0800611b
 8005cec:	08006195 	.word	0x08006195

08005cf0 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_SAI_RxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxCpltCallback could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d62:	2300      	movs	r3, #0
 8005d64:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d003      	beq.n	8005d82 <SAI_InitI2S+0x2e>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d103      	bne.n	8005d8a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d88:	e002      	b.n	8005d90 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005d96:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005d9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d001      	beq.n	8005dba <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e077      	b.n	8005eaa <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d107      	bne.n	8005dd0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005dcc:	651a      	str	r2, [r3, #80]	@ 0x50
 8005dce:	e006      	b.n	8005dde <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005dd6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b03      	cmp	r3, #3
 8005de2:	d84f      	bhi.n	8005e84 <SAI_InitI2S+0x130>
 8005de4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dec <SAI_InitI2S+0x98>)
 8005de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dea:	bf00      	nop
 8005dec:	08005dfd 	.word	0x08005dfd
 8005df0:	08005e1f 	.word	0x08005e1f
 8005df4:	08005e41 	.word	0x08005e41
 8005df8:	08005e63 	.word	0x08005e63
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2280      	movs	r2, #128	@ 0x80
 8005e00:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	085b      	lsrs	r3, r3, #1
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	011a      	lsls	r2, r3, #4
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2240      	movs	r2, #64	@ 0x40
 8005e1a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e1c:	e035      	b.n	8005e8a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2280      	movs	r2, #128	@ 0x80
 8005e22:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	085b      	lsrs	r3, r3, #1
 8005e28:	019a      	lsls	r2, r3, #6
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	085b      	lsrs	r3, r3, #1
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2280      	movs	r2, #128	@ 0x80
 8005e3c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e3e:	e024      	b.n	8005e8a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	22c0      	movs	r2, #192	@ 0xc0
 8005e44:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	085b      	lsrs	r3, r3, #1
 8005e4a:	019a      	lsls	r2, r3, #6
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	085b      	lsrs	r3, r3, #1
 8005e54:	015a      	lsls	r2, r3, #5
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2280      	movs	r2, #128	@ 0x80
 8005e5e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e60:	e013      	b.n	8005e8a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	22e0      	movs	r2, #224	@ 0xe0
 8005e66:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	085b      	lsrs	r3, r3, #1
 8005e6c:	019a      	lsls	r2, r3, #6
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	085b      	lsrs	r3, r3, #1
 8005e76:	015a      	lsls	r2, r3, #5
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2280      	movs	r2, #128	@ 0x80
 8005e80:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e82:	e002      	b.n	8005e8a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	75fb      	strb	r3, [r7, #23]
      break;
 8005e88:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d10b      	bne.n	8005ea8 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d102      	bne.n	8005e9c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2210      	movs	r2, #16
 8005e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d102      	bne.n	8005ea8 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2208      	movs	r2, #8
 8005ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005ea8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	371c      	adds	r7, #28
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop

08005eb8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
 8005ec4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d003      	beq.n	8005ee6 <SAI_InitPCM+0x2e>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d103      	bne.n	8005eee <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005eec:	e002      	b.n	8005ef4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005f00:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005f08:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	683a      	ldr	r2, [r7, #0]
 8005f14:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005f1c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2b04      	cmp	r3, #4
 8005f22:	d103      	bne.n	8005f2c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2201      	movs	r2, #1
 8005f28:	645a      	str	r2, [r3, #68]	@ 0x44
 8005f2a:	e002      	b.n	8005f32 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	220d      	movs	r2, #13
 8005f30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b03      	cmp	r3, #3
 8005f36:	d837      	bhi.n	8005fa8 <SAI_InitPCM+0xf0>
 8005f38:	a201      	add	r2, pc, #4	@ (adr r2, 8005f40 <SAI_InitPCM+0x88>)
 8005f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3e:	bf00      	nop
 8005f40:	08005f51 	.word	0x08005f51
 8005f44:	08005f67 	.word	0x08005f67
 8005f48:	08005f7d 	.word	0x08005f7d
 8005f4c:	08005f93 	.word	0x08005f93
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2280      	movs	r2, #128	@ 0x80
 8005f54:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	011a      	lsls	r2, r3, #4
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2240      	movs	r2, #64	@ 0x40
 8005f62:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f64:	e023      	b.n	8005fae <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2280      	movs	r2, #128	@ 0x80
 8005f6a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	015a      	lsls	r2, r3, #5
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2280      	movs	r2, #128	@ 0x80
 8005f78:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f7a:	e018      	b.n	8005fae <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	22c0      	movs	r2, #192	@ 0xc0
 8005f80:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	015a      	lsls	r2, r3, #5
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2280      	movs	r2, #128	@ 0x80
 8005f8e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f90:	e00d      	b.n	8005fae <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	22e0      	movs	r2, #224	@ 0xe0
 8005f96:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2280      	movs	r2, #128	@ 0x80
 8005fa4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005fa6:	e002      	b.n	8005fae <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	75fb      	strb	r3, [r7, #23]
      break;
 8005fac:	bf00      	nop
  }

  return status;
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005fcc:	78fb      	ldrb	r3, [r7, #3]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d103      	bne.n	8005fda <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f043 0308 	orr.w	r3, r3, #8
 8005fd8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fde:	2b08      	cmp	r3, #8
 8005fe0:	d10b      	bne.n	8005ffa <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005fe6:	2b03      	cmp	r3, #3
 8005fe8:	d003      	beq.n	8005ff2 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d103      	bne.n	8005ffa <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f043 0310 	orr.w	r3, r3, #16
 8005ff8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	d003      	beq.n	800600a <SAI_InterruptFlag+0x4e>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	2b02      	cmp	r3, #2
 8006008:	d104      	bne.n	8006014 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006010:	60fb      	str	r3, [r7, #12]
 8006012:	e003      	b.n	800601c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f043 0304 	orr.w	r3, r3, #4
 800601a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800601c:	68fb      	ldr	r3, [r7, #12]
}
 800601e:	4618      	mov	r0, r3
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
	...

0800602c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800602c:	b480      	push	{r7}
 800602e:	b085      	sub	sp, #20
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006034:	4b18      	ldr	r3, [pc, #96]	@ (8006098 <SAI_Disable+0x6c>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a18      	ldr	r2, [pc, #96]	@ (800609c <SAI_Disable+0x70>)
 800603a:	fba2 2303 	umull	r2, r3, r2, r3
 800603e:	0b1b      	lsrs	r3, r3, #12
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006044:	2300      	movs	r3, #0
 8006046:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006056:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10a      	bne.n	8006074 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006064:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	72fb      	strb	r3, [r7, #11]
      break;
 8006072:	e009      	b.n	8006088 <SAI_Disable+0x5c>
    }
    count--;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3b01      	subs	r3, #1
 8006078:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1e7      	bne.n	8006058 <SAI_Disable+0x2c>

  return status;
 8006088:	7afb      	ldrb	r3, [r7, #11]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	20000000 	.word	0x20000000
 800609c:	95cbec1b 	.word	0x95cbec1b

080060a0 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ac:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	2b20      	cmp	r3, #32
 80060b4:	d01c      	beq.n	80060f0 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060cc:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80060ce:	2100      	movs	r1, #0
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f7ff ff73 	bl	8005fbc <SAI_InterruptFlag>
 80060d6:	4603      	mov	r3, r0
 80060d8:	43d9      	mvns	r1, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	691a      	ldr	r2, [r3, #16]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	400a      	ands	r2, r1
 80060e6:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f7ff fdfd 	bl	8005cf0 <HAL_SAI_TxCpltCallback>
#endif
}
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b084      	sub	sp, #16
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800610c:	68f8      	ldr	r0, [r7, #12]
 800610e:	f7ff fdf9 	bl	8005d04 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006112:	bf00      	nop
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006126:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	2b20      	cmp	r3, #32
 800612e:	d01c      	beq.n	800616a <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800613e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006148:	2100      	movs	r1, #0
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f7ff ff36 	bl	8005fbc <SAI_InterruptFlag>
 8006150:	4603      	mov	r3, r0
 8006152:	43d9      	mvns	r1, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	691a      	ldr	r2, [r3, #16]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	400a      	ands	r2, r1
 8006160:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f7ff fdd4 	bl	8005d18 <HAL_SAI_RxCpltCallback>
#endif
}
 8006170:	bf00      	nop
 8006172:	3710      	adds	r7, #16
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006184:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f7ff fdd0 	bl	8005d2c <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800618c:	bf00      	nop
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a0:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061a8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80061c0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f7ff ff32 	bl	800602c <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f7ff fdb1 	bl	8005d40 <HAL_SAI_ErrorCallback>
#endif
}
 80061de:	bf00      	nop
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b084      	sub	sp, #16
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d101      	bne.n	80061f8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e095      	b.n	8006324 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d108      	bne.n	8006212 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006208:	d009      	beq.n	800621e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	61da      	str	r2, [r3, #28]
 8006210:	e005      	b.n	800621e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b00      	cmp	r3, #0
 800622e:	d106      	bne.n	800623e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7fb fa53 	bl	80016e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2202      	movs	r2, #2
 8006242:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006254:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800625e:	d902      	bls.n	8006266 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006260:	2300      	movs	r3, #0
 8006262:	60fb      	str	r3, [r7, #12]
 8006264:	e002      	b.n	800626c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006266:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800626a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006274:	d007      	beq.n	8006286 <HAL_SPI_Init+0xa0>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800627e:	d002      	beq.n	8006286 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006296:	431a      	orrs	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	431a      	orrs	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	431a      	orrs	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062b4:	431a      	orrs	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062be:	431a      	orrs	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a1b      	ldr	r3, [r3, #32]
 80062c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c8:	ea42 0103 	orr.w	r1, r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	0c1b      	lsrs	r3, r3, #16
 80062e2:	f003 0204 	and.w	r2, r3, #4
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ea:	f003 0310 	and.w	r3, r3, #16
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062f4:	f003 0308 	and.w	r3, r3, #8
 80062f8:	431a      	orrs	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006302:	ea42 0103 	orr.w	r1, r2, r3
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b088      	sub	sp, #32
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	603b      	str	r3, [r7, #0]
 8006338:	4613      	mov	r3, r2
 800633a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800633c:	f7fb fcfc 	bl	8001d38 <HAL_GetTick>
 8006340:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006342:	88fb      	ldrh	r3, [r7, #6]
 8006344:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b01      	cmp	r3, #1
 8006350:	d001      	beq.n	8006356 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006352:	2302      	movs	r3, #2
 8006354:	e15c      	b.n	8006610 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d002      	beq.n	8006362 <HAL_SPI_Transmit+0x36>
 800635c:	88fb      	ldrh	r3, [r7, #6]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e154      	b.n	8006610 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <HAL_SPI_Transmit+0x48>
 8006370:	2302      	movs	r3, #2
 8006372:	e14d      	b.n	8006610 <HAL_SPI_Transmit+0x2e4>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2203      	movs	r2, #3
 8006380:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	88fa      	ldrh	r2, [r7, #6]
 8006394:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	88fa      	ldrh	r2, [r7, #6]
 800639a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063c6:	d10f      	bne.n	80063e8 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f2:	2b40      	cmp	r3, #64	@ 0x40
 80063f4:	d007      	beq.n	8006406 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006404:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800640e:	d952      	bls.n	80064b6 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <HAL_SPI_Transmit+0xf2>
 8006418:	8b7b      	ldrh	r3, [r7, #26]
 800641a:	2b01      	cmp	r3, #1
 800641c:	d145      	bne.n	80064aa <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006422:	881a      	ldrh	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800642e:	1c9a      	adds	r2, r3, #2
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006438:	b29b      	uxth	r3, r3
 800643a:	3b01      	subs	r3, #1
 800643c:	b29a      	uxth	r2, r3
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006442:	e032      	b.n	80064aa <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b02      	cmp	r3, #2
 8006450:	d112      	bne.n	8006478 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006456:	881a      	ldrh	r2, [r3, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006462:	1c9a      	adds	r2, r3, #2
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800646c:	b29b      	uxth	r3, r3
 800646e:	3b01      	subs	r3, #1
 8006470:	b29a      	uxth	r2, r3
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006476:	e018      	b.n	80064aa <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006478:	f7fb fc5e 	bl	8001d38 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	429a      	cmp	r2, r3
 8006486:	d803      	bhi.n	8006490 <HAL_SPI_Transmit+0x164>
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800648e:	d102      	bne.n	8006496 <HAL_SPI_Transmit+0x16a>
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d109      	bne.n	80064aa <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e0b2      	b.n	8006610 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1c7      	bne.n	8006444 <HAL_SPI_Transmit+0x118>
 80064b4:	e083      	b.n	80065be <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d002      	beq.n	80064c4 <HAL_SPI_Transmit+0x198>
 80064be:	8b7b      	ldrh	r3, [r7, #26]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d177      	bne.n	80065b4 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d912      	bls.n	80064f4 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d2:	881a      	ldrh	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064de:	1c9a      	adds	r2, r3, #2
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b02      	subs	r3, #2
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064f2:	e05f      	b.n	80065b4 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	330c      	adds	r3, #12
 80064fe:	7812      	ldrb	r2, [r2, #0]
 8006500:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006510:	b29b      	uxth	r3, r3
 8006512:	3b01      	subs	r3, #1
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800651a:	e04b      	b.n	80065b4 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b02      	cmp	r3, #2
 8006528:	d12b      	bne.n	8006582 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800652e:	b29b      	uxth	r3, r3
 8006530:	2b01      	cmp	r3, #1
 8006532:	d912      	bls.n	800655a <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006538:	881a      	ldrh	r2, [r3, #0]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006544:	1c9a      	adds	r2, r3, #2
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800654e:	b29b      	uxth	r3, r3
 8006550:	3b02      	subs	r3, #2
 8006552:	b29a      	uxth	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006558:	e02c      	b.n	80065b4 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	330c      	adds	r3, #12
 8006564:	7812      	ldrb	r2, [r2, #0]
 8006566:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656c:	1c5a      	adds	r2, r3, #1
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006576:	b29b      	uxth	r3, r3
 8006578:	3b01      	subs	r3, #1
 800657a:	b29a      	uxth	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006580:	e018      	b.n	80065b4 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006582:	f7fb fbd9 	bl	8001d38 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	429a      	cmp	r2, r3
 8006590:	d803      	bhi.n	800659a <HAL_SPI_Transmit+0x26e>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006598:	d102      	bne.n	80065a0 <HAL_SPI_Transmit+0x274>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d109      	bne.n	80065b4 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e02d      	b.n	8006610 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1ae      	bne.n	800651c <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065be:	69fa      	ldr	r2, [r7, #28]
 80065c0:	6839      	ldr	r1, [r7, #0]
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	f000 f946 	bl	8006854 <SPI_EndRxTxTransaction>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d002      	beq.n	80065d4 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2220      	movs	r2, #32
 80065d2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10a      	bne.n	80065f2 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065dc:	2300      	movs	r3, #0
 80065de:	617b      	str	r3, [r7, #20]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	617b      	str	r3, [r7, #20]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	617b      	str	r3, [r7, #20]
 80065f0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2201      	movs	r2, #1
 80065f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e000      	b.n	8006610 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800660e:	2300      	movs	r3, #0
  }
}
 8006610:	4618      	mov	r0, r3
 8006612:	3720      	adds	r7, #32
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b088      	sub	sp, #32
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	603b      	str	r3, [r7, #0]
 8006624:	4613      	mov	r3, r2
 8006626:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006628:	f7fb fb86 	bl	8001d38 <HAL_GetTick>
 800662c:	4602      	mov	r2, r0
 800662e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006630:	1a9b      	subs	r3, r3, r2
 8006632:	683a      	ldr	r2, [r7, #0]
 8006634:	4413      	add	r3, r2
 8006636:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006638:	f7fb fb7e 	bl	8001d38 <HAL_GetTick>
 800663c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800663e:	4b39      	ldr	r3, [pc, #228]	@ (8006724 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	015b      	lsls	r3, r3, #5
 8006644:	0d1b      	lsrs	r3, r3, #20
 8006646:	69fa      	ldr	r2, [r7, #28]
 8006648:	fb02 f303 	mul.w	r3, r2, r3
 800664c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800664e:	e054      	b.n	80066fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006656:	d050      	beq.n	80066fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006658:	f7fb fb6e 	bl	8001d38 <HAL_GetTick>
 800665c:	4602      	mov	r2, r0
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	69fa      	ldr	r2, [r7, #28]
 8006664:	429a      	cmp	r2, r3
 8006666:	d902      	bls.n	800666e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d13d      	bne.n	80066ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800667c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006686:	d111      	bne.n	80066ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006690:	d004      	beq.n	800669c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800669a:	d107      	bne.n	80066ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066b4:	d10f      	bne.n	80066d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066c4:	601a      	str	r2, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e017      	b.n	800671a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80066f0:	2300      	movs	r3, #0
 80066f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689a      	ldr	r2, [r3, #8]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	4013      	ands	r3, r2
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	429a      	cmp	r2, r3
 8006708:	bf0c      	ite	eq
 800670a:	2301      	moveq	r3, #1
 800670c:	2300      	movne	r3, #0
 800670e:	b2db      	uxtb	r3, r3
 8006710:	461a      	mov	r2, r3
 8006712:	79fb      	ldrb	r3, [r7, #7]
 8006714:	429a      	cmp	r2, r3
 8006716:	d19b      	bne.n	8006650 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3720      	adds	r7, #32
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	20000000 	.word	0x20000000

08006728 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b08a      	sub	sp, #40	@ 0x28
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
 8006734:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006736:	2300      	movs	r3, #0
 8006738:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800673a:	f7fb fafd 	bl	8001d38 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006742:	1a9b      	subs	r3, r3, r2
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	4413      	add	r3, r2
 8006748:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800674a:	f7fb faf5 	bl	8001d38 <HAL_GetTick>
 800674e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	330c      	adds	r3, #12
 8006756:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006758:	4b3d      	ldr	r3, [pc, #244]	@ (8006850 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	4613      	mov	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	00da      	lsls	r2, r3, #3
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	0d1b      	lsrs	r3, r3, #20
 8006768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800676a:	fb02 f303 	mul.w	r3, r2, r3
 800676e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006770:	e060      	b.n	8006834 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006778:	d107      	bne.n	800678a <SPI_WaitFifoStateUntilTimeout+0x62>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d104      	bne.n	800678a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	b2db      	uxtb	r3, r3
 8006786:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006788:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006790:	d050      	beq.n	8006834 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006792:	f7fb fad1 	bl	8001d38 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	6a3b      	ldr	r3, [r7, #32]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800679e:	429a      	cmp	r2, r3
 80067a0:	d902      	bls.n	80067a8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80067a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d13d      	bne.n	8006824 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685a      	ldr	r2, [r3, #4]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067c0:	d111      	bne.n	80067e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ca:	d004      	beq.n	80067d6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067d4:	d107      	bne.n	80067e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067ee:	d10f      	bne.n	8006810 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067fe:	601a      	str	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800680e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e010      	b.n	8006846 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d101      	bne.n	800682e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800682a:	2300      	movs	r3, #0
 800682c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	3b01      	subs	r3, #1
 8006832:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689a      	ldr	r2, [r3, #8]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	4013      	ands	r3, r2
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	429a      	cmp	r2, r3
 8006842:	d196      	bne.n	8006772 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3728      	adds	r7, #40	@ 0x28
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	20000000 	.word	0x20000000

08006854 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b086      	sub	sp, #24
 8006858:	af02      	add	r7, sp, #8
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	2200      	movs	r2, #0
 8006868:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f7ff ff5b 	bl	8006728 <SPI_WaitFifoStateUntilTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d007      	beq.n	8006888 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800687c:	f043 0220 	orr.w	r2, r3, #32
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e027      	b.n	80068d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2200      	movs	r2, #0
 8006890:	2180      	movs	r1, #128	@ 0x80
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f7ff fec0 	bl	8006618 <SPI_WaitFlagStateUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d007      	beq.n	80068ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a2:	f043 0220 	orr.w	r2, r3, #32
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e014      	b.n	80068d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f7ff ff34 	bl	8006728 <SPI_WaitFifoStateUntilTimeout>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d007      	beq.n	80068d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ca:	f043 0220 	orr.w	r2, r3, #32
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e000      	b.n	80068d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e054      	b.n	800699c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d111      	bne.n	8006922 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 fc36 	bl	8007178 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006910:	2b00      	cmp	r3, #0
 8006912:	d102      	bne.n	800691a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a23      	ldr	r2, [pc, #140]	@ (80069a4 <HAL_TIM_Base_Init+0xc4>)
 8006918:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2202      	movs	r2, #2
 8006926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	3304      	adds	r3, #4
 8006932:	4619      	mov	r1, r3
 8006934:	4610      	mov	r0, r2
 8006936:	f000 fb79 	bl	800702c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	080069a9 	.word	0x080069a9

080069a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d001      	beq.n	80069d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e04f      	b.n	8006a74 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2202      	movs	r2, #2
 80069d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68da      	ldr	r2, [r3, #12]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f042 0201 	orr.w	r2, r2, #1
 80069ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a23      	ldr	r2, [pc, #140]	@ (8006a80 <HAL_TIM_Base_Start_IT+0xc4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d01d      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0x76>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069fe:	d018      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0x76>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a1f      	ldr	r2, [pc, #124]	@ (8006a84 <HAL_TIM_Base_Start_IT+0xc8>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d013      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0x76>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006a88 <HAL_TIM_Base_Start_IT+0xcc>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00e      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0x76>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1c      	ldr	r2, [pc, #112]	@ (8006a8c <HAL_TIM_Base_Start_IT+0xd0>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d009      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0x76>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a1b      	ldr	r2, [pc, #108]	@ (8006a90 <HAL_TIM_Base_Start_IT+0xd4>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d004      	beq.n	8006a32 <HAL_TIM_Base_Start_IT+0x76>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a19      	ldr	r2, [pc, #100]	@ (8006a94 <HAL_TIM_Base_Start_IT+0xd8>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d115      	bne.n	8006a5e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	4b17      	ldr	r3, [pc, #92]	@ (8006a98 <HAL_TIM_Base_Start_IT+0xdc>)
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2b06      	cmp	r3, #6
 8006a42:	d015      	beq.n	8006a70 <HAL_TIM_Base_Start_IT+0xb4>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a4a:	d011      	beq.n	8006a70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f042 0201 	orr.w	r2, r2, #1
 8006a5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a5c:	e008      	b.n	8006a70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f042 0201 	orr.w	r2, r2, #1
 8006a6c:	601a      	str	r2, [r3, #0]
 8006a6e:	e000      	b.n	8006a72 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40000400 	.word	0x40000400
 8006a88:	40000800 	.word	0x40000800
 8006a8c:	40000c00 	.word	0x40000c00
 8006a90:	40013400 	.word	0x40013400
 8006a94:	40014000 	.word	0x40014000
 8006a98:	00010007 	.word	0x00010007

08006a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	f003 0302 	and.w	r3, r3, #2
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d026      	beq.n	8006b0c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f003 0302 	and.w	r3, r3, #2
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d021      	beq.n	8006b0c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f06f 0202 	mvn.w	r2, #2
 8006ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	f003 0303 	and.w	r3, r3, #3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d005      	beq.n	8006af2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	4798      	blx	r3
 8006af0:	e009      	b.n	8006b06 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f003 0304 	and.w	r3, r3, #4
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d026      	beq.n	8006b64 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f003 0304 	and.w	r3, r3, #4
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d021      	beq.n	8006b64 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f06f 0204 	mvn.w	r2, #4
 8006b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	699b      	ldr	r3, [r3, #24]
 8006b36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d005      	beq.n	8006b4a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	4798      	blx	r3
 8006b48:	e009      	b.n	8006b5e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	f003 0308 	and.w	r3, r3, #8
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d026      	beq.n	8006bbc <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f003 0308 	and.w	r3, r3, #8
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d021      	beq.n	8006bbc <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f06f 0208 	mvn.w	r2, #8
 8006b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2204      	movs	r2, #4
 8006b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	f003 0303 	and.w	r3, r3, #3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d005      	beq.n	8006ba2 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	4798      	blx	r3
 8006ba0:	e009      	b.n	8006bb6 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f003 0310 	and.w	r3, r3, #16
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d026      	beq.n	8006c14 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f003 0310 	and.w	r3, r3, #16
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d021      	beq.n	8006c14 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f06f 0210 	mvn.w	r2, #16
 8006bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2208      	movs	r2, #8
 8006bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d005      	beq.n	8006bfa <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	4798      	blx	r3
 8006bf8:	e009      	b.n	8006c0e <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00e      	beq.n	8006c3c <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f003 0301 	and.w	r3, r3, #1
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d009      	beq.n	8006c3c <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f06f 0201 	mvn.w	r2, #1
 8006c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d00e      	beq.n	8006c6e <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d009      	beq.n	8006c6e <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006c62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00e      	beq.n	8006c96 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d009      	beq.n	8006c96 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00e      	beq.n	8006cbe <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d009      	beq.n	8006cbe <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	f003 0320 	and.w	r3, r3, #32
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00e      	beq.n	8006ce6 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f003 0320 	and.w	r3, r3, #32
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d009      	beq.n	8006ce6 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f06f 0220 	mvn.w	r2, #32
 8006cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ce6:	bf00      	nop
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b083      	sub	sp, #12
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006cf6:	bf00      	nop
 8006cf8:	370c      	adds	r7, #12
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr

08006d02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d02:	b480      	push	{r7}
 8006d04:	b083      	sub	sp, #12
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d0a:	bf00      	nop
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d1e:	bf00      	nop
 8006d20:	370c      	adds	r7, #12
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b083      	sub	sp, #12
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006d32:	bf00      	nop
 8006d34:	370c      	adds	r7, #12
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b083      	sub	sp, #12
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d46:	bf00      	nop
 8006d48:	370c      	adds	r7, #12
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b083      	sub	sp, #12
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006d5a:	bf00      	nop
 8006d5c:	370c      	adds	r7, #12
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b083      	sub	sp, #12
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d6e:	bf00      	nop
 8006d70:	370c      	adds	r7, #12
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006d7a:	b480      	push	{r7}
 8006d7c:	b083      	sub	sp, #12
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006d82:	bf00      	nop
 8006d84:	370c      	adds	r7, #12
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b083      	sub	sp, #12
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006d96:	bf00      	nop
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
	...

08006da4 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b087      	sub	sp, #28
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	460b      	mov	r3, r1
 8006dae:	607a      	str	r2, [r7, #4]
 8006db0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e12e      	b.n	800701e <HAL_TIM_RegisterCallback+0x27a>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	f040 80c1 	bne.w	8006f50 <HAL_TIM_RegisterCallback+0x1ac>
  {
    switch (CallbackID)
 8006dce:	7afb      	ldrb	r3, [r7, #11]
 8006dd0:	2b1b      	cmp	r3, #27
 8006dd2:	f200 80ba 	bhi.w	8006f4a <HAL_TIM_RegisterCallback+0x1a6>
 8006dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <HAL_TIM_RegisterCallback+0x38>)
 8006dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ddc:	08006e4d 	.word	0x08006e4d
 8006de0:	08006e55 	.word	0x08006e55
 8006de4:	08006e5d 	.word	0x08006e5d
 8006de8:	08006e65 	.word	0x08006e65
 8006dec:	08006e6d 	.word	0x08006e6d
 8006df0:	08006e75 	.word	0x08006e75
 8006df4:	08006e7d 	.word	0x08006e7d
 8006df8:	08006e85 	.word	0x08006e85
 8006dfc:	08006e8d 	.word	0x08006e8d
 8006e00:	08006e95 	.word	0x08006e95
 8006e04:	08006e9d 	.word	0x08006e9d
 8006e08:	08006ea5 	.word	0x08006ea5
 8006e0c:	08006ead 	.word	0x08006ead
 8006e10:	08006eb5 	.word	0x08006eb5
 8006e14:	08006ebf 	.word	0x08006ebf
 8006e18:	08006ec9 	.word	0x08006ec9
 8006e1c:	08006ed3 	.word	0x08006ed3
 8006e20:	08006edd 	.word	0x08006edd
 8006e24:	08006ee7 	.word	0x08006ee7
 8006e28:	08006ef1 	.word	0x08006ef1
 8006e2c:	08006efb 	.word	0x08006efb
 8006e30:	08006f05 	.word	0x08006f05
 8006e34:	08006f0f 	.word	0x08006f0f
 8006e38:	08006f19 	.word	0x08006f19
 8006e3c:	08006f23 	.word	0x08006f23
 8006e40:	08006f2d 	.word	0x08006f2d
 8006e44:	08006f37 	.word	0x08006f37
 8006e48:	08006f41 	.word	0x08006f41
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006e52:	e0e3      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006e5a:	e0df      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006e62:	e0db      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006e6a:	e0d7      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006e72:	e0d3      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006e7a:	e0cf      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006e82:	e0cb      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006e8a:	e0c7      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006e92:	e0c3      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006e9a:	e0bf      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006ea2:	e0bb      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006eaa:	e0b7      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006eb2:	e0b3      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006ebc:	e0ae      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006ec6:	e0a9      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006ed0:	e0a4      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006eda:	e09f      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006ee4:	e09a      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006eee:	e095      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006ef8:	e090      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006f02:	e08b      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006f0c:	e086      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006f16:	e081      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006f20:	e07c      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006f2a:	e077      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006f34:	e072      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006f3e:	e06d      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006f48:	e068      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	75fb      	strb	r3, [r7, #23]
        break;
 8006f4e:	e065      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d15d      	bne.n	8007018 <HAL_TIM_RegisterCallback+0x274>
  {
    switch (CallbackID)
 8006f5c:	7afb      	ldrb	r3, [r7, #11]
 8006f5e:	2b0d      	cmp	r3, #13
 8006f60:	d857      	bhi.n	8007012 <HAL_TIM_RegisterCallback+0x26e>
 8006f62:	a201      	add	r2, pc, #4	@ (adr r2, 8006f68 <HAL_TIM_RegisterCallback+0x1c4>)
 8006f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f68:	08006fa1 	.word	0x08006fa1
 8006f6c:	08006fa9 	.word	0x08006fa9
 8006f70:	08006fb1 	.word	0x08006fb1
 8006f74:	08006fb9 	.word	0x08006fb9
 8006f78:	08006fc1 	.word	0x08006fc1
 8006f7c:	08006fc9 	.word	0x08006fc9
 8006f80:	08006fd1 	.word	0x08006fd1
 8006f84:	08006fd9 	.word	0x08006fd9
 8006f88:	08006fe1 	.word	0x08006fe1
 8006f8c:	08006fe9 	.word	0x08006fe9
 8006f90:	08006ff1 	.word	0x08006ff1
 8006f94:	08006ff9 	.word	0x08006ff9
 8006f98:	08007001 	.word	0x08007001
 8006f9c:	08007009 	.word	0x08007009
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006fa6:	e039      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006fae:	e035      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006fb6:	e031      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006fbe:	e02d      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006fc6:	e029      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006fce:	e025      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006fd6:	e021      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006fde:	e01d      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006fe6:	e019      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006fee:	e015      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006ff6:	e011      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006ffe:	e00d      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8007006:	e009      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8007010:	e004      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	75fb      	strb	r3, [r7, #23]
        break;
 8007016:	e001      	b.n	800701c <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800701c:	7dfb      	ldrb	r3, [r7, #23]
}
 800701e:	4618      	mov	r0, r3
 8007020:	371c      	adds	r7, #28
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800702c:	b480      	push	{r7}
 800702e:	b085      	sub	sp, #20
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a46      	ldr	r2, [pc, #280]	@ (8007158 <TIM_Base_SetConfig+0x12c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d013      	beq.n	800706c <TIM_Base_SetConfig+0x40>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800704a:	d00f      	beq.n	800706c <TIM_Base_SetConfig+0x40>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a43      	ldr	r2, [pc, #268]	@ (800715c <TIM_Base_SetConfig+0x130>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d00b      	beq.n	800706c <TIM_Base_SetConfig+0x40>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a42      	ldr	r2, [pc, #264]	@ (8007160 <TIM_Base_SetConfig+0x134>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d007      	beq.n	800706c <TIM_Base_SetConfig+0x40>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a41      	ldr	r2, [pc, #260]	@ (8007164 <TIM_Base_SetConfig+0x138>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d003      	beq.n	800706c <TIM_Base_SetConfig+0x40>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a40      	ldr	r2, [pc, #256]	@ (8007168 <TIM_Base_SetConfig+0x13c>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d108      	bne.n	800707e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007072:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a35      	ldr	r2, [pc, #212]	@ (8007158 <TIM_Base_SetConfig+0x12c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d01f      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800708c:	d01b      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a32      	ldr	r2, [pc, #200]	@ (800715c <TIM_Base_SetConfig+0x130>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d017      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a31      	ldr	r2, [pc, #196]	@ (8007160 <TIM_Base_SetConfig+0x134>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d013      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a30      	ldr	r2, [pc, #192]	@ (8007164 <TIM_Base_SetConfig+0x138>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d00f      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a2f      	ldr	r2, [pc, #188]	@ (8007168 <TIM_Base_SetConfig+0x13c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d00b      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a2e      	ldr	r2, [pc, #184]	@ (800716c <TIM_Base_SetConfig+0x140>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d007      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a2d      	ldr	r2, [pc, #180]	@ (8007170 <TIM_Base_SetConfig+0x144>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d003      	beq.n	80070c6 <TIM_Base_SetConfig+0x9a>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a2c      	ldr	r2, [pc, #176]	@ (8007174 <TIM_Base_SetConfig+0x148>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d108      	bne.n	80070d8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	689a      	ldr	r2, [r3, #8]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a16      	ldr	r2, [pc, #88]	@ (8007158 <TIM_Base_SetConfig+0x12c>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d00f      	beq.n	8007124 <TIM_Base_SetConfig+0xf8>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a18      	ldr	r2, [pc, #96]	@ (8007168 <TIM_Base_SetConfig+0x13c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d00b      	beq.n	8007124 <TIM_Base_SetConfig+0xf8>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a17      	ldr	r2, [pc, #92]	@ (800716c <TIM_Base_SetConfig+0x140>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d007      	beq.n	8007124 <TIM_Base_SetConfig+0xf8>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a16      	ldr	r2, [pc, #88]	@ (8007170 <TIM_Base_SetConfig+0x144>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d003      	beq.n	8007124 <TIM_Base_SetConfig+0xf8>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a15      	ldr	r2, [pc, #84]	@ (8007174 <TIM_Base_SetConfig+0x148>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d103      	bne.n	800712c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	691a      	ldr	r2, [r3, #16]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	f003 0301 	and.w	r3, r3, #1
 800713a:	2b01      	cmp	r3, #1
 800713c:	d105      	bne.n	800714a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	f023 0201 	bic.w	r2, r3, #1
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	611a      	str	r2, [r3, #16]
  }
}
 800714a:	bf00      	nop
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	40012c00 	.word	0x40012c00
 800715c:	40000400 	.word	0x40000400
 8007160:	40000800 	.word	0x40000800
 8007164:	40000c00 	.word	0x40000c00
 8007168:	40013400 	.word	0x40013400
 800716c:	40014000 	.word	0x40014000
 8007170:	40014400 	.word	0x40014400
 8007174:	40014800 	.word	0x40014800

08007178 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a1e      	ldr	r2, [pc, #120]	@ (80071fc <TIM_ResetCallback+0x84>)
 8007184:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a1d      	ldr	r2, [pc, #116]	@ (8007200 <TIM_ResetCallback+0x88>)
 800718c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a1c      	ldr	r2, [pc, #112]	@ (8007204 <TIM_ResetCallback+0x8c>)
 8007194:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a1b      	ldr	r2, [pc, #108]	@ (8007208 <TIM_ResetCallback+0x90>)
 800719c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a1a      	ldr	r2, [pc, #104]	@ (800720c <TIM_ResetCallback+0x94>)
 80071a4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a19      	ldr	r2, [pc, #100]	@ (8007210 <TIM_ResetCallback+0x98>)
 80071ac:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a18      	ldr	r2, [pc, #96]	@ (8007214 <TIM_ResetCallback+0x9c>)
 80071b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a17      	ldr	r2, [pc, #92]	@ (8007218 <TIM_ResetCallback+0xa0>)
 80071bc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a16      	ldr	r2, [pc, #88]	@ (800721c <TIM_ResetCallback+0xa4>)
 80071c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a15      	ldr	r2, [pc, #84]	@ (8007220 <TIM_ResetCallback+0xa8>)
 80071cc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a14      	ldr	r2, [pc, #80]	@ (8007224 <TIM_ResetCallback+0xac>)
 80071d4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a13      	ldr	r2, [pc, #76]	@ (8007228 <TIM_ResetCallback+0xb0>)
 80071dc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a12      	ldr	r2, [pc, #72]	@ (800722c <TIM_ResetCallback+0xb4>)
 80071e4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a11      	ldr	r2, [pc, #68]	@ (8007230 <TIM_ResetCallback+0xb8>)
 80071ec:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr
 80071fc:	080013d1 	.word	0x080013d1
 8007200:	08006cef 	.word	0x08006cef
 8007204:	08006d67 	.word	0x08006d67
 8007208:	08006d7b 	.word	0x08006d7b
 800720c:	08006d17 	.word	0x08006d17
 8007210:	08006d2b 	.word	0x08006d2b
 8007214:	08006d03 	.word	0x08006d03
 8007218:	08006d3f 	.word	0x08006d3f
 800721c:	08006d53 	.word	0x08006d53
 8007220:	08006d8f 	.word	0x08006d8f
 8007224:	08007235 	.word	0x08007235
 8007228:	08007249 	.word	0x08007249
 800722c:	0800725d 	.word	0x0800725d
 8007230:	08007271 	.word	0x08007271

08007234 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e040      	b.n	8007318 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800729a:	2b00      	cmp	r3, #0
 800729c:	d106      	bne.n	80072ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7fa fc84 	bl	8001bb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2224      	movs	r2, #36	@ 0x24
 80072b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f022 0201 	bic.w	r2, r2, #1
 80072c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fedc 	bl	8008088 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 fc21 	bl	8007b18 <UART_SetConfig>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d101      	bne.n	80072e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e01b      	b.n	8007318 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685a      	ldr	r2, [r3, #4]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0201 	orr.w	r2, r2, #1
 800730e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 ff5b 	bl	80081cc <UART_CheckIdleState>
 8007316:	4603      	mov	r3, r0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3708      	adds	r7, #8
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b08a      	sub	sp, #40	@ 0x28
 8007324:	af02      	add	r7, sp, #8
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	603b      	str	r3, [r7, #0]
 800732c:	4613      	mov	r3, r2
 800732e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007334:	2b20      	cmp	r3, #32
 8007336:	d177      	bne.n	8007428 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d002      	beq.n	8007344 <HAL_UART_Transmit+0x24>
 800733e:	88fb      	ldrh	r3, [r7, #6]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d101      	bne.n	8007348 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e070      	b.n	800742a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2221      	movs	r2, #33	@ 0x21
 8007354:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007356:	f7fa fcef 	bl	8001d38 <HAL_GetTick>
 800735a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	88fa      	ldrh	r2, [r7, #6]
 8007360:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	88fa      	ldrh	r2, [r7, #6]
 8007368:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007374:	d108      	bne.n	8007388 <HAL_UART_Transmit+0x68>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d104      	bne.n	8007388 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800737e:	2300      	movs	r3, #0
 8007380:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	61bb      	str	r3, [r7, #24]
 8007386:	e003      	b.n	8007390 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800738c:	2300      	movs	r3, #0
 800738e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007390:	e02f      	b.n	80073f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	2200      	movs	r2, #0
 800739a:	2180      	movs	r1, #128	@ 0x80
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f000 ffbd 	bl	800831c <UART_WaitOnFlagUntilTimeout>
 80073a2:	4603      	mov	r3, r0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d004      	beq.n	80073b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2220      	movs	r2, #32
 80073ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e03b      	b.n	800742a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d10b      	bne.n	80073d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	881a      	ldrh	r2, [r3, #0]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073c4:	b292      	uxth	r2, r2
 80073c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	3302      	adds	r3, #2
 80073cc:	61bb      	str	r3, [r7, #24]
 80073ce:	e007      	b.n	80073e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	781a      	ldrb	r2, [r3, #0]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	3301      	adds	r3, #1
 80073de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	3b01      	subs	r3, #1
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1c9      	bne.n	8007392 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	2200      	movs	r2, #0
 8007406:	2140      	movs	r1, #64	@ 0x40
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f000 ff87 	bl	800831c <UART_WaitOnFlagUntilTimeout>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d004      	beq.n	800741e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2220      	movs	r2, #32
 8007418:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e005      	b.n	800742a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2220      	movs	r2, #32
 8007422:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007424:	2300      	movs	r3, #0
 8007426:	e000      	b.n	800742a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007428:	2302      	movs	r3, #2
  }
}
 800742a:	4618      	mov	r0, r3
 800742c:	3720      	adds	r7, #32
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b08a      	sub	sp, #40	@ 0x28
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	4613      	mov	r3, r2
 8007440:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007448:	2b20      	cmp	r3, #32
 800744a:	d137      	bne.n	80074bc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d002      	beq.n	8007458 <HAL_UART_Receive_IT+0x24>
 8007452:	88fb      	ldrh	r3, [r7, #6]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d101      	bne.n	800745c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e030      	b.n	80074be <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a18      	ldr	r2, [pc, #96]	@ (80074c8 <HAL_UART_Receive_IT+0x94>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d01f      	beq.n	80074ac <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d018      	beq.n	80074ac <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	613b      	str	r3, [r7, #16]
   return(result);
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800748e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	461a      	mov	r2, r3
 8007496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007498:	623b      	str	r3, [r7, #32]
 800749a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	69f9      	ldr	r1, [r7, #28]
 800749e:	6a3a      	ldr	r2, [r7, #32]
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e6      	bne.n	800747a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80074ac:	88fb      	ldrh	r3, [r7, #6]
 80074ae:	461a      	mov	r2, r3
 80074b0:	68b9      	ldr	r1, [r7, #8]
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f000 ffa0 	bl	80083f8 <UART_Start_Receive_IT>
 80074b8:	4603      	mov	r3, r0
 80074ba:	e000      	b.n	80074be <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80074bc:	2302      	movs	r3, #2
  }
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3728      	adds	r7, #40	@ 0x28
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	40008000 	.word	0x40008000

080074cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b0ba      	sub	sp, #232	@ 0xe8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80074f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80074fa:	4013      	ands	r3, r2
 80074fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007500:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007504:	2b00      	cmp	r3, #0
 8007506:	d115      	bne.n	8007534 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800750c:	f003 0320 	and.w	r3, r3, #32
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00f      	beq.n	8007534 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007518:	f003 0320 	and.w	r3, r3, #32
 800751c:	2b00      	cmp	r3, #0
 800751e:	d009      	beq.n	8007534 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007524:	2b00      	cmp	r3, #0
 8007526:	f000 82ca 	beq.w	8007abe <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	4798      	blx	r3
      }
      return;
 8007532:	e2c4      	b.n	8007abe <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007534:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007538:	2b00      	cmp	r3, #0
 800753a:	f000 8117 	beq.w	800776c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800753e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007542:	f003 0301 	and.w	r3, r3, #1
 8007546:	2b00      	cmp	r3, #0
 8007548:	d106      	bne.n	8007558 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800754a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800754e:	4b85      	ldr	r3, [pc, #532]	@ (8007764 <HAL_UART_IRQHandler+0x298>)
 8007550:	4013      	ands	r3, r2
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 810a 	beq.w	800776c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800755c:	f003 0301 	and.w	r3, r3, #1
 8007560:	2b00      	cmp	r3, #0
 8007562:	d011      	beq.n	8007588 <HAL_UART_IRQHandler+0xbc>
 8007564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00b      	beq.n	8007588 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2201      	movs	r2, #1
 8007576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800757e:	f043 0201 	orr.w	r2, r3, #1
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b00      	cmp	r3, #0
 8007592:	d011      	beq.n	80075b8 <HAL_UART_IRQHandler+0xec>
 8007594:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00b      	beq.n	80075b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2202      	movs	r2, #2
 80075a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ae:	f043 0204 	orr.w	r2, r3, #4
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d011      	beq.n	80075e8 <HAL_UART_IRQHandler+0x11c>
 80075c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075c8:	f003 0301 	and.w	r3, r3, #1
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00b      	beq.n	80075e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2204      	movs	r2, #4
 80075d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075de:	f043 0202 	orr.w	r2, r3, #2
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ec:	f003 0308 	and.w	r3, r3, #8
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d017      	beq.n	8007624 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80075f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075f8:	f003 0320 	and.w	r3, r3, #32
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d105      	bne.n	800760c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007604:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00b      	beq.n	8007624 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2208      	movs	r2, #8
 8007612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800761a:	f043 0208 	orr.w	r2, r3, #8
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800762c:	2b00      	cmp	r3, #0
 800762e:	d012      	beq.n	8007656 <HAL_UART_IRQHandler+0x18a>
 8007630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007634:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00c      	beq.n	8007656 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007644:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800764c:	f043 0220 	orr.w	r2, r3, #32
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 8230 	beq.w	8007ac2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007666:	f003 0320 	and.w	r3, r3, #32
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00d      	beq.n	800768a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800766e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b00      	cmp	r3, #0
 8007678:	d007      	beq.n	800768a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800767e:	2b00      	cmp	r3, #0
 8007680:	d003      	beq.n	800768a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007690:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800769e:	2b40      	cmp	r3, #64	@ 0x40
 80076a0:	d005      	beq.n	80076ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d04f      	beq.n	800774e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 ff68 	bl	8008584 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076be:	2b40      	cmp	r3, #64	@ 0x40
 80076c0:	d141      	bne.n	8007746 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	3308      	adds	r3, #8
 80076c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	3308      	adds	r3, #8
 80076ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007706:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1d9      	bne.n	80076c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007712:	2b00      	cmp	r3, #0
 8007714:	d013      	beq.n	800773e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800771a:	4a13      	ldr	r2, [pc, #76]	@ (8007768 <HAL_UART_IRQHandler+0x29c>)
 800771c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007722:	4618      	mov	r0, r3
 8007724:	f7fa fd4c 	bl	80021c0 <HAL_DMA_Abort_IT>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d017      	beq.n	800775e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007738:	4610      	mov	r0, r2
 800773a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800773c:	e00f      	b.n	800775e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f9d4 	bl	8007aec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007744:	e00b      	b.n	800775e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f9d0 	bl	8007aec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800774c:	e007      	b.n	800775e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f9cc 	bl	8007aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800775c:	e1b1      	b.n	8007ac2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800775e:	bf00      	nop
    return;
 8007760:	e1af      	b.n	8007ac2 <HAL_UART_IRQHandler+0x5f6>
 8007762:	bf00      	nop
 8007764:	04000120 	.word	0x04000120
 8007768:	0800864d 	.word	0x0800864d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007770:	2b01      	cmp	r3, #1
 8007772:	f040 816a 	bne.w	8007a4a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800777a:	f003 0310 	and.w	r3, r3, #16
 800777e:	2b00      	cmp	r3, #0
 8007780:	f000 8163 	beq.w	8007a4a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007788:	f003 0310 	and.w	r3, r3, #16
 800778c:	2b00      	cmp	r3, #0
 800778e:	f000 815c 	beq.w	8007a4a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2210      	movs	r2, #16
 8007798:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a4:	2b40      	cmp	r3, #64	@ 0x40
 80077a6:	f040 80d4 	bne.w	8007952 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f000 80ad 	beq.w	800791a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80077c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077ca:	429a      	cmp	r2, r3
 80077cc:	f080 80a5 	bcs.w	800791a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	f040 8086 	bne.w	80078f8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077f8:	e853 3f00 	ldrex	r3, [r3]
 80077fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007800:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007804:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007808:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	461a      	mov	r2, r3
 8007812:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007816:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800781a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007822:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007826:	e841 2300 	strex	r3, r2, [r1]
 800782a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800782e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007832:	2b00      	cmp	r3, #0
 8007834:	d1da      	bne.n	80077ec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	3308      	adds	r3, #8
 800783c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007840:	e853 3f00 	ldrex	r3, [r3]
 8007844:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007846:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007848:	f023 0301 	bic.w	r3, r3, #1
 800784c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3308      	adds	r3, #8
 8007856:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800785a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800785e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007860:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007862:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007866:	e841 2300 	strex	r3, r2, [r1]
 800786a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800786c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1e1      	bne.n	8007836 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	3308      	adds	r3, #8
 8007878:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800787c:	e853 3f00 	ldrex	r3, [r3]
 8007880:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007882:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007884:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3308      	adds	r3, #8
 8007892:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007896:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007898:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800789c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80078a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e3      	bne.n	8007872 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078c8:	f023 0310 	bic.w	r3, r3, #16
 80078cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	461a      	mov	r2, r3
 80078d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078e2:	e841 2300 	strex	r3, r2, [r1]
 80078e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1e4      	bne.n	80078b8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078f2:	4618      	mov	r0, r3
 80078f4:	f7fa fc26 	bl	8002144 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800790a:	b29b      	uxth	r3, r3
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	b29b      	uxth	r3, r3
 8007910:	4619      	mov	r1, r3
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f8f4 	bl	8007b00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007918:	e0d5      	b.n	8007ac6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007920:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007924:	429a      	cmp	r2, r3
 8007926:	f040 80ce 	bne.w	8007ac6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0320 	and.w	r3, r3, #32
 8007936:	2b20      	cmp	r3, #32
 8007938:	f040 80c5 	bne.w	8007ac6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2202      	movs	r2, #2
 8007940:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007948:	4619      	mov	r1, r3
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f8d8 	bl	8007b00 <HAL_UARTEx_RxEventCallback>
      return;
 8007950:	e0b9      	b.n	8007ac6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800795e:	b29b      	uxth	r3, r3
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800796c:	b29b      	uxth	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 80ab 	beq.w	8007aca <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007974:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 80a6 	beq.w	8007aca <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007986:	e853 3f00 	ldrex	r3, [r3]
 800798a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800798c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800798e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007992:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80079a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80079a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079a8:	e841 2300 	strex	r3, r2, [r1]
 80079ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1e4      	bne.n	800797e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	3308      	adds	r3, #8
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	623b      	str	r3, [r7, #32]
   return(result);
 80079c4:	6a3b      	ldr	r3, [r7, #32]
 80079c6:	f023 0301 	bic.w	r3, r3, #1
 80079ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	3308      	adds	r3, #8
 80079d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80079da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079e0:	e841 2300 	strex	r3, r2, [r1]
 80079e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1e3      	bne.n	80079b4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2220      	movs	r2, #32
 80079f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f023 0310 	bic.w	r3, r3, #16
 8007a14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a22:	61fb      	str	r3, [r7, #28]
 8007a24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a26:	69b9      	ldr	r1, [r7, #24]
 8007a28:	69fa      	ldr	r2, [r7, #28]
 8007a2a:	e841 2300 	strex	r3, r2, [r1]
 8007a2e:	617b      	str	r3, [r7, #20]
   return(result);
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1e4      	bne.n	8007a00 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2202      	movs	r2, #2
 8007a3a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a40:	4619      	mov	r1, r3
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f85c 	bl	8007b00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a48:	e03f      	b.n	8007aca <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00e      	beq.n	8007a74 <HAL_UART_IRQHandler+0x5a8>
 8007a56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d008      	beq.n	8007a74 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 ffe9 	bl	8008a44 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a72:	e02d      	b.n	8007ad0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00e      	beq.n	8007a9e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d008      	beq.n	8007a9e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d01c      	beq.n	8007ace <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	4798      	blx	r3
    }
    return;
 8007a9c:	e017      	b.n	8007ace <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d012      	beq.n	8007ad0 <HAL_UART_IRQHandler+0x604>
 8007aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d00c      	beq.n	8007ad0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fdde 	bl	8008678 <UART_EndTransmit_IT>
    return;
 8007abc:	e008      	b.n	8007ad0 <HAL_UART_IRQHandler+0x604>
      return;
 8007abe:	bf00      	nop
 8007ac0:	e006      	b.n	8007ad0 <HAL_UART_IRQHandler+0x604>
    return;
 8007ac2:	bf00      	nop
 8007ac4:	e004      	b.n	8007ad0 <HAL_UART_IRQHandler+0x604>
      return;
 8007ac6:	bf00      	nop
 8007ac8:	e002      	b.n	8007ad0 <HAL_UART_IRQHandler+0x604>
      return;
 8007aca:	bf00      	nop
 8007acc:	e000      	b.n	8007ad0 <HAL_UART_IRQHandler+0x604>
    return;
 8007ace:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007ad0:	37e8      	adds	r7, #232	@ 0xe8
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop

08007ad8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007ae0:	bf00      	nop
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007af4:	bf00      	nop
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	460b      	mov	r3, r1
 8007b0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b1c:	b08a      	sub	sp, #40	@ 0x28
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b22:	2300      	movs	r3, #0
 8007b24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	689a      	ldr	r2, [r3, #8]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	431a      	orrs	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	431a      	orrs	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	69db      	ldr	r3, [r3, #28]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	4ba4      	ldr	r3, [pc, #656]	@ (8007dd8 <UART_SetConfig+0x2c0>)
 8007b48:	4013      	ands	r3, r2
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	6812      	ldr	r2, [r2, #0]
 8007b4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b50:	430b      	orrs	r3, r1
 8007b52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	68da      	ldr	r2, [r3, #12]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a99      	ldr	r2, [pc, #612]	@ (8007ddc <UART_SetConfig+0x2c4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d004      	beq.n	8007b84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6a1b      	ldr	r3, [r3, #32]
 8007b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b80:	4313      	orrs	r3, r2
 8007b82:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b94:	430a      	orrs	r2, r1
 8007b96:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a90      	ldr	r2, [pc, #576]	@ (8007de0 <UART_SetConfig+0x2c8>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d126      	bne.n	8007bf0 <UART_SetConfig+0xd8>
 8007ba2:	4b90      	ldr	r3, [pc, #576]	@ (8007de4 <UART_SetConfig+0x2cc>)
 8007ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba8:	f003 0303 	and.w	r3, r3, #3
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d81b      	bhi.n	8007be8 <UART_SetConfig+0xd0>
 8007bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb8 <UART_SetConfig+0xa0>)
 8007bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb6:	bf00      	nop
 8007bb8:	08007bc9 	.word	0x08007bc9
 8007bbc:	08007bd9 	.word	0x08007bd9
 8007bc0:	08007bd1 	.word	0x08007bd1
 8007bc4:	08007be1 	.word	0x08007be1
 8007bc8:	2301      	movs	r3, #1
 8007bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bce:	e116      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bd6:	e112      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007bd8:	2304      	movs	r3, #4
 8007bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bde:	e10e      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007be0:	2308      	movs	r3, #8
 8007be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007be6:	e10a      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007be8:	2310      	movs	r3, #16
 8007bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bee:	e106      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a7c      	ldr	r2, [pc, #496]	@ (8007de8 <UART_SetConfig+0x2d0>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d138      	bne.n	8007c6c <UART_SetConfig+0x154>
 8007bfa:	4b7a      	ldr	r3, [pc, #488]	@ (8007de4 <UART_SetConfig+0x2cc>)
 8007bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c00:	f003 030c 	and.w	r3, r3, #12
 8007c04:	2b0c      	cmp	r3, #12
 8007c06:	d82d      	bhi.n	8007c64 <UART_SetConfig+0x14c>
 8007c08:	a201      	add	r2, pc, #4	@ (adr r2, 8007c10 <UART_SetConfig+0xf8>)
 8007c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c0e:	bf00      	nop
 8007c10:	08007c45 	.word	0x08007c45
 8007c14:	08007c65 	.word	0x08007c65
 8007c18:	08007c65 	.word	0x08007c65
 8007c1c:	08007c65 	.word	0x08007c65
 8007c20:	08007c55 	.word	0x08007c55
 8007c24:	08007c65 	.word	0x08007c65
 8007c28:	08007c65 	.word	0x08007c65
 8007c2c:	08007c65 	.word	0x08007c65
 8007c30:	08007c4d 	.word	0x08007c4d
 8007c34:	08007c65 	.word	0x08007c65
 8007c38:	08007c65 	.word	0x08007c65
 8007c3c:	08007c65 	.word	0x08007c65
 8007c40:	08007c5d 	.word	0x08007c5d
 8007c44:	2300      	movs	r3, #0
 8007c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c4a:	e0d8      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c52:	e0d4      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007c54:	2304      	movs	r3, #4
 8007c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c5a:	e0d0      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007c5c:	2308      	movs	r3, #8
 8007c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c62:	e0cc      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007c64:	2310      	movs	r3, #16
 8007c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c6a:	e0c8      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a5e      	ldr	r2, [pc, #376]	@ (8007dec <UART_SetConfig+0x2d4>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d125      	bne.n	8007cc2 <UART_SetConfig+0x1aa>
 8007c76:	4b5b      	ldr	r3, [pc, #364]	@ (8007de4 <UART_SetConfig+0x2cc>)
 8007c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007c80:	2b30      	cmp	r3, #48	@ 0x30
 8007c82:	d016      	beq.n	8007cb2 <UART_SetConfig+0x19a>
 8007c84:	2b30      	cmp	r3, #48	@ 0x30
 8007c86:	d818      	bhi.n	8007cba <UART_SetConfig+0x1a2>
 8007c88:	2b20      	cmp	r3, #32
 8007c8a:	d00a      	beq.n	8007ca2 <UART_SetConfig+0x18a>
 8007c8c:	2b20      	cmp	r3, #32
 8007c8e:	d814      	bhi.n	8007cba <UART_SetConfig+0x1a2>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <UART_SetConfig+0x182>
 8007c94:	2b10      	cmp	r3, #16
 8007c96:	d008      	beq.n	8007caa <UART_SetConfig+0x192>
 8007c98:	e00f      	b.n	8007cba <UART_SetConfig+0x1a2>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ca0:	e0ad      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ca8:	e0a9      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007caa:	2304      	movs	r3, #4
 8007cac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cb0:	e0a5      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007cb2:	2308      	movs	r3, #8
 8007cb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cb8:	e0a1      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007cba:	2310      	movs	r3, #16
 8007cbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cc0:	e09d      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a4a      	ldr	r2, [pc, #296]	@ (8007df0 <UART_SetConfig+0x2d8>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d125      	bne.n	8007d18 <UART_SetConfig+0x200>
 8007ccc:	4b45      	ldr	r3, [pc, #276]	@ (8007de4 <UART_SetConfig+0x2cc>)
 8007cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007cd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007cd8:	d016      	beq.n	8007d08 <UART_SetConfig+0x1f0>
 8007cda:	2bc0      	cmp	r3, #192	@ 0xc0
 8007cdc:	d818      	bhi.n	8007d10 <UART_SetConfig+0x1f8>
 8007cde:	2b80      	cmp	r3, #128	@ 0x80
 8007ce0:	d00a      	beq.n	8007cf8 <UART_SetConfig+0x1e0>
 8007ce2:	2b80      	cmp	r3, #128	@ 0x80
 8007ce4:	d814      	bhi.n	8007d10 <UART_SetConfig+0x1f8>
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d002      	beq.n	8007cf0 <UART_SetConfig+0x1d8>
 8007cea:	2b40      	cmp	r3, #64	@ 0x40
 8007cec:	d008      	beq.n	8007d00 <UART_SetConfig+0x1e8>
 8007cee:	e00f      	b.n	8007d10 <UART_SetConfig+0x1f8>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cf6:	e082      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cfe:	e07e      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d00:	2304      	movs	r3, #4
 8007d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d06:	e07a      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d08:	2308      	movs	r3, #8
 8007d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d0e:	e076      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d10:	2310      	movs	r3, #16
 8007d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d16:	e072      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a35      	ldr	r2, [pc, #212]	@ (8007df4 <UART_SetConfig+0x2dc>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d12a      	bne.n	8007d78 <UART_SetConfig+0x260>
 8007d22:	4b30      	ldr	r3, [pc, #192]	@ (8007de4 <UART_SetConfig+0x2cc>)
 8007d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d30:	d01a      	beq.n	8007d68 <UART_SetConfig+0x250>
 8007d32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d36:	d81b      	bhi.n	8007d70 <UART_SetConfig+0x258>
 8007d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d3c:	d00c      	beq.n	8007d58 <UART_SetConfig+0x240>
 8007d3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d42:	d815      	bhi.n	8007d70 <UART_SetConfig+0x258>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d003      	beq.n	8007d50 <UART_SetConfig+0x238>
 8007d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d4c:	d008      	beq.n	8007d60 <UART_SetConfig+0x248>
 8007d4e:	e00f      	b.n	8007d70 <UART_SetConfig+0x258>
 8007d50:	2300      	movs	r3, #0
 8007d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d56:	e052      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d58:	2302      	movs	r3, #2
 8007d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d5e:	e04e      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d60:	2304      	movs	r3, #4
 8007d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d66:	e04a      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d68:	2308      	movs	r3, #8
 8007d6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d6e:	e046      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d70:	2310      	movs	r3, #16
 8007d72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d76:	e042      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a17      	ldr	r2, [pc, #92]	@ (8007ddc <UART_SetConfig+0x2c4>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d13a      	bne.n	8007df8 <UART_SetConfig+0x2e0>
 8007d82:	4b18      	ldr	r3, [pc, #96]	@ (8007de4 <UART_SetConfig+0x2cc>)
 8007d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007d8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d90:	d01a      	beq.n	8007dc8 <UART_SetConfig+0x2b0>
 8007d92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d96:	d81b      	bhi.n	8007dd0 <UART_SetConfig+0x2b8>
 8007d98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d9c:	d00c      	beq.n	8007db8 <UART_SetConfig+0x2a0>
 8007d9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007da2:	d815      	bhi.n	8007dd0 <UART_SetConfig+0x2b8>
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d003      	beq.n	8007db0 <UART_SetConfig+0x298>
 8007da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dac:	d008      	beq.n	8007dc0 <UART_SetConfig+0x2a8>
 8007dae:	e00f      	b.n	8007dd0 <UART_SetConfig+0x2b8>
 8007db0:	2300      	movs	r3, #0
 8007db2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007db6:	e022      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007db8:	2302      	movs	r3, #2
 8007dba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dbe:	e01e      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dc6:	e01a      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007dc8:	2308      	movs	r3, #8
 8007dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dce:	e016      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dd6:	e012      	b.n	8007dfe <UART_SetConfig+0x2e6>
 8007dd8:	efff69f3 	.word	0xefff69f3
 8007ddc:	40008000 	.word	0x40008000
 8007de0:	40013800 	.word	0x40013800
 8007de4:	40021000 	.word	0x40021000
 8007de8:	40004400 	.word	0x40004400
 8007dec:	40004800 	.word	0x40004800
 8007df0:	40004c00 	.word	0x40004c00
 8007df4:	40005000 	.word	0x40005000
 8007df8:	2310      	movs	r3, #16
 8007dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a9f      	ldr	r2, [pc, #636]	@ (8008080 <UART_SetConfig+0x568>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d17a      	bne.n	8007efe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007e0c:	2b08      	cmp	r3, #8
 8007e0e:	d824      	bhi.n	8007e5a <UART_SetConfig+0x342>
 8007e10:	a201      	add	r2, pc, #4	@ (adr r2, 8007e18 <UART_SetConfig+0x300>)
 8007e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e16:	bf00      	nop
 8007e18:	08007e3d 	.word	0x08007e3d
 8007e1c:	08007e5b 	.word	0x08007e5b
 8007e20:	08007e45 	.word	0x08007e45
 8007e24:	08007e5b 	.word	0x08007e5b
 8007e28:	08007e4b 	.word	0x08007e4b
 8007e2c:	08007e5b 	.word	0x08007e5b
 8007e30:	08007e5b 	.word	0x08007e5b
 8007e34:	08007e5b 	.word	0x08007e5b
 8007e38:	08007e53 	.word	0x08007e53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e3c:	f7fc f89e 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8007e40:	61f8      	str	r0, [r7, #28]
        break;
 8007e42:	e010      	b.n	8007e66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e44:	4b8f      	ldr	r3, [pc, #572]	@ (8008084 <UART_SetConfig+0x56c>)
 8007e46:	61fb      	str	r3, [r7, #28]
        break;
 8007e48:	e00d      	b.n	8007e66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e4a:	f7fb ffff 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8007e4e:	61f8      	str	r0, [r7, #28]
        break;
 8007e50:	e009      	b.n	8007e66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e56:	61fb      	str	r3, [r7, #28]
        break;
 8007e58:	e005      	b.n	8007e66 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 80fb 	beq.w	8008064 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	685a      	ldr	r2, [r3, #4]
 8007e72:	4613      	mov	r3, r2
 8007e74:	005b      	lsls	r3, r3, #1
 8007e76:	4413      	add	r3, r2
 8007e78:	69fa      	ldr	r2, [r7, #28]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d305      	bcc.n	8007e8a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007e84:	69fa      	ldr	r2, [r7, #28]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d903      	bls.n	8007e92 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007e90:	e0e8      	b.n	8008064 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	2200      	movs	r2, #0
 8007e96:	461c      	mov	r4, r3
 8007e98:	4615      	mov	r5, r2
 8007e9a:	f04f 0200 	mov.w	r2, #0
 8007e9e:	f04f 0300 	mov.w	r3, #0
 8007ea2:	022b      	lsls	r3, r5, #8
 8007ea4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007ea8:	0222      	lsls	r2, r4, #8
 8007eaa:	68f9      	ldr	r1, [r7, #12]
 8007eac:	6849      	ldr	r1, [r1, #4]
 8007eae:	0849      	lsrs	r1, r1, #1
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	4688      	mov	r8, r1
 8007eb4:	4681      	mov	r9, r0
 8007eb6:	eb12 0a08 	adds.w	sl, r2, r8
 8007eba:	eb43 0b09 	adc.w	fp, r3, r9
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	603b      	str	r3, [r7, #0]
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ecc:	4650      	mov	r0, sl
 8007ece:	4659      	mov	r1, fp
 8007ed0:	f7f8 fc2a 	bl	8000728 <__aeabi_uldivmod>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	4613      	mov	r3, r2
 8007eda:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ee2:	d308      	bcc.n	8007ef6 <UART_SetConfig+0x3de>
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007eea:	d204      	bcs.n	8007ef6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	60da      	str	r2, [r3, #12]
 8007ef4:	e0b6      	b.n	8008064 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007efc:	e0b2      	b.n	8008064 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	69db      	ldr	r3, [r3, #28]
 8007f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f06:	d15e      	bne.n	8007fc6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007f08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f0c:	2b08      	cmp	r3, #8
 8007f0e:	d828      	bhi.n	8007f62 <UART_SetConfig+0x44a>
 8007f10:	a201      	add	r2, pc, #4	@ (adr r2, 8007f18 <UART_SetConfig+0x400>)
 8007f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f16:	bf00      	nop
 8007f18:	08007f3d 	.word	0x08007f3d
 8007f1c:	08007f45 	.word	0x08007f45
 8007f20:	08007f4d 	.word	0x08007f4d
 8007f24:	08007f63 	.word	0x08007f63
 8007f28:	08007f53 	.word	0x08007f53
 8007f2c:	08007f63 	.word	0x08007f63
 8007f30:	08007f63 	.word	0x08007f63
 8007f34:	08007f63 	.word	0x08007f63
 8007f38:	08007f5b 	.word	0x08007f5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f3c:	f7fc f81e 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8007f40:	61f8      	str	r0, [r7, #28]
        break;
 8007f42:	e014      	b.n	8007f6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f44:	f7fc f830 	bl	8003fa8 <HAL_RCC_GetPCLK2Freq>
 8007f48:	61f8      	str	r0, [r7, #28]
        break;
 8007f4a:	e010      	b.n	8007f6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8008084 <UART_SetConfig+0x56c>)
 8007f4e:	61fb      	str	r3, [r7, #28]
        break;
 8007f50:	e00d      	b.n	8007f6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f52:	f7fb ff7b 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8007f56:	61f8      	str	r0, [r7, #28]
        break;
 8007f58:	e009      	b.n	8007f6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f5e:	61fb      	str	r3, [r7, #28]
        break;
 8007f60:	e005      	b.n	8007f6e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007f62:	2300      	movs	r3, #0
 8007f64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d077      	beq.n	8008064 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	005a      	lsls	r2, r3, #1
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	085b      	lsrs	r3, r3, #1
 8007f7e:	441a      	add	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f88:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	2b0f      	cmp	r3, #15
 8007f8e:	d916      	bls.n	8007fbe <UART_SetConfig+0x4a6>
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f96:	d212      	bcs.n	8007fbe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	f023 030f 	bic.w	r3, r3, #15
 8007fa0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	085b      	lsrs	r3, r3, #1
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	f003 0307 	and.w	r3, r3, #7
 8007fac:	b29a      	uxth	r2, r3
 8007fae:	8afb      	ldrh	r3, [r7, #22]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	8afa      	ldrh	r2, [r7, #22]
 8007fba:	60da      	str	r2, [r3, #12]
 8007fbc:	e052      	b.n	8008064 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007fc4:	e04e      	b.n	8008064 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007fc6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007fca:	2b08      	cmp	r3, #8
 8007fcc:	d827      	bhi.n	800801e <UART_SetConfig+0x506>
 8007fce:	a201      	add	r2, pc, #4	@ (adr r2, 8007fd4 <UART_SetConfig+0x4bc>)
 8007fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fd4:	08007ff9 	.word	0x08007ff9
 8007fd8:	08008001 	.word	0x08008001
 8007fdc:	08008009 	.word	0x08008009
 8007fe0:	0800801f 	.word	0x0800801f
 8007fe4:	0800800f 	.word	0x0800800f
 8007fe8:	0800801f 	.word	0x0800801f
 8007fec:	0800801f 	.word	0x0800801f
 8007ff0:	0800801f 	.word	0x0800801f
 8007ff4:	08008017 	.word	0x08008017
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ff8:	f7fb ffc0 	bl	8003f7c <HAL_RCC_GetPCLK1Freq>
 8007ffc:	61f8      	str	r0, [r7, #28]
        break;
 8007ffe:	e014      	b.n	800802a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008000:	f7fb ffd2 	bl	8003fa8 <HAL_RCC_GetPCLK2Freq>
 8008004:	61f8      	str	r0, [r7, #28]
        break;
 8008006:	e010      	b.n	800802a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008008:	4b1e      	ldr	r3, [pc, #120]	@ (8008084 <UART_SetConfig+0x56c>)
 800800a:	61fb      	str	r3, [r7, #28]
        break;
 800800c:	e00d      	b.n	800802a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800800e:	f7fb ff1d 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8008012:	61f8      	str	r0, [r7, #28]
        break;
 8008014:	e009      	b.n	800802a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800801a:	61fb      	str	r3, [r7, #28]
        break;
 800801c:	e005      	b.n	800802a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800801e:	2300      	movs	r3, #0
 8008020:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008028:	bf00      	nop
    }

    if (pclk != 0U)
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d019      	beq.n	8008064 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	085a      	lsrs	r2, r3, #1
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	441a      	add	r2, r3
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008042:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	2b0f      	cmp	r3, #15
 8008048:	d909      	bls.n	800805e <UART_SetConfig+0x546>
 800804a:	69bb      	ldr	r3, [r7, #24]
 800804c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008050:	d205      	bcs.n	800805e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	b29a      	uxth	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	60da      	str	r2, [r3, #12]
 800805c:	e002      	b.n	8008064 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2200      	movs	r2, #0
 800806e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008070:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008074:	4618      	mov	r0, r3
 8008076:	3728      	adds	r7, #40	@ 0x28
 8008078:	46bd      	mov	sp, r7
 800807a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800807e:	bf00      	nop
 8008080:	40008000 	.word	0x40008000
 8008084:	00f42400 	.word	0x00f42400

08008088 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008094:	f003 0308 	and.w	r3, r3, #8
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00a      	beq.n	80080b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	430a      	orrs	r2, r1
 80080b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d8:	f003 0302 	and.w	r3, r3, #2
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00a      	beq.n	80080f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fa:	f003 0304 	and.w	r3, r3, #4
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	430a      	orrs	r2, r1
 8008116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811c:	f003 0310 	and.w	r3, r3, #16
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800813e:	f003 0320 	and.w	r3, r3, #32
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008164:	2b00      	cmp	r3, #0
 8008166:	d01a      	beq.n	800819e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	430a      	orrs	r2, r1
 800817c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008182:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008186:	d10a      	bne.n	800819e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	430a      	orrs	r2, r1
 800819c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00a      	beq.n	80081c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	430a      	orrs	r2, r1
 80081be:	605a      	str	r2, [r3, #4]
  }
}
 80081c0:	bf00      	nop
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b098      	sub	sp, #96	@ 0x60
 80081d0:	af02      	add	r7, sp, #8
 80081d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081dc:	f7f9 fdac 	bl	8001d38 <HAL_GetTick>
 80081e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 0308 	and.w	r3, r3, #8
 80081ec:	2b08      	cmp	r3, #8
 80081ee:	d12e      	bne.n	800824e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081f4:	9300      	str	r3, [sp, #0]
 80081f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081f8:	2200      	movs	r2, #0
 80081fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f88c 	bl	800831c <UART_WaitOnFlagUntilTimeout>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d021      	beq.n	800824e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008212:	e853 3f00 	ldrex	r3, [r3]
 8008216:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800821a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800821e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	461a      	mov	r2, r3
 8008226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008228:	647b      	str	r3, [r7, #68]	@ 0x44
 800822a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800822e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008230:	e841 2300 	strex	r3, r2, [r1]
 8008234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008238:	2b00      	cmp	r3, #0
 800823a:	d1e6      	bne.n	800820a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2220      	movs	r2, #32
 8008240:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e062      	b.n	8008314 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 0304 	and.w	r3, r3, #4
 8008258:	2b04      	cmp	r3, #4
 800825a:	d149      	bne.n	80082f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800825c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008264:	2200      	movs	r2, #0
 8008266:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f856 	bl	800831c <UART_WaitOnFlagUntilTimeout>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d03c      	beq.n	80082f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827e:	e853 3f00 	ldrex	r3, [r3]
 8008282:	623b      	str	r3, [r7, #32]
   return(result);
 8008284:	6a3b      	ldr	r3, [r7, #32]
 8008286:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800828a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	461a      	mov	r2, r3
 8008292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008294:	633b      	str	r3, [r7, #48]	@ 0x30
 8008296:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800829a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800829c:	e841 2300 	strex	r3, r2, [r1]
 80082a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e6      	bne.n	8008276 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	3308      	adds	r3, #8
 80082ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	e853 3f00 	ldrex	r3, [r3]
 80082b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f023 0301 	bic.w	r3, r3, #1
 80082be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3308      	adds	r3, #8
 80082c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082c8:	61fa      	str	r2, [r7, #28]
 80082ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	69b9      	ldr	r1, [r7, #24]
 80082ce:	69fa      	ldr	r2, [r7, #28]
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	617b      	str	r3, [r7, #20]
   return(result);
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e5      	bne.n	80082a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2220      	movs	r2, #32
 80082e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082ec:	2303      	movs	r3, #3
 80082ee:	e011      	b.n	8008314 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2220      	movs	r2, #32
 80082f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2220      	movs	r2, #32
 80082fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	3758      	adds	r7, #88	@ 0x58
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	60f8      	str	r0, [r7, #12]
 8008324:	60b9      	str	r1, [r7, #8]
 8008326:	603b      	str	r3, [r7, #0]
 8008328:	4613      	mov	r3, r2
 800832a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800832c:	e04f      	b.n	80083ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008334:	d04b      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008336:	f7f9 fcff 	bl	8001d38 <HAL_GetTick>
 800833a:	4602      	mov	r2, r0
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	69ba      	ldr	r2, [r7, #24]
 8008342:	429a      	cmp	r2, r3
 8008344:	d302      	bcc.n	800834c <UART_WaitOnFlagUntilTimeout+0x30>
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800834c:	2303      	movs	r3, #3
 800834e:	e04e      	b.n	80083ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f003 0304 	and.w	r3, r3, #4
 800835a:	2b00      	cmp	r3, #0
 800835c:	d037      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	2b80      	cmp	r3, #128	@ 0x80
 8008362:	d034      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	2b40      	cmp	r3, #64	@ 0x40
 8008368:	d031      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	f003 0308 	and.w	r3, r3, #8
 8008374:	2b08      	cmp	r3, #8
 8008376:	d110      	bne.n	800839a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2208      	movs	r2, #8
 800837e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	f000 f8ff 	bl	8008584 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2208      	movs	r2, #8
 800838a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e029      	b.n	80083ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	69db      	ldr	r3, [r3, #28]
 80083a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083a8:	d111      	bne.n	80083ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f000 f8e5 	bl	8008584 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2220      	movs	r2, #32
 80083be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80083ca:	2303      	movs	r3, #3
 80083cc:	e00f      	b.n	80083ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	69da      	ldr	r2, [r3, #28]
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	4013      	ands	r3, r2
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	429a      	cmp	r2, r3
 80083dc:	bf0c      	ite	eq
 80083de:	2301      	moveq	r3, #1
 80083e0:	2300      	movne	r3, #0
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	461a      	mov	r2, r3
 80083e6:	79fb      	ldrb	r3, [r7, #7]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d0a0      	beq.n	800832e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
	...

080083f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b097      	sub	sp, #92	@ 0x5c
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	4613      	mov	r3, r2
 8008404:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	88fa      	ldrh	r2, [r7, #6]
 8008410:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	88fa      	ldrh	r2, [r7, #6]
 8008418:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2200      	movs	r2, #0
 8008420:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800842a:	d10e      	bne.n	800844a <UART_Start_Receive_IT+0x52>
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d105      	bne.n	8008440 <UART_Start_Receive_IT+0x48>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800843a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800843e:	e02d      	b.n	800849c <UART_Start_Receive_IT+0xa4>
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	22ff      	movs	r2, #255	@ 0xff
 8008444:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008448:	e028      	b.n	800849c <UART_Start_Receive_IT+0xa4>
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10d      	bne.n	800846e <UART_Start_Receive_IT+0x76>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d104      	bne.n	8008464 <UART_Start_Receive_IT+0x6c>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	22ff      	movs	r2, #255	@ 0xff
 800845e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008462:	e01b      	b.n	800849c <UART_Start_Receive_IT+0xa4>
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	227f      	movs	r2, #127	@ 0x7f
 8008468:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800846c:	e016      	b.n	800849c <UART_Start_Receive_IT+0xa4>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008476:	d10d      	bne.n	8008494 <UART_Start_Receive_IT+0x9c>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d104      	bne.n	800848a <UART_Start_Receive_IT+0x92>
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	227f      	movs	r2, #127	@ 0x7f
 8008484:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008488:	e008      	b.n	800849c <UART_Start_Receive_IT+0xa4>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	223f      	movs	r2, #63	@ 0x3f
 800848e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008492:	e003      	b.n	800849c <UART_Start_Receive_IT+0xa4>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2200      	movs	r2, #0
 80084a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2222      	movs	r2, #34	@ 0x22
 80084a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3308      	adds	r3, #8
 80084b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b6:	e853 3f00 	ldrex	r3, [r3]
 80084ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084be:	f043 0301 	orr.w	r3, r3, #1
 80084c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3308      	adds	r3, #8
 80084ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80084cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80084ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80084d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084d4:	e841 2300 	strex	r3, r2, [r1]
 80084d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80084da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1e5      	bne.n	80084ac <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084e8:	d107      	bne.n	80084fa <UART_Start_Receive_IT+0x102>
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d103      	bne.n	80084fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	4a21      	ldr	r2, [pc, #132]	@ (800857c <UART_Start_Receive_IT+0x184>)
 80084f6:	669a      	str	r2, [r3, #104]	@ 0x68
 80084f8:	e002      	b.n	8008500 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4a20      	ldr	r2, [pc, #128]	@ (8008580 <UART_Start_Receive_IT+0x188>)
 80084fe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d019      	beq.n	800853c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008510:	e853 3f00 	ldrex	r3, [r3]
 8008514:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800851c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	461a      	mov	r2, r3
 8008524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008526:	637b      	str	r3, [r7, #52]	@ 0x34
 8008528:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800852c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e6      	bne.n	8008508 <UART_Start_Receive_IT+0x110>
 800853a:	e018      	b.n	800856e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	e853 3f00 	ldrex	r3, [r3]
 8008548:	613b      	str	r3, [r7, #16]
   return(result);
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	f043 0320 	orr.w	r3, r3, #32
 8008550:	653b      	str	r3, [r7, #80]	@ 0x50
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	461a      	mov	r2, r3
 8008558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800855a:	623b      	str	r3, [r7, #32]
 800855c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855e:	69f9      	ldr	r1, [r7, #28]
 8008560:	6a3a      	ldr	r2, [r7, #32]
 8008562:	e841 2300 	strex	r3, r2, [r1]
 8008566:	61bb      	str	r3, [r7, #24]
   return(result);
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1e6      	bne.n	800853c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	375c      	adds	r7, #92	@ 0x5c
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	08008889 	.word	0x08008889
 8008580:	080086cd 	.word	0x080086cd

08008584 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008584:	b480      	push	{r7}
 8008586:	b095      	sub	sp, #84	@ 0x54
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008594:	e853 3f00 	ldrex	r3, [r3]
 8008598:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	461a      	mov	r2, r3
 80085a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80085ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085b2:	e841 2300 	strex	r3, r2, [r1]
 80085b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1e6      	bne.n	800858c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3308      	adds	r3, #8
 80085c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c6:	6a3b      	ldr	r3, [r7, #32]
 80085c8:	e853 3f00 	ldrex	r3, [r3]
 80085cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	f023 0301 	bic.w	r3, r3, #1
 80085d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	3308      	adds	r3, #8
 80085dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085e6:	e841 2300 	strex	r3, r2, [r1]
 80085ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1e5      	bne.n	80085be <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d118      	bne.n	800862c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	e853 3f00 	ldrex	r3, [r3]
 8008606:	60bb      	str	r3, [r7, #8]
   return(result);
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	f023 0310 	bic.w	r3, r3, #16
 800860e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	461a      	mov	r2, r3
 8008616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008618:	61bb      	str	r3, [r7, #24]
 800861a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861c:	6979      	ldr	r1, [r7, #20]
 800861e:	69ba      	ldr	r2, [r7, #24]
 8008620:	e841 2300 	strex	r3, r2, [r1]
 8008624:	613b      	str	r3, [r7, #16]
   return(result);
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1e6      	bne.n	80085fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2220      	movs	r2, #32
 8008630:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008640:	bf00      	nop
 8008642:	3754      	adds	r7, #84	@ 0x54
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008658:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f7ff fa3e 	bl	8007aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008670:	bf00      	nop
 8008672:	3710      	adds	r7, #16
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b088      	sub	sp, #32
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	e853 3f00 	ldrex	r3, [r3]
 800868c:	60bb      	str	r3, [r7, #8]
   return(result);
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008694:	61fb      	str	r3, [r7, #28]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	461a      	mov	r2, r3
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	61bb      	str	r3, [r7, #24]
 80086a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a2:	6979      	ldr	r1, [r7, #20]
 80086a4:	69ba      	ldr	r2, [r7, #24]
 80086a6:	e841 2300 	strex	r3, r2, [r1]
 80086aa:	613b      	str	r3, [r7, #16]
   return(result);
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1e6      	bne.n	8008680 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2220      	movs	r2, #32
 80086b6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7ff fa0a 	bl	8007ad8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086c4:	bf00      	nop
 80086c6:	3720      	adds	r7, #32
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b09c      	sub	sp, #112	@ 0x70
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086e4:	2b22      	cmp	r3, #34	@ 0x22
 80086e6:	f040 80be 	bne.w	8008866 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80086f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80086f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80086f8:	b2d9      	uxtb	r1, r3
 80086fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80086fe:	b2da      	uxtb	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008704:	400a      	ands	r2, r1
 8008706:	b2d2      	uxtb	r2, r2
 8008708:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800870e:	1c5a      	adds	r2, r3, #1
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800871a:	b29b      	uxth	r3, r3
 800871c:	3b01      	subs	r3, #1
 800871e:	b29a      	uxth	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800872c:	b29b      	uxth	r3, r3
 800872e:	2b00      	cmp	r3, #0
 8008730:	f040 80a3 	bne.w	800887a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800873c:	e853 3f00 	ldrex	r3, [r3]
 8008740:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008742:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008748:	66bb      	str	r3, [r7, #104]	@ 0x68
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	461a      	mov	r2, r3
 8008750:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008752:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008754:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008756:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008758:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800875a:	e841 2300 	strex	r3, r2, [r1]
 800875e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008760:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e6      	bne.n	8008734 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3308      	adds	r3, #8
 800876c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008778:	f023 0301 	bic.w	r3, r3, #1
 800877c:	667b      	str	r3, [r7, #100]	@ 0x64
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3308      	adds	r3, #8
 8008784:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008786:	647a      	str	r2, [r7, #68]	@ 0x44
 8008788:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800878c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800878e:	e841 2300 	strex	r3, r2, [r1]
 8008792:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1e5      	bne.n	8008766 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2220      	movs	r2, #32
 800879e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2200      	movs	r2, #0
 80087ac:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a34      	ldr	r2, [pc, #208]	@ (8008884 <UART_RxISR_8BIT+0x1b8>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d01f      	beq.n	80087f8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d018      	beq.n	80087f8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	e853 3f00 	ldrex	r3, [r3]
 80087d2:	623b      	str	r3, [r7, #32]
   return(result);
 80087d4:	6a3b      	ldr	r3, [r7, #32]
 80087d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80087da:	663b      	str	r3, [r7, #96]	@ 0x60
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	461a      	mov	r2, r3
 80087e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80087e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087ec:	e841 2300 	strex	r3, r2, [r1]
 80087f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d1e6      	bne.n	80087c6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d12e      	bne.n	800885e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	e853 3f00 	ldrex	r3, [r3]
 8008812:	60fb      	str	r3, [r7, #12]
   return(result);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f023 0310 	bic.w	r3, r3, #16
 800881a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	461a      	mov	r2, r3
 8008822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008824:	61fb      	str	r3, [r7, #28]
 8008826:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008828:	69b9      	ldr	r1, [r7, #24]
 800882a:	69fa      	ldr	r2, [r7, #28]
 800882c:	e841 2300 	strex	r3, r2, [r1]
 8008830:	617b      	str	r3, [r7, #20]
   return(result);
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1e6      	bne.n	8008806 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	f003 0310 	and.w	r3, r3, #16
 8008842:	2b10      	cmp	r3, #16
 8008844:	d103      	bne.n	800884e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2210      	movs	r2, #16
 800884c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008854:	4619      	mov	r1, r3
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f7ff f952 	bl	8007b00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800885c:	e00d      	b.n	800887a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f002 fa8e 	bl	800ad80 <HAL_UART_RxCpltCallback>
}
 8008864:	e009      	b.n	800887a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	8b1b      	ldrh	r3, [r3, #24]
 800886c:	b29a      	uxth	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f042 0208 	orr.w	r2, r2, #8
 8008876:	b292      	uxth	r2, r2
 8008878:	831a      	strh	r2, [r3, #24]
}
 800887a:	bf00      	nop
 800887c:	3770      	adds	r7, #112	@ 0x70
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	40008000 	.word	0x40008000

08008888 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b09c      	sub	sp, #112	@ 0x70
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008896:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088a0:	2b22      	cmp	r3, #34	@ 0x22
 80088a2:	f040 80be 	bne.w	8008a22 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80088ac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088b4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80088b6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80088ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80088be:	4013      	ands	r3, r2
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80088c4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ca:	1c9a      	adds	r2, r3, #2
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	3b01      	subs	r3, #1
 80088da:	b29a      	uxth	r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f040 80a3 	bne.w	8008a36 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088f8:	e853 3f00 	ldrex	r3, [r3]
 80088fc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80088fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008900:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008904:	667b      	str	r3, [r7, #100]	@ 0x64
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800890e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008910:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008912:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008914:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008916:	e841 2300 	strex	r3, r2, [r1]
 800891a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800891c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800891e:	2b00      	cmp	r3, #0
 8008920:	d1e6      	bne.n	80088f0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3308      	adds	r3, #8
 8008928:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800892c:	e853 3f00 	ldrex	r3, [r3]
 8008930:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008934:	f023 0301 	bic.w	r3, r3, #1
 8008938:	663b      	str	r3, [r7, #96]	@ 0x60
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	3308      	adds	r3, #8
 8008940:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008942:	643a      	str	r2, [r7, #64]	@ 0x40
 8008944:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008946:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008948:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800894a:	e841 2300 	strex	r3, r2, [r1]
 800894e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1e5      	bne.n	8008922 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2220      	movs	r2, #32
 800895a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a34      	ldr	r2, [pc, #208]	@ (8008a40 <UART_RxISR_16BIT+0x1b8>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d01f      	beq.n	80089b4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800897e:	2b00      	cmp	r3, #0
 8008980:	d018      	beq.n	80089b4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	e853 3f00 	ldrex	r3, [r3]
 800898e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008996:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	461a      	mov	r2, r3
 800899e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80089a2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089a8:	e841 2300 	strex	r3, r2, [r1]
 80089ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1e6      	bne.n	8008982 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d12e      	bne.n	8008a1a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	f023 0310 	bic.w	r3, r3, #16
 80089d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	461a      	mov	r2, r3
 80089de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089e0:	61bb      	str	r3, [r7, #24]
 80089e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e4:	6979      	ldr	r1, [r7, #20]
 80089e6:	69ba      	ldr	r2, [r7, #24]
 80089e8:	e841 2300 	strex	r3, r2, [r1]
 80089ec:	613b      	str	r3, [r7, #16]
   return(result);
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1e6      	bne.n	80089c2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	69db      	ldr	r3, [r3, #28]
 80089fa:	f003 0310 	and.w	r3, r3, #16
 80089fe:	2b10      	cmp	r3, #16
 8008a00:	d103      	bne.n	8008a0a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2210      	movs	r2, #16
 8008a08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008a10:	4619      	mov	r1, r3
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7ff f874 	bl	8007b00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a18:	e00d      	b.n	8008a36 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f002 f9b0 	bl	800ad80 <HAL_UART_RxCpltCallback>
}
 8008a20:	e009      	b.n	8008a36 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	8b1b      	ldrh	r3, [r3, #24]
 8008a28:	b29a      	uxth	r2, r3
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f042 0208 	orr.w	r2, r2, #8
 8008a32:	b292      	uxth	r2, r2
 8008a34:	831a      	strh	r2, [r3, #24]
}
 8008a36:	bf00      	nop
 8008a38:	3770      	adds	r7, #112	@ 0x70
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	40008000 	.word	0x40008000

08008a44 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	4603      	mov	r3, r0
 8008a60:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008a62:	2300      	movs	r3, #0
 8008a64:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008a66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008a6a:	2b84      	cmp	r3, #132	@ 0x84
 8008a6c:	d005      	beq.n	8008a7a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008a6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	4413      	add	r3, r2
 8008a76:	3303      	adds	r3, #3
 8008a78:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3714      	adds	r7, #20
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008a8c:	f000 fde2 	bl	8009654 <vTaskStartScheduler>
  
  return osOK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008a96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a98:	b089      	sub	sp, #36	@ 0x24
 8008a9a:	af04      	add	r7, sp, #16
 8008a9c:	6078      	str	r0, [r7, #4]
 8008a9e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	695b      	ldr	r3, [r3, #20]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d020      	beq.n	8008aea <osThreadCreate+0x54>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	699b      	ldr	r3, [r3, #24]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d01c      	beq.n	8008aea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	685c      	ldr	r4, [r3, #4]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	691e      	ldr	r6, [r3, #16]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7ff ffc8 	bl	8008a58 <makeFreeRtosPriority>
 8008ac8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	687a      	ldr	r2, [r7, #4]
 8008ad0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ad2:	9202      	str	r2, [sp, #8]
 8008ad4:	9301      	str	r3, [sp, #4]
 8008ad6:	9100      	str	r1, [sp, #0]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	4632      	mov	r2, r6
 8008adc:	4629      	mov	r1, r5
 8008ade:	4620      	mov	r0, r4
 8008ae0:	f000 fbd2 	bl	8009288 <xTaskCreateStatic>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	60fb      	str	r3, [r7, #12]
 8008ae8:	e01c      	b.n	8008b24 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	685c      	ldr	r4, [r3, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008af6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7ff ffaa 	bl	8008a58 <makeFreeRtosPriority>
 8008b04:	4602      	mov	r2, r0
 8008b06:	f107 030c 	add.w	r3, r7, #12
 8008b0a:	9301      	str	r3, [sp, #4]
 8008b0c:	9200      	str	r2, [sp, #0]
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	4632      	mov	r2, r6
 8008b12:	4629      	mov	r1, r5
 8008b14:	4620      	mov	r0, r4
 8008b16:	f000 fc17 	bl	8009348 <xTaskCreate>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d001      	beq.n	8008b24 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008b20:	2300      	movs	r3, #0
 8008b22:	e000      	b.n	8008b26 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008b24:	68fb      	ldr	r3, [r7, #12]
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3714      	adds	r7, #20
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b2e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008b2e:	b580      	push	{r7, lr}
 8008b30:	b084      	sub	sp, #16
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <osDelay+0x16>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	e000      	b.n	8008b46 <osDelay+0x18>
 8008b44:	2301      	movs	r3, #1
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 fd4e 	bl	80095e8 <vTaskDelay>
  
  return osOK;
 8008b4c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008b56:	b480      	push	{r7}
 8008b58:	b083      	sub	sp, #12
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f103 0208 	add.w	r2, r3, #8
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008b6e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f103 0208 	add.w	r2, r3, #8
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f103 0208 	add.w	r2, r3, #8
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008b8a:	bf00      	nop
 8008b8c:	370c      	adds	r7, #12
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008b96:	b480      	push	{r7}
 8008b98:	b083      	sub	sp, #12
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b085      	sub	sp, #20
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	689a      	ldr	r2, [r3, #8]
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	683a      	ldr	r2, [r7, #0]
 8008bd4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	683a      	ldr	r2, [r7, #0]
 8008bda:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	1c5a      	adds	r2, r3, #1
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	601a      	str	r2, [r3, #0]
}
 8008bec:	bf00      	nop
 8008bee:	3714      	adds	r7, #20
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c0e:	d103      	bne.n	8008c18 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	60fb      	str	r3, [r7, #12]
 8008c16:	e00c      	b.n	8008c32 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	3308      	adds	r3, #8
 8008c1c:	60fb      	str	r3, [r7, #12]
 8008c1e:	e002      	b.n	8008c26 <vListInsert+0x2e>
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	60fb      	str	r3, [r7, #12]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d2f6      	bcs.n	8008c20 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	685a      	ldr	r2, [r3, #4]
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	683a      	ldr	r2, [r7, #0]
 8008c40:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	683a      	ldr	r2, [r7, #0]
 8008c4c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	1c5a      	adds	r2, r3, #1
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	601a      	str	r2, [r3, #0]
}
 8008c5e:	bf00      	nop
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b085      	sub	sp, #20
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	6892      	ldr	r2, [r2, #8]
 8008c80:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	6852      	ldr	r2, [r2, #4]
 8008c8a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d103      	bne.n	8008c9e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	689a      	ldr	r2, [r3, #8]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	1e5a      	subs	r2, r3, #1
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
	...

08008cc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d10b      	bne.n	8008cec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd8:	f383 8811 	msr	BASEPRI, r3
 8008cdc:	f3bf 8f6f 	isb	sy
 8008ce0:	f3bf 8f4f 	dsb	sy
 8008ce4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008ce6:	bf00      	nop
 8008ce8:	bf00      	nop
 8008cea:	e7fd      	b.n	8008ce8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008cec:	f001 fbec 	bl	800a4c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cf8:	68f9      	ldr	r1, [r7, #12]
 8008cfa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008cfc:	fb01 f303 	mul.w	r3, r1, r3
 8008d00:	441a      	add	r2, r3
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	68f9      	ldr	r1, [r7, #12]
 8008d20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d22:	fb01 f303 	mul.w	r3, r1, r3
 8008d26:	441a      	add	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	22ff      	movs	r2, #255	@ 0xff
 8008d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	22ff      	movs	r2, #255	@ 0xff
 8008d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d114      	bne.n	8008d6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	691b      	ldr	r3, [r3, #16]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d01a      	beq.n	8008d80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3310      	adds	r3, #16
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 feda 	bl	8009b08 <xTaskRemoveFromEventList>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d012      	beq.n	8008d80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d90 <xQueueGenericReset+0xd0>)
 8008d5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d60:	601a      	str	r2, [r3, #0]
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	e009      	b.n	8008d80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	3310      	adds	r3, #16
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7ff fef0 	bl	8008b56 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3324      	adds	r3, #36	@ 0x24
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7ff feeb 	bl	8008b56 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008d80:	f001 fbd4 	bl	800a52c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008d84:	2301      	movs	r3, #1
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3710      	adds	r7, #16
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	e000ed04 	.word	0xe000ed04

08008d94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b08a      	sub	sp, #40	@ 0x28
 8008d98:	af02      	add	r7, sp, #8
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10b      	bne.n	8008dc0 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	613b      	str	r3, [r7, #16]
}
 8008dba:	bf00      	nop
 8008dbc:	bf00      	nop
 8008dbe:	e7fd      	b.n	8008dbc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	68ba      	ldr	r2, [r7, #8]
 8008dc4:	fb02 f303 	mul.w	r3, r2, r3
 8008dc8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	3348      	adds	r3, #72	@ 0x48
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f001 fc9c 	bl	800a70c <pvPortMalloc>
 8008dd4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d011      	beq.n	8008e00 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	3348      	adds	r3, #72	@ 0x48
 8008de4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008de6:	69bb      	ldr	r3, [r7, #24]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008dee:	79fa      	ldrb	r2, [r7, #7]
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	9300      	str	r3, [sp, #0]
 8008df4:	4613      	mov	r3, r2
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	68b9      	ldr	r1, [r7, #8]
 8008dfa:	68f8      	ldr	r0, [r7, #12]
 8008dfc:	f000 f805 	bl	8008e0a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008e00:	69bb      	ldr	r3, [r7, #24]
	}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3720      	adds	r7, #32
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b084      	sub	sp, #16
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	60f8      	str	r0, [r7, #12]
 8008e12:	60b9      	str	r1, [r7, #8]
 8008e14:	607a      	str	r2, [r7, #4]
 8008e16:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d103      	bne.n	8008e26 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	69ba      	ldr	r2, [r7, #24]
 8008e22:	601a      	str	r2, [r3, #0]
 8008e24:	e002      	b.n	8008e2c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008e26:	69bb      	ldr	r3, [r7, #24]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	68ba      	ldr	r2, [r7, #8]
 8008e36:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008e38:	2101      	movs	r1, #1
 8008e3a:	69b8      	ldr	r0, [r7, #24]
 8008e3c:	f7ff ff40 	bl	8008cc0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008e40:	bf00      	nop
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b08e      	sub	sp, #56	@ 0x38
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d10b      	bne.n	8008e74 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	623b      	str	r3, [r7, #32]
}
 8008e6e:	bf00      	nop
 8008e70:	bf00      	nop
 8008e72:	e7fd      	b.n	8008e70 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00b      	beq.n	8008e94 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e80:	f383 8811 	msr	BASEPRI, r3
 8008e84:	f3bf 8f6f 	isb	sy
 8008e88:	f3bf 8f4f 	dsb	sy
 8008e8c:	61fb      	str	r3, [r7, #28]
}
 8008e8e:	bf00      	nop
 8008e90:	bf00      	nop
 8008e92:	e7fd      	b.n	8008e90 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d103      	bne.n	8008ea4 <xQueueGiveFromISR+0x5c>
 8008e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d101      	bne.n	8008ea8 <xQueueGiveFromISR+0x60>
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	e000      	b.n	8008eaa <xQueueGiveFromISR+0x62>
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10b      	bne.n	8008ec6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	61bb      	str	r3, [r7, #24]
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	e7fd      	b.n	8008ec2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ec6:	f001 fbdf 	bl	800a688 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008eca:	f3ef 8211 	mrs	r2, BASEPRI
 8008ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	617a      	str	r2, [r7, #20]
 8008ee0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008ee2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d22b      	bcs.n	8008f4e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008efc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f02:	1c5a      	adds	r2, r3, #1
 8008f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f06:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008f08:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f10:	d112      	bne.n	8008f38 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d016      	beq.n	8008f48 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1c:	3324      	adds	r3, #36	@ 0x24
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f000 fdf2 	bl	8009b08 <xTaskRemoveFromEventList>
 8008f24:	4603      	mov	r3, r0
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00e      	beq.n	8008f48 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d00b      	beq.n	8008f48 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	2201      	movs	r2, #1
 8008f34:	601a      	str	r2, [r3, #0]
 8008f36:	e007      	b.n	8008f48 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	b25a      	sxtb	r2, r3
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f4c:	e001      	b.n	8008f52 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f54:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3738      	adds	r7, #56	@ 0x38
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08e      	sub	sp, #56	@ 0x38
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f72:	2300      	movs	r3, #0
 8008f74:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d10b      	bne.n	8008f9c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f88:	f383 8811 	msr	BASEPRI, r3
 8008f8c:	f3bf 8f6f 	isb	sy
 8008f90:	f3bf 8f4f 	dsb	sy
 8008f94:	623b      	str	r3, [r7, #32]
}
 8008f96:	bf00      	nop
 8008f98:	bf00      	nop
 8008f9a:	e7fd      	b.n	8008f98 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00b      	beq.n	8008fbc <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa8:	f383 8811 	msr	BASEPRI, r3
 8008fac:	f3bf 8f6f 	isb	sy
 8008fb0:	f3bf 8f4f 	dsb	sy
 8008fb4:	61fb      	str	r3, [r7, #28]
}
 8008fb6:	bf00      	nop
 8008fb8:	bf00      	nop
 8008fba:	e7fd      	b.n	8008fb8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fbc:	f000 ff6a 	bl	8009e94 <xTaskGetSchedulerState>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d102      	bne.n	8008fcc <xQueueSemaphoreTake+0x64>
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d101      	bne.n	8008fd0 <xQueueSemaphoreTake+0x68>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e000      	b.n	8008fd2 <xQueueSemaphoreTake+0x6a>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10b      	bne.n	8008fee <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	61bb      	str	r3, [r7, #24]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fee:	f001 fa6b 	bl	800a4c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ff6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d024      	beq.n	8009048 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009000:	1e5a      	subs	r2, r3, #1
 8009002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009004:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d104      	bne.n	8009018 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800900e:	f001 f865 	bl	800a0dc <pvTaskIncrementMutexHeldCount>
 8009012:	4602      	mov	r2, r0
 8009014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009016:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800901a:	691b      	ldr	r3, [r3, #16]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d00f      	beq.n	8009040 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009022:	3310      	adds	r3, #16
 8009024:	4618      	mov	r0, r3
 8009026:	f000 fd6f 	bl	8009b08 <xTaskRemoveFromEventList>
 800902a:	4603      	mov	r3, r0
 800902c:	2b00      	cmp	r3, #0
 800902e:	d007      	beq.n	8009040 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009030:	4b54      	ldr	r3, [pc, #336]	@ (8009184 <xQueueSemaphoreTake+0x21c>)
 8009032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009036:	601a      	str	r2, [r3, #0]
 8009038:	f3bf 8f4f 	dsb	sy
 800903c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009040:	f001 fa74 	bl	800a52c <vPortExitCritical>
				return pdPASS;
 8009044:	2301      	movs	r3, #1
 8009046:	e098      	b.n	800917a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d112      	bne.n	8009074 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800904e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009050:	2b00      	cmp	r3, #0
 8009052:	d00b      	beq.n	800906c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009058:	f383 8811 	msr	BASEPRI, r3
 800905c:	f3bf 8f6f 	isb	sy
 8009060:	f3bf 8f4f 	dsb	sy
 8009064:	617b      	str	r3, [r7, #20]
}
 8009066:	bf00      	nop
 8009068:	bf00      	nop
 800906a:	e7fd      	b.n	8009068 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800906c:	f001 fa5e 	bl	800a52c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009070:	2300      	movs	r3, #0
 8009072:	e082      	b.n	800917a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009076:	2b00      	cmp	r3, #0
 8009078:	d106      	bne.n	8009088 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800907a:	f107 030c 	add.w	r3, r7, #12
 800907e:	4618      	mov	r0, r3
 8009080:	f000 fda6 	bl	8009bd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009084:	2301      	movs	r3, #1
 8009086:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009088:	f001 fa50 	bl	800a52c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800908c:	f000 fb4c 	bl	8009728 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009090:	f001 fa1a 	bl	800a4c8 <vPortEnterCritical>
 8009094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009096:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800909a:	b25b      	sxtb	r3, r3
 800909c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090a0:	d103      	bne.n	80090aa <xQueueSemaphoreTake+0x142>
 80090a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a4:	2200      	movs	r2, #0
 80090a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090b0:	b25b      	sxtb	r3, r3
 80090b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090b6:	d103      	bne.n	80090c0 <xQueueSemaphoreTake+0x158>
 80090b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ba:	2200      	movs	r2, #0
 80090bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090c0:	f001 fa34 	bl	800a52c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090c4:	463a      	mov	r2, r7
 80090c6:	f107 030c 	add.w	r3, r7, #12
 80090ca:	4611      	mov	r1, r2
 80090cc:	4618      	mov	r0, r3
 80090ce:	f000 fd95 	bl	8009bfc <xTaskCheckForTimeOut>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d132      	bne.n	800913e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090da:	f000 f8bf 	bl	800925c <prvIsQueueEmpty>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d026      	beq.n	8009132 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d109      	bne.n	8009100 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80090ec:	f001 f9ec 	bl	800a4c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	4618      	mov	r0, r3
 80090f6:	f000 feeb 	bl	8009ed0 <xTaskPriorityInherit>
 80090fa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80090fc:	f001 fa16 	bl	800a52c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009102:	3324      	adds	r3, #36	@ 0x24
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	4611      	mov	r1, r2
 8009108:	4618      	mov	r0, r3
 800910a:	f000 fcd7 	bl	8009abc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800910e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009110:	f000 f852 	bl	80091b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009114:	f000 fb16 	bl	8009744 <xTaskResumeAll>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	f47f af67 	bne.w	8008fee <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009120:	4b18      	ldr	r3, [pc, #96]	@ (8009184 <xQueueSemaphoreTake+0x21c>)
 8009122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009126:	601a      	str	r2, [r3, #0]
 8009128:	f3bf 8f4f 	dsb	sy
 800912c:	f3bf 8f6f 	isb	sy
 8009130:	e75d      	b.n	8008fee <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009132:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009134:	f000 f840 	bl	80091b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009138:	f000 fb04 	bl	8009744 <xTaskResumeAll>
 800913c:	e757      	b.n	8008fee <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800913e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009140:	f000 f83a 	bl	80091b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009144:	f000 fafe 	bl	8009744 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009148:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800914a:	f000 f887 	bl	800925c <prvIsQueueEmpty>
 800914e:	4603      	mov	r3, r0
 8009150:	2b00      	cmp	r3, #0
 8009152:	f43f af4c 	beq.w	8008fee <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	2b00      	cmp	r3, #0
 800915a:	d00d      	beq.n	8009178 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800915c:	f001 f9b4 	bl	800a4c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009160:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009162:	f000 f811 	bl	8009188 <prvGetDisinheritPriorityAfterTimeout>
 8009166:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800916e:	4618      	mov	r0, r3
 8009170:	f000 ff24 	bl	8009fbc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009174:	f001 f9da 	bl	800a52c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009178:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800917a:	4618      	mov	r0, r3
 800917c:	3738      	adds	r7, #56	@ 0x38
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	e000ed04 	.word	0xe000ed04

08009188 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009194:	2b00      	cmp	r3, #0
 8009196:	d006      	beq.n	80091a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f1c3 0307 	rsb	r3, r3, #7
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	e001      	b.n	80091aa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80091a6:	2300      	movs	r3, #0
 80091a8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80091aa:	68fb      	ldr	r3, [r7, #12]
	}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3714      	adds	r7, #20
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80091c0:	f001 f982 	bl	800a4c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80091ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091cc:	e011      	b.n	80091f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d012      	beq.n	80091fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	3324      	adds	r3, #36	@ 0x24
 80091da:	4618      	mov	r0, r3
 80091dc:	f000 fc94 	bl	8009b08 <xTaskRemoveFromEventList>
 80091e0:	4603      	mov	r3, r0
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80091e6:	f000 fd6d 	bl	8009cc4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	3b01      	subs	r3, #1
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	dce9      	bgt.n	80091ce <prvUnlockQueue+0x16>
 80091fa:	e000      	b.n	80091fe <prvUnlockQueue+0x46>
					break;
 80091fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	22ff      	movs	r2, #255	@ 0xff
 8009202:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009206:	f001 f991 	bl	800a52c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800920a:	f001 f95d 	bl	800a4c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009214:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009216:	e011      	b.n	800923c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	691b      	ldr	r3, [r3, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d012      	beq.n	8009246 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	3310      	adds	r3, #16
 8009224:	4618      	mov	r0, r3
 8009226:	f000 fc6f 	bl	8009b08 <xTaskRemoveFromEventList>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d001      	beq.n	8009234 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009230:	f000 fd48 	bl	8009cc4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009234:	7bbb      	ldrb	r3, [r7, #14]
 8009236:	3b01      	subs	r3, #1
 8009238:	b2db      	uxtb	r3, r3
 800923a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800923c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009240:	2b00      	cmp	r3, #0
 8009242:	dce9      	bgt.n	8009218 <prvUnlockQueue+0x60>
 8009244:	e000      	b.n	8009248 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009246:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	22ff      	movs	r2, #255	@ 0xff
 800924c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009250:	f001 f96c 	bl	800a52c <vPortExitCritical>
}
 8009254:	bf00      	nop
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009264:	f001 f930 	bl	800a4c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800926c:	2b00      	cmp	r3, #0
 800926e:	d102      	bne.n	8009276 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009270:	2301      	movs	r3, #1
 8009272:	60fb      	str	r3, [r7, #12]
 8009274:	e001      	b.n	800927a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009276:	2300      	movs	r3, #0
 8009278:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800927a:	f001 f957 	bl	800a52c <vPortExitCritical>

	return xReturn;
 800927e:	68fb      	ldr	r3, [r7, #12]
}
 8009280:	4618      	mov	r0, r3
 8009282:	3710      	adds	r7, #16
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009288:	b580      	push	{r7, lr}
 800928a:	b08e      	sub	sp, #56	@ 0x38
 800928c:	af04      	add	r7, sp, #16
 800928e:	60f8      	str	r0, [r7, #12]
 8009290:	60b9      	str	r1, [r7, #8]
 8009292:	607a      	str	r2, [r7, #4]
 8009294:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009298:	2b00      	cmp	r3, #0
 800929a:	d10b      	bne.n	80092b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800929c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a0:	f383 8811 	msr	BASEPRI, r3
 80092a4:	f3bf 8f6f 	isb	sy
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	623b      	str	r3, [r7, #32]
}
 80092ae:	bf00      	nop
 80092b0:	bf00      	nop
 80092b2:	e7fd      	b.n	80092b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80092b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d10b      	bne.n	80092d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80092ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	61fb      	str	r3, [r7, #28]
}
 80092cc:	bf00      	nop
 80092ce:	bf00      	nop
 80092d0:	e7fd      	b.n	80092ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80092d2:	23a0      	movs	r3, #160	@ 0xa0
 80092d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80092da:	d00b      	beq.n	80092f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80092dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e0:	f383 8811 	msr	BASEPRI, r3
 80092e4:	f3bf 8f6f 	isb	sy
 80092e8:	f3bf 8f4f 	dsb	sy
 80092ec:	61bb      	str	r3, [r7, #24]
}
 80092ee:	bf00      	nop
 80092f0:	bf00      	nop
 80092f2:	e7fd      	b.n	80092f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80092f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80092f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d01e      	beq.n	800933a <xTaskCreateStatic+0xb2>
 80092fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d01b      	beq.n	800933a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009304:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009308:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800930a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800930c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800930e:	2202      	movs	r2, #2
 8009310:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009314:	2300      	movs	r3, #0
 8009316:	9303      	str	r3, [sp, #12]
 8009318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931a:	9302      	str	r3, [sp, #8]
 800931c:	f107 0314 	add.w	r3, r7, #20
 8009320:	9301      	str	r3, [sp, #4]
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	9300      	str	r3, [sp, #0]
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	68b9      	ldr	r1, [r7, #8]
 800932c:	68f8      	ldr	r0, [r7, #12]
 800932e:	f000 f851 	bl	80093d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009332:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009334:	f000 f8ee 	bl	8009514 <prvAddNewTaskToReadyList>
 8009338:	e001      	b.n	800933e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800933a:	2300      	movs	r3, #0
 800933c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800933e:	697b      	ldr	r3, [r7, #20]
	}
 8009340:	4618      	mov	r0, r3
 8009342:	3728      	adds	r7, #40	@ 0x28
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}

08009348 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009348:	b580      	push	{r7, lr}
 800934a:	b08c      	sub	sp, #48	@ 0x30
 800934c:	af04      	add	r7, sp, #16
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	603b      	str	r3, [r7, #0]
 8009354:	4613      	mov	r3, r2
 8009356:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009358:	88fb      	ldrh	r3, [r7, #6]
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	4618      	mov	r0, r3
 800935e:	f001 f9d5 	bl	800a70c <pvPortMalloc>
 8009362:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00e      	beq.n	8009388 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800936a:	20a0      	movs	r0, #160	@ 0xa0
 800936c:	f001 f9ce 	bl	800a70c <pvPortMalloc>
 8009370:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009372:	69fb      	ldr	r3, [r7, #28]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d003      	beq.n	8009380 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	697a      	ldr	r2, [r7, #20]
 800937c:	631a      	str	r2, [r3, #48]	@ 0x30
 800937e:	e005      	b.n	800938c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009380:	6978      	ldr	r0, [r7, #20]
 8009382:	f001 fa91 	bl	800a8a8 <vPortFree>
 8009386:	e001      	b.n	800938c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009388:	2300      	movs	r3, #0
 800938a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800938c:	69fb      	ldr	r3, [r7, #28]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d017      	beq.n	80093c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800939a:	88fa      	ldrh	r2, [r7, #6]
 800939c:	2300      	movs	r3, #0
 800939e:	9303      	str	r3, [sp, #12]
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	9302      	str	r3, [sp, #8]
 80093a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a6:	9301      	str	r3, [sp, #4]
 80093a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093aa:	9300      	str	r3, [sp, #0]
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	68b9      	ldr	r1, [r7, #8]
 80093b0:	68f8      	ldr	r0, [r7, #12]
 80093b2:	f000 f80f 	bl	80093d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093b6:	69f8      	ldr	r0, [r7, #28]
 80093b8:	f000 f8ac 	bl	8009514 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80093bc:	2301      	movs	r3, #1
 80093be:	61bb      	str	r3, [r7, #24]
 80093c0:	e002      	b.n	80093c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80093c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80093c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80093c8:	69bb      	ldr	r3, [r7, #24]
	}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3720      	adds	r7, #32
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b088      	sub	sp, #32
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	607a      	str	r2, [r7, #4]
 80093e0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80093e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80093ec:	3b01      	subs	r3, #1
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	4413      	add	r3, r2
 80093f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	f023 0307 	bic.w	r3, r3, #7
 80093fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80093fc:	69bb      	ldr	r3, [r7, #24]
 80093fe:	f003 0307 	and.w	r3, r3, #7
 8009402:	2b00      	cmp	r3, #0
 8009404:	d00b      	beq.n	800941e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800940a:	f383 8811 	msr	BASEPRI, r3
 800940e:	f3bf 8f6f 	isb	sy
 8009412:	f3bf 8f4f 	dsb	sy
 8009416:	617b      	str	r3, [r7, #20]
}
 8009418:	bf00      	nop
 800941a:	bf00      	nop
 800941c:	e7fd      	b.n	800941a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d01f      	beq.n	8009464 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009424:	2300      	movs	r3, #0
 8009426:	61fb      	str	r3, [r7, #28]
 8009428:	e012      	b.n	8009450 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	4413      	add	r3, r2
 8009430:	7819      	ldrb	r1, [r3, #0]
 8009432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009434:	69fb      	ldr	r3, [r7, #28]
 8009436:	4413      	add	r3, r2
 8009438:	3334      	adds	r3, #52	@ 0x34
 800943a:	460a      	mov	r2, r1
 800943c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800943e:	68ba      	ldr	r2, [r7, #8]
 8009440:	69fb      	ldr	r3, [r7, #28]
 8009442:	4413      	add	r3, r2
 8009444:	781b      	ldrb	r3, [r3, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d006      	beq.n	8009458 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800944a:	69fb      	ldr	r3, [r7, #28]
 800944c:	3301      	adds	r3, #1
 800944e:	61fb      	str	r3, [r7, #28]
 8009450:	69fb      	ldr	r3, [r7, #28]
 8009452:	2b0f      	cmp	r3, #15
 8009454:	d9e9      	bls.n	800942a <prvInitialiseNewTask+0x56>
 8009456:	e000      	b.n	800945a <prvInitialiseNewTask+0x86>
			{
				break;
 8009458:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800945a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945c:	2200      	movs	r2, #0
 800945e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009462:	e003      	b.n	800946c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009466:	2200      	movs	r2, #0
 8009468:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800946c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946e:	2b06      	cmp	r3, #6
 8009470:	d901      	bls.n	8009476 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009472:	2306      	movs	r3, #6
 8009474:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009478:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800947a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800947c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009480:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009484:	2200      	movs	r2, #0
 8009486:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948a:	3304      	adds	r3, #4
 800948c:	4618      	mov	r0, r3
 800948e:	f7ff fb82 	bl	8008b96 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009494:	3318      	adds	r3, #24
 8009496:	4618      	mov	r0, r3
 8009498:	f7ff fb7d 	bl	8008b96 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800949c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094a0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a4:	f1c3 0207 	rsb	r2, r3, #7
 80094a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094aa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80094ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094b0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80094b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b4:	2200      	movs	r2, #0
 80094b6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80094ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094bc:	2200      	movs	r2, #0
 80094be:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80094c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c4:	334c      	adds	r3, #76	@ 0x4c
 80094c6:	224c      	movs	r2, #76	@ 0x4c
 80094c8:	2100      	movs	r1, #0
 80094ca:	4618      	mov	r0, r3
 80094cc:	f002 f8ac 	bl	800b628 <memset>
 80094d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d2:	4a0d      	ldr	r2, [pc, #52]	@ (8009508 <prvInitialiseNewTask+0x134>)
 80094d4:	651a      	str	r2, [r3, #80]	@ 0x50
 80094d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d8:	4a0c      	ldr	r2, [pc, #48]	@ (800950c <prvInitialiseNewTask+0x138>)
 80094da:	655a      	str	r2, [r3, #84]	@ 0x54
 80094dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094de:	4a0c      	ldr	r2, [pc, #48]	@ (8009510 <prvInitialiseNewTask+0x13c>)
 80094e0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80094e2:	683a      	ldr	r2, [r7, #0]
 80094e4:	68f9      	ldr	r1, [r7, #12]
 80094e6:	69b8      	ldr	r0, [r7, #24]
 80094e8:	f000 febe 	bl	800a268 <pxPortInitialiseStack>
 80094ec:	4602      	mov	r2, r0
 80094ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80094f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d002      	beq.n	80094fe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80094f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094fe:	bf00      	nop
 8009500:	3720      	adds	r7, #32
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	2000580c 	.word	0x2000580c
 800950c:	20005874 	.word	0x20005874
 8009510:	200058dc 	.word	0x200058dc

08009514 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800951c:	f000 ffd4 	bl	800a4c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009520:	4b2a      	ldr	r3, [pc, #168]	@ (80095cc <prvAddNewTaskToReadyList+0xb8>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	3301      	adds	r3, #1
 8009526:	4a29      	ldr	r2, [pc, #164]	@ (80095cc <prvAddNewTaskToReadyList+0xb8>)
 8009528:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800952a:	4b29      	ldr	r3, [pc, #164]	@ (80095d0 <prvAddNewTaskToReadyList+0xbc>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d109      	bne.n	8009546 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009532:	4a27      	ldr	r2, [pc, #156]	@ (80095d0 <prvAddNewTaskToReadyList+0xbc>)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009538:	4b24      	ldr	r3, [pc, #144]	@ (80095cc <prvAddNewTaskToReadyList+0xb8>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	2b01      	cmp	r3, #1
 800953e:	d110      	bne.n	8009562 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009540:	f000 fbe4 	bl	8009d0c <prvInitialiseTaskLists>
 8009544:	e00d      	b.n	8009562 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009546:	4b23      	ldr	r3, [pc, #140]	@ (80095d4 <prvAddNewTaskToReadyList+0xc0>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d109      	bne.n	8009562 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800954e:	4b20      	ldr	r3, [pc, #128]	@ (80095d0 <prvAddNewTaskToReadyList+0xbc>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009558:	429a      	cmp	r2, r3
 800955a:	d802      	bhi.n	8009562 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800955c:	4a1c      	ldr	r2, [pc, #112]	@ (80095d0 <prvAddNewTaskToReadyList+0xbc>)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009562:	4b1d      	ldr	r3, [pc, #116]	@ (80095d8 <prvAddNewTaskToReadyList+0xc4>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	3301      	adds	r3, #1
 8009568:	4a1b      	ldr	r2, [pc, #108]	@ (80095d8 <prvAddNewTaskToReadyList+0xc4>)
 800956a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009570:	2201      	movs	r2, #1
 8009572:	409a      	lsls	r2, r3
 8009574:	4b19      	ldr	r3, [pc, #100]	@ (80095dc <prvAddNewTaskToReadyList+0xc8>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4313      	orrs	r3, r2
 800957a:	4a18      	ldr	r2, [pc, #96]	@ (80095dc <prvAddNewTaskToReadyList+0xc8>)
 800957c:	6013      	str	r3, [r2, #0]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009582:	4613      	mov	r3, r2
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	4413      	add	r3, r2
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	4a15      	ldr	r2, [pc, #84]	@ (80095e0 <prvAddNewTaskToReadyList+0xcc>)
 800958c:	441a      	add	r2, r3
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	3304      	adds	r3, #4
 8009592:	4619      	mov	r1, r3
 8009594:	4610      	mov	r0, r2
 8009596:	f7ff fb0b 	bl	8008bb0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800959a:	f000 ffc7 	bl	800a52c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800959e:	4b0d      	ldr	r3, [pc, #52]	@ (80095d4 <prvAddNewTaskToReadyList+0xc0>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00e      	beq.n	80095c4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80095a6:	4b0a      	ldr	r3, [pc, #40]	@ (80095d0 <prvAddNewTaskToReadyList+0xbc>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d207      	bcs.n	80095c4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80095b4:	4b0b      	ldr	r3, [pc, #44]	@ (80095e4 <prvAddNewTaskToReadyList+0xd0>)
 80095b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095ba:	601a      	str	r2, [r3, #0]
 80095bc:	f3bf 8f4f 	dsb	sy
 80095c0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	200008dc 	.word	0x200008dc
 80095d0:	200007dc 	.word	0x200007dc
 80095d4:	200008e8 	.word	0x200008e8
 80095d8:	200008f8 	.word	0x200008f8
 80095dc:	200008e4 	.word	0x200008e4
 80095e0:	200007e0 	.word	0x200007e0
 80095e4:	e000ed04 	.word	0xe000ed04

080095e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80095f0:	2300      	movs	r3, #0
 80095f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d018      	beq.n	800962c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80095fa:	4b14      	ldr	r3, [pc, #80]	@ (800964c <vTaskDelay+0x64>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00b      	beq.n	800961a <vTaskDelay+0x32>
	__asm volatile
 8009602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009606:	f383 8811 	msr	BASEPRI, r3
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	60bb      	str	r3, [r7, #8]
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	e7fd      	b.n	8009616 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800961a:	f000 f885 	bl	8009728 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800961e:	2100      	movs	r1, #0
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 fdbb 	bl	800a19c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009626:	f000 f88d 	bl	8009744 <xTaskResumeAll>
 800962a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d107      	bne.n	8009642 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009632:	4b07      	ldr	r3, [pc, #28]	@ (8009650 <vTaskDelay+0x68>)
 8009634:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009642:	bf00      	nop
 8009644:	3710      	adds	r7, #16
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	20000904 	.word	0x20000904
 8009650:	e000ed04 	.word	0xe000ed04

08009654 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b08a      	sub	sp, #40	@ 0x28
 8009658:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800965a:	2300      	movs	r3, #0
 800965c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800965e:	2300      	movs	r3, #0
 8009660:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009662:	463a      	mov	r2, r7
 8009664:	1d39      	adds	r1, r7, #4
 8009666:	f107 0308 	add.w	r3, r7, #8
 800966a:	4618      	mov	r0, r3
 800966c:	f7f7 fc6a 	bl	8000f44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009670:	6839      	ldr	r1, [r7, #0]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68ba      	ldr	r2, [r7, #8]
 8009676:	9202      	str	r2, [sp, #8]
 8009678:	9301      	str	r3, [sp, #4]
 800967a:	2300      	movs	r3, #0
 800967c:	9300      	str	r3, [sp, #0]
 800967e:	2300      	movs	r3, #0
 8009680:	460a      	mov	r2, r1
 8009682:	4921      	ldr	r1, [pc, #132]	@ (8009708 <vTaskStartScheduler+0xb4>)
 8009684:	4821      	ldr	r0, [pc, #132]	@ (800970c <vTaskStartScheduler+0xb8>)
 8009686:	f7ff fdff 	bl	8009288 <xTaskCreateStatic>
 800968a:	4603      	mov	r3, r0
 800968c:	4a20      	ldr	r2, [pc, #128]	@ (8009710 <vTaskStartScheduler+0xbc>)
 800968e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009690:	4b1f      	ldr	r3, [pc, #124]	@ (8009710 <vTaskStartScheduler+0xbc>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d002      	beq.n	800969e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009698:	2301      	movs	r3, #1
 800969a:	617b      	str	r3, [r7, #20]
 800969c:	e001      	b.n	80096a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800969e:	2300      	movs	r3, #0
 80096a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d11b      	bne.n	80096e0 <vTaskStartScheduler+0x8c>
	__asm volatile
 80096a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ac:	f383 8811 	msr	BASEPRI, r3
 80096b0:	f3bf 8f6f 	isb	sy
 80096b4:	f3bf 8f4f 	dsb	sy
 80096b8:	613b      	str	r3, [r7, #16]
}
 80096ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096bc:	4b15      	ldr	r3, [pc, #84]	@ (8009714 <vTaskStartScheduler+0xc0>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	334c      	adds	r3, #76	@ 0x4c
 80096c2:	4a15      	ldr	r2, [pc, #84]	@ (8009718 <vTaskStartScheduler+0xc4>)
 80096c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80096c6:	4b15      	ldr	r3, [pc, #84]	@ (800971c <vTaskStartScheduler+0xc8>)
 80096c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80096ce:	4b14      	ldr	r3, [pc, #80]	@ (8009720 <vTaskStartScheduler+0xcc>)
 80096d0:	2201      	movs	r2, #1
 80096d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80096d4:	4b13      	ldr	r3, [pc, #76]	@ (8009724 <vTaskStartScheduler+0xd0>)
 80096d6:	2200      	movs	r2, #0
 80096d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80096da:	f000 fe51 	bl	800a380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80096de:	e00f      	b.n	8009700 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096e6:	d10b      	bne.n	8009700 <vTaskStartScheduler+0xac>
	__asm volatile
 80096e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ec:	f383 8811 	msr	BASEPRI, r3
 80096f0:	f3bf 8f6f 	isb	sy
 80096f4:	f3bf 8f4f 	dsb	sy
 80096f8:	60fb      	str	r3, [r7, #12]
}
 80096fa:	bf00      	nop
 80096fc:	bf00      	nop
 80096fe:	e7fd      	b.n	80096fc <vTaskStartScheduler+0xa8>
}
 8009700:	bf00      	nop
 8009702:	3718      	adds	r7, #24
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	0800c548 	.word	0x0800c548
 800970c:	08009cdd 	.word	0x08009cdd
 8009710:	20000900 	.word	0x20000900
 8009714:	200007dc 	.word	0x200007dc
 8009718:	200000fc 	.word	0x200000fc
 800971c:	200008fc 	.word	0x200008fc
 8009720:	200008e8 	.word	0x200008e8
 8009724:	200008e0 	.word	0x200008e0

08009728 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009728:	b480      	push	{r7}
 800972a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800972c:	4b04      	ldr	r3, [pc, #16]	@ (8009740 <vTaskSuspendAll+0x18>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	3301      	adds	r3, #1
 8009732:	4a03      	ldr	r2, [pc, #12]	@ (8009740 <vTaskSuspendAll+0x18>)
 8009734:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009736:	bf00      	nop
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr
 8009740:	20000904 	.word	0x20000904

08009744 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b084      	sub	sp, #16
 8009748:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800974a:	2300      	movs	r3, #0
 800974c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800974e:	2300      	movs	r3, #0
 8009750:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009752:	4b42      	ldr	r3, [pc, #264]	@ (800985c <xTaskResumeAll+0x118>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10b      	bne.n	8009772 <xTaskResumeAll+0x2e>
	__asm volatile
 800975a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	603b      	str	r3, [r7, #0]
}
 800976c:	bf00      	nop
 800976e:	bf00      	nop
 8009770:	e7fd      	b.n	800976e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009772:	f000 fea9 	bl	800a4c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009776:	4b39      	ldr	r3, [pc, #228]	@ (800985c <xTaskResumeAll+0x118>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	3b01      	subs	r3, #1
 800977c:	4a37      	ldr	r2, [pc, #220]	@ (800985c <xTaskResumeAll+0x118>)
 800977e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009780:	4b36      	ldr	r3, [pc, #216]	@ (800985c <xTaskResumeAll+0x118>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d161      	bne.n	800984c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009788:	4b35      	ldr	r3, [pc, #212]	@ (8009860 <xTaskResumeAll+0x11c>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d05d      	beq.n	800984c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009790:	e02e      	b.n	80097f0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009792:	4b34      	ldr	r3, [pc, #208]	@ (8009864 <xTaskResumeAll+0x120>)
 8009794:	68db      	ldr	r3, [r3, #12]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	3318      	adds	r3, #24
 800979e:	4618      	mov	r0, r3
 80097a0:	f7ff fa63 	bl	8008c6a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	3304      	adds	r3, #4
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7ff fa5e 	bl	8008c6a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b2:	2201      	movs	r2, #1
 80097b4:	409a      	lsls	r2, r3
 80097b6:	4b2c      	ldr	r3, [pc, #176]	@ (8009868 <xTaskResumeAll+0x124>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	4a2a      	ldr	r2, [pc, #168]	@ (8009868 <xTaskResumeAll+0x124>)
 80097be:	6013      	str	r3, [r2, #0]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097c4:	4613      	mov	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4413      	add	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4a27      	ldr	r2, [pc, #156]	@ (800986c <xTaskResumeAll+0x128>)
 80097ce:	441a      	add	r2, r3
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	3304      	adds	r3, #4
 80097d4:	4619      	mov	r1, r3
 80097d6:	4610      	mov	r0, r2
 80097d8:	f7ff f9ea 	bl	8008bb0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097e0:	4b23      	ldr	r3, [pc, #140]	@ (8009870 <xTaskResumeAll+0x12c>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d302      	bcc.n	80097f0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80097ea:	4b22      	ldr	r3, [pc, #136]	@ (8009874 <xTaskResumeAll+0x130>)
 80097ec:	2201      	movs	r2, #1
 80097ee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80097f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009864 <xTaskResumeAll+0x120>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d1cc      	bne.n	8009792 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d001      	beq.n	8009802 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80097fe:	f000 fb29 	bl	8009e54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009802:	4b1d      	ldr	r3, [pc, #116]	@ (8009878 <xTaskResumeAll+0x134>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d010      	beq.n	8009830 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800980e:	f000 f837 	bl	8009880 <xTaskIncrementTick>
 8009812:	4603      	mov	r3, r0
 8009814:	2b00      	cmp	r3, #0
 8009816:	d002      	beq.n	800981e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009818:	4b16      	ldr	r3, [pc, #88]	@ (8009874 <xTaskResumeAll+0x130>)
 800981a:	2201      	movs	r2, #1
 800981c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	3b01      	subs	r3, #1
 8009822:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1f1      	bne.n	800980e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800982a:	4b13      	ldr	r3, [pc, #76]	@ (8009878 <xTaskResumeAll+0x134>)
 800982c:	2200      	movs	r2, #0
 800982e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009830:	4b10      	ldr	r3, [pc, #64]	@ (8009874 <xTaskResumeAll+0x130>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d009      	beq.n	800984c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009838:	2301      	movs	r3, #1
 800983a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800983c:	4b0f      	ldr	r3, [pc, #60]	@ (800987c <xTaskResumeAll+0x138>)
 800983e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009842:	601a      	str	r2, [r3, #0]
 8009844:	f3bf 8f4f 	dsb	sy
 8009848:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800984c:	f000 fe6e 	bl	800a52c <vPortExitCritical>

	return xAlreadyYielded;
 8009850:	68bb      	ldr	r3, [r7, #8]
}
 8009852:	4618      	mov	r0, r3
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	20000904 	.word	0x20000904
 8009860:	200008dc 	.word	0x200008dc
 8009864:	2000089c 	.word	0x2000089c
 8009868:	200008e4 	.word	0x200008e4
 800986c:	200007e0 	.word	0x200007e0
 8009870:	200007dc 	.word	0x200007dc
 8009874:	200008f0 	.word	0x200008f0
 8009878:	200008ec 	.word	0x200008ec
 800987c:	e000ed04 	.word	0xe000ed04

08009880 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b086      	sub	sp, #24
 8009884:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009886:	2300      	movs	r3, #0
 8009888:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800988a:	4b4f      	ldr	r3, [pc, #316]	@ (80099c8 <xTaskIncrementTick+0x148>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	2b00      	cmp	r3, #0
 8009890:	f040 808f 	bne.w	80099b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009894:	4b4d      	ldr	r3, [pc, #308]	@ (80099cc <xTaskIncrementTick+0x14c>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	3301      	adds	r3, #1
 800989a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800989c:	4a4b      	ldr	r2, [pc, #300]	@ (80099cc <xTaskIncrementTick+0x14c>)
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d121      	bne.n	80098ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80098a8:	4b49      	ldr	r3, [pc, #292]	@ (80099d0 <xTaskIncrementTick+0x150>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d00b      	beq.n	80098ca <xTaskIncrementTick+0x4a>
	__asm volatile
 80098b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b6:	f383 8811 	msr	BASEPRI, r3
 80098ba:	f3bf 8f6f 	isb	sy
 80098be:	f3bf 8f4f 	dsb	sy
 80098c2:	603b      	str	r3, [r7, #0]
}
 80098c4:	bf00      	nop
 80098c6:	bf00      	nop
 80098c8:	e7fd      	b.n	80098c6 <xTaskIncrementTick+0x46>
 80098ca:	4b41      	ldr	r3, [pc, #260]	@ (80099d0 <xTaskIncrementTick+0x150>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	60fb      	str	r3, [r7, #12]
 80098d0:	4b40      	ldr	r3, [pc, #256]	@ (80099d4 <xTaskIncrementTick+0x154>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a3e      	ldr	r2, [pc, #248]	@ (80099d0 <xTaskIncrementTick+0x150>)
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	4a3e      	ldr	r2, [pc, #248]	@ (80099d4 <xTaskIncrementTick+0x154>)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	4b3e      	ldr	r3, [pc, #248]	@ (80099d8 <xTaskIncrementTick+0x158>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	3301      	adds	r3, #1
 80098e4:	4a3c      	ldr	r2, [pc, #240]	@ (80099d8 <xTaskIncrementTick+0x158>)
 80098e6:	6013      	str	r3, [r2, #0]
 80098e8:	f000 fab4 	bl	8009e54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80098ec:	4b3b      	ldr	r3, [pc, #236]	@ (80099dc <xTaskIncrementTick+0x15c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	693a      	ldr	r2, [r7, #16]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d348      	bcc.n	8009988 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80098f6:	4b36      	ldr	r3, [pc, #216]	@ (80099d0 <xTaskIncrementTick+0x150>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d104      	bne.n	800990a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009900:	4b36      	ldr	r3, [pc, #216]	@ (80099dc <xTaskIncrementTick+0x15c>)
 8009902:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009906:	601a      	str	r2, [r3, #0]
					break;
 8009908:	e03e      	b.n	8009988 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800990a:	4b31      	ldr	r3, [pc, #196]	@ (80099d0 <xTaskIncrementTick+0x150>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	68db      	ldr	r3, [r3, #12]
 8009912:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	429a      	cmp	r2, r3
 8009920:	d203      	bcs.n	800992a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009922:	4a2e      	ldr	r2, [pc, #184]	@ (80099dc <xTaskIncrementTick+0x15c>)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009928:	e02e      	b.n	8009988 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	3304      	adds	r3, #4
 800992e:	4618      	mov	r0, r3
 8009930:	f7ff f99b 	bl	8008c6a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009938:	2b00      	cmp	r3, #0
 800993a:	d004      	beq.n	8009946 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	3318      	adds	r3, #24
 8009940:	4618      	mov	r0, r3
 8009942:	f7ff f992 	bl	8008c6a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800994a:	2201      	movs	r2, #1
 800994c:	409a      	lsls	r2, r3
 800994e:	4b24      	ldr	r3, [pc, #144]	@ (80099e0 <xTaskIncrementTick+0x160>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4313      	orrs	r3, r2
 8009954:	4a22      	ldr	r2, [pc, #136]	@ (80099e0 <xTaskIncrementTick+0x160>)
 8009956:	6013      	str	r3, [r2, #0]
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800995c:	4613      	mov	r3, r2
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	4413      	add	r3, r2
 8009962:	009b      	lsls	r3, r3, #2
 8009964:	4a1f      	ldr	r2, [pc, #124]	@ (80099e4 <xTaskIncrementTick+0x164>)
 8009966:	441a      	add	r2, r3
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	3304      	adds	r3, #4
 800996c:	4619      	mov	r1, r3
 800996e:	4610      	mov	r0, r2
 8009970:	f7ff f91e 	bl	8008bb0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009978:	4b1b      	ldr	r3, [pc, #108]	@ (80099e8 <xTaskIncrementTick+0x168>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800997e:	429a      	cmp	r2, r3
 8009980:	d3b9      	bcc.n	80098f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009982:	2301      	movs	r3, #1
 8009984:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009986:	e7b6      	b.n	80098f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009988:	4b17      	ldr	r3, [pc, #92]	@ (80099e8 <xTaskIncrementTick+0x168>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800998e:	4915      	ldr	r1, [pc, #84]	@ (80099e4 <xTaskIncrementTick+0x164>)
 8009990:	4613      	mov	r3, r2
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	4413      	add	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	440b      	add	r3, r1
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b01      	cmp	r3, #1
 800999e:	d901      	bls.n	80099a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80099a0:	2301      	movs	r3, #1
 80099a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80099a4:	4b11      	ldr	r3, [pc, #68]	@ (80099ec <xTaskIncrementTick+0x16c>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d007      	beq.n	80099bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80099ac:	2301      	movs	r3, #1
 80099ae:	617b      	str	r3, [r7, #20]
 80099b0:	e004      	b.n	80099bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80099b2:	4b0f      	ldr	r3, [pc, #60]	@ (80099f0 <xTaskIncrementTick+0x170>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	3301      	adds	r3, #1
 80099b8:	4a0d      	ldr	r2, [pc, #52]	@ (80099f0 <xTaskIncrementTick+0x170>)
 80099ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80099bc:	697b      	ldr	r3, [r7, #20]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3718      	adds	r7, #24
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	20000904 	.word	0x20000904
 80099cc:	200008e0 	.word	0x200008e0
 80099d0:	20000894 	.word	0x20000894
 80099d4:	20000898 	.word	0x20000898
 80099d8:	200008f4 	.word	0x200008f4
 80099dc:	200008fc 	.word	0x200008fc
 80099e0:	200008e4 	.word	0x200008e4
 80099e4:	200007e0 	.word	0x200007e0
 80099e8:	200007dc 	.word	0x200007dc
 80099ec:	200008f0 	.word	0x200008f0
 80099f0:	200008ec 	.word	0x200008ec

080099f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80099f4:	b480      	push	{r7}
 80099f6:	b087      	sub	sp, #28
 80099f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80099fa:	4b2a      	ldr	r3, [pc, #168]	@ (8009aa4 <vTaskSwitchContext+0xb0>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d003      	beq.n	8009a0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a02:	4b29      	ldr	r3, [pc, #164]	@ (8009aa8 <vTaskSwitchContext+0xb4>)
 8009a04:	2201      	movs	r2, #1
 8009a06:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a08:	e045      	b.n	8009a96 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009a0a:	4b27      	ldr	r3, [pc, #156]	@ (8009aa8 <vTaskSwitchContext+0xb4>)
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a10:	4b26      	ldr	r3, [pc, #152]	@ (8009aac <vTaskSwitchContext+0xb8>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	fab3 f383 	clz	r3, r3
 8009a1c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009a1e:	7afb      	ldrb	r3, [r7, #11]
 8009a20:	f1c3 031f 	rsb	r3, r3, #31
 8009a24:	617b      	str	r3, [r7, #20]
 8009a26:	4922      	ldr	r1, [pc, #136]	@ (8009ab0 <vTaskSwitchContext+0xbc>)
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	440b      	add	r3, r1
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d10b      	bne.n	8009a52 <vTaskSwitchContext+0x5e>
	__asm volatile
 8009a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3e:	f383 8811 	msr	BASEPRI, r3
 8009a42:	f3bf 8f6f 	isb	sy
 8009a46:	f3bf 8f4f 	dsb	sy
 8009a4a:	607b      	str	r3, [r7, #4]
}
 8009a4c:	bf00      	nop
 8009a4e:	bf00      	nop
 8009a50:	e7fd      	b.n	8009a4e <vTaskSwitchContext+0x5a>
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	4613      	mov	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	4413      	add	r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4a14      	ldr	r2, [pc, #80]	@ (8009ab0 <vTaskSwitchContext+0xbc>)
 8009a5e:	4413      	add	r3, r2
 8009a60:	613b      	str	r3, [r7, #16]
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	605a      	str	r2, [r3, #4]
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	685a      	ldr	r2, [r3, #4]
 8009a70:	693b      	ldr	r3, [r7, #16]
 8009a72:	3308      	adds	r3, #8
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d104      	bne.n	8009a82 <vTaskSwitchContext+0x8e>
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	685a      	ldr	r2, [r3, #4]
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	605a      	str	r2, [r3, #4]
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	68db      	ldr	r3, [r3, #12]
 8009a88:	4a0a      	ldr	r2, [pc, #40]	@ (8009ab4 <vTaskSwitchContext+0xc0>)
 8009a8a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009a8c:	4b09      	ldr	r3, [pc, #36]	@ (8009ab4 <vTaskSwitchContext+0xc0>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	334c      	adds	r3, #76	@ 0x4c
 8009a92:	4a09      	ldr	r2, [pc, #36]	@ (8009ab8 <vTaskSwitchContext+0xc4>)
 8009a94:	6013      	str	r3, [r2, #0]
}
 8009a96:	bf00      	nop
 8009a98:	371c      	adds	r7, #28
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa0:	4770      	bx	lr
 8009aa2:	bf00      	nop
 8009aa4:	20000904 	.word	0x20000904
 8009aa8:	200008f0 	.word	0x200008f0
 8009aac:	200008e4 	.word	0x200008e4
 8009ab0:	200007e0 	.word	0x200007e0
 8009ab4:	200007dc 	.word	0x200007dc
 8009ab8:	200000fc 	.word	0x200000fc

08009abc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d10b      	bne.n	8009ae4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ad0:	f383 8811 	msr	BASEPRI, r3
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	f3bf 8f4f 	dsb	sy
 8009adc:	60fb      	str	r3, [r7, #12]
}
 8009ade:	bf00      	nop
 8009ae0:	bf00      	nop
 8009ae2:	e7fd      	b.n	8009ae0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ae4:	4b07      	ldr	r3, [pc, #28]	@ (8009b04 <vTaskPlaceOnEventList+0x48>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	3318      	adds	r3, #24
 8009aea:	4619      	mov	r1, r3
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f7ff f883 	bl	8008bf8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009af2:	2101      	movs	r1, #1
 8009af4:	6838      	ldr	r0, [r7, #0]
 8009af6:	f000 fb51 	bl	800a19c <prvAddCurrentTaskToDelayedList>
}
 8009afa:	bf00      	nop
 8009afc:	3710      	adds	r7, #16
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	200007dc 	.word	0x200007dc

08009b08 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10b      	bne.n	8009b36 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	60fb      	str	r3, [r7, #12]
}
 8009b30:	bf00      	nop
 8009b32:	bf00      	nop
 8009b34:	e7fd      	b.n	8009b32 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	3318      	adds	r3, #24
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f7ff f895 	bl	8008c6a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b40:	4b1d      	ldr	r3, [pc, #116]	@ (8009bb8 <xTaskRemoveFromEventList+0xb0>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d11c      	bne.n	8009b82 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	3304      	adds	r3, #4
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	f7ff f88c 	bl	8008c6a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b56:	2201      	movs	r2, #1
 8009b58:	409a      	lsls	r2, r3
 8009b5a:	4b18      	ldr	r3, [pc, #96]	@ (8009bbc <xTaskRemoveFromEventList+0xb4>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	4a16      	ldr	r2, [pc, #88]	@ (8009bbc <xTaskRemoveFromEventList+0xb4>)
 8009b62:	6013      	str	r3, [r2, #0]
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b68:	4613      	mov	r3, r2
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	4413      	add	r3, r2
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	4a13      	ldr	r2, [pc, #76]	@ (8009bc0 <xTaskRemoveFromEventList+0xb8>)
 8009b72:	441a      	add	r2, r3
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	3304      	adds	r3, #4
 8009b78:	4619      	mov	r1, r3
 8009b7a:	4610      	mov	r0, r2
 8009b7c:	f7ff f818 	bl	8008bb0 <vListInsertEnd>
 8009b80:	e005      	b.n	8009b8e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	3318      	adds	r3, #24
 8009b86:	4619      	mov	r1, r3
 8009b88:	480e      	ldr	r0, [pc, #56]	@ (8009bc4 <xTaskRemoveFromEventList+0xbc>)
 8009b8a:	f7ff f811 	bl	8008bb0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b92:	4b0d      	ldr	r3, [pc, #52]	@ (8009bc8 <xTaskRemoveFromEventList+0xc0>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d905      	bls.n	8009ba8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8009bcc <xTaskRemoveFromEventList+0xc4>)
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	601a      	str	r2, [r3, #0]
 8009ba6:	e001      	b.n	8009bac <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009bac:	697b      	ldr	r3, [r7, #20]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3718      	adds	r7, #24
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20000904 	.word	0x20000904
 8009bbc:	200008e4 	.word	0x200008e4
 8009bc0:	200007e0 	.word	0x200007e0
 8009bc4:	2000089c 	.word	0x2000089c
 8009bc8:	200007dc 	.word	0x200007dc
 8009bcc:	200008f0 	.word	0x200008f0

08009bd0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b083      	sub	sp, #12
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009bd8:	4b06      	ldr	r3, [pc, #24]	@ (8009bf4 <vTaskInternalSetTimeOutState+0x24>)
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009be0:	4b05      	ldr	r3, [pc, #20]	@ (8009bf8 <vTaskInternalSetTimeOutState+0x28>)
 8009be2:	681a      	ldr	r2, [r3, #0]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	605a      	str	r2, [r3, #4]
}
 8009be8:	bf00      	nop
 8009bea:	370c      	adds	r7, #12
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr
 8009bf4:	200008f4 	.word	0x200008f4
 8009bf8:	200008e0 	.word	0x200008e0

08009bfc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b088      	sub	sp, #32
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10b      	bne.n	8009c24 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c10:	f383 8811 	msr	BASEPRI, r3
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	613b      	str	r3, [r7, #16]
}
 8009c1e:	bf00      	nop
 8009c20:	bf00      	nop
 8009c22:	e7fd      	b.n	8009c20 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d10b      	bne.n	8009c42 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c2e:	f383 8811 	msr	BASEPRI, r3
 8009c32:	f3bf 8f6f 	isb	sy
 8009c36:	f3bf 8f4f 	dsb	sy
 8009c3a:	60fb      	str	r3, [r7, #12]
}
 8009c3c:	bf00      	nop
 8009c3e:	bf00      	nop
 8009c40:	e7fd      	b.n	8009c3e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009c42:	f000 fc41 	bl	800a4c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c46:	4b1d      	ldr	r3, [pc, #116]	@ (8009cbc <xTaskCheckForTimeOut+0xc0>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	685b      	ldr	r3, [r3, #4]
 8009c50:	69ba      	ldr	r2, [r7, #24]
 8009c52:	1ad3      	subs	r3, r2, r3
 8009c54:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c5e:	d102      	bne.n	8009c66 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c60:	2300      	movs	r3, #0
 8009c62:	61fb      	str	r3, [r7, #28]
 8009c64:	e023      	b.n	8009cae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	4b15      	ldr	r3, [pc, #84]	@ (8009cc0 <xTaskCheckForTimeOut+0xc4>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d007      	beq.n	8009c82 <xTaskCheckForTimeOut+0x86>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	69ba      	ldr	r2, [r7, #24]
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d302      	bcc.n	8009c82 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	61fb      	str	r3, [r7, #28]
 8009c80:	e015      	b.n	8009cae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	697a      	ldr	r2, [r7, #20]
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d20b      	bcs.n	8009ca4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	697b      	ldr	r3, [r7, #20]
 8009c92:	1ad2      	subs	r2, r2, r3
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f7ff ff99 	bl	8009bd0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	61fb      	str	r3, [r7, #28]
 8009ca2:	e004      	b.n	8009cae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009caa:	2301      	movs	r3, #1
 8009cac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009cae:	f000 fc3d 	bl	800a52c <vPortExitCritical>

	return xReturn;
 8009cb2:	69fb      	ldr	r3, [r7, #28]
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3720      	adds	r7, #32
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	200008e0 	.word	0x200008e0
 8009cc0:	200008f4 	.word	0x200008f4

08009cc4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009cc8:	4b03      	ldr	r3, [pc, #12]	@ (8009cd8 <vTaskMissedYield+0x14>)
 8009cca:	2201      	movs	r2, #1
 8009ccc:	601a      	str	r2, [r3, #0]
}
 8009cce:	bf00      	nop
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr
 8009cd8:	200008f0 	.word	0x200008f0

08009cdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b082      	sub	sp, #8
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ce4:	f000 f852 	bl	8009d8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ce8:	4b06      	ldr	r3, [pc, #24]	@ (8009d04 <prvIdleTask+0x28>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d9f9      	bls.n	8009ce4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009cf0:	4b05      	ldr	r3, [pc, #20]	@ (8009d08 <prvIdleTask+0x2c>)
 8009cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cf6:	601a      	str	r2, [r3, #0]
 8009cf8:	f3bf 8f4f 	dsb	sy
 8009cfc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009d00:	e7f0      	b.n	8009ce4 <prvIdleTask+0x8>
 8009d02:	bf00      	nop
 8009d04:	200007e0 	.word	0x200007e0
 8009d08:	e000ed04 	.word	0xe000ed04

08009d0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d12:	2300      	movs	r3, #0
 8009d14:	607b      	str	r3, [r7, #4]
 8009d16:	e00c      	b.n	8009d32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	4413      	add	r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	4a12      	ldr	r2, [pc, #72]	@ (8009d6c <prvInitialiseTaskLists+0x60>)
 8009d24:	4413      	add	r3, r2
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fe ff15 	bl	8008b56 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	607b      	str	r3, [r7, #4]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2b06      	cmp	r3, #6
 8009d36:	d9ef      	bls.n	8009d18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009d38:	480d      	ldr	r0, [pc, #52]	@ (8009d70 <prvInitialiseTaskLists+0x64>)
 8009d3a:	f7fe ff0c 	bl	8008b56 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009d3e:	480d      	ldr	r0, [pc, #52]	@ (8009d74 <prvInitialiseTaskLists+0x68>)
 8009d40:	f7fe ff09 	bl	8008b56 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d44:	480c      	ldr	r0, [pc, #48]	@ (8009d78 <prvInitialiseTaskLists+0x6c>)
 8009d46:	f7fe ff06 	bl	8008b56 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d4a:	480c      	ldr	r0, [pc, #48]	@ (8009d7c <prvInitialiseTaskLists+0x70>)
 8009d4c:	f7fe ff03 	bl	8008b56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d50:	480b      	ldr	r0, [pc, #44]	@ (8009d80 <prvInitialiseTaskLists+0x74>)
 8009d52:	f7fe ff00 	bl	8008b56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d56:	4b0b      	ldr	r3, [pc, #44]	@ (8009d84 <prvInitialiseTaskLists+0x78>)
 8009d58:	4a05      	ldr	r2, [pc, #20]	@ (8009d70 <prvInitialiseTaskLists+0x64>)
 8009d5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d88 <prvInitialiseTaskLists+0x7c>)
 8009d5e:	4a05      	ldr	r2, [pc, #20]	@ (8009d74 <prvInitialiseTaskLists+0x68>)
 8009d60:	601a      	str	r2, [r3, #0]
}
 8009d62:	bf00      	nop
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	200007e0 	.word	0x200007e0
 8009d70:	2000086c 	.word	0x2000086c
 8009d74:	20000880 	.word	0x20000880
 8009d78:	2000089c 	.word	0x2000089c
 8009d7c:	200008b0 	.word	0x200008b0
 8009d80:	200008c8 	.word	0x200008c8
 8009d84:	20000894 	.word	0x20000894
 8009d88:	20000898 	.word	0x20000898

08009d8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d92:	e019      	b.n	8009dc8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009d94:	f000 fb98 	bl	800a4c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d98:	4b10      	ldr	r3, [pc, #64]	@ (8009ddc <prvCheckTasksWaitingTermination+0x50>)
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	3304      	adds	r3, #4
 8009da4:	4618      	mov	r0, r3
 8009da6:	f7fe ff60 	bl	8008c6a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009daa:	4b0d      	ldr	r3, [pc, #52]	@ (8009de0 <prvCheckTasksWaitingTermination+0x54>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	4a0b      	ldr	r2, [pc, #44]	@ (8009de0 <prvCheckTasksWaitingTermination+0x54>)
 8009db2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009db4:	4b0b      	ldr	r3, [pc, #44]	@ (8009de4 <prvCheckTasksWaitingTermination+0x58>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	3b01      	subs	r3, #1
 8009dba:	4a0a      	ldr	r2, [pc, #40]	@ (8009de4 <prvCheckTasksWaitingTermination+0x58>)
 8009dbc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009dbe:	f000 fbb5 	bl	800a52c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 f810 	bl	8009de8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009dc8:	4b06      	ldr	r3, [pc, #24]	@ (8009de4 <prvCheckTasksWaitingTermination+0x58>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1e1      	bne.n	8009d94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
 8009dd4:	3708      	adds	r7, #8
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
 8009dda:	bf00      	nop
 8009ddc:	200008b0 	.word	0x200008b0
 8009de0:	200008dc 	.word	0x200008dc
 8009de4:	200008c4 	.word	0x200008c4

08009de8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	334c      	adds	r3, #76	@ 0x4c
 8009df4:	4618      	mov	r0, r3
 8009df6:	f001 fc1f 	bl	800b638 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d108      	bne.n	8009e16 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f000 fd4d 	bl	800a8a8 <vPortFree>
				vPortFree( pxTCB );
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 fd4a 	bl	800a8a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009e14:	e019      	b.n	8009e4a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d103      	bne.n	8009e28 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 fd41 	bl	800a8a8 <vPortFree>
	}
 8009e26:	e010      	b.n	8009e4a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d00b      	beq.n	8009e4a <prvDeleteTCB+0x62>
	__asm volatile
 8009e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e36:	f383 8811 	msr	BASEPRI, r3
 8009e3a:	f3bf 8f6f 	isb	sy
 8009e3e:	f3bf 8f4f 	dsb	sy
 8009e42:	60fb      	str	r3, [r7, #12]
}
 8009e44:	bf00      	nop
 8009e46:	bf00      	nop
 8009e48:	e7fd      	b.n	8009e46 <prvDeleteTCB+0x5e>
	}
 8009e4a:	bf00      	nop
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
	...

08009e54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8009e8c <prvResetNextTaskUnblockTime+0x38>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d104      	bne.n	8009e6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e64:	4b0a      	ldr	r3, [pc, #40]	@ (8009e90 <prvResetNextTaskUnblockTime+0x3c>)
 8009e66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e6c:	e008      	b.n	8009e80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e6e:	4b07      	ldr	r3, [pc, #28]	@ (8009e8c <prvResetNextTaskUnblockTime+0x38>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	4a04      	ldr	r2, [pc, #16]	@ (8009e90 <prvResetNextTaskUnblockTime+0x3c>)
 8009e7e:	6013      	str	r3, [r2, #0]
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr
 8009e8c:	20000894 	.word	0x20000894
 8009e90:	200008fc 	.word	0x200008fc

08009e94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e94:	b480      	push	{r7}
 8009e96:	b083      	sub	sp, #12
 8009e98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ec8 <xTaskGetSchedulerState+0x34>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d102      	bne.n	8009ea8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	607b      	str	r3, [r7, #4]
 8009ea6:	e008      	b.n	8009eba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ea8:	4b08      	ldr	r3, [pc, #32]	@ (8009ecc <xTaskGetSchedulerState+0x38>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d102      	bne.n	8009eb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009eb0:	2302      	movs	r3, #2
 8009eb2:	607b      	str	r3, [r7, #4]
 8009eb4:	e001      	b.n	8009eba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009eba:	687b      	ldr	r3, [r7, #4]
	}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr
 8009ec8:	200008e8 	.word	0x200008e8
 8009ecc:	20000904 	.word	0x20000904

08009ed0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009edc:	2300      	movs	r3, #0
 8009ede:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d05e      	beq.n	8009fa4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eea:	4b31      	ldr	r3, [pc, #196]	@ (8009fb0 <xTaskPriorityInherit+0xe0>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d24e      	bcs.n	8009f92 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	699b      	ldr	r3, [r3, #24]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	db06      	blt.n	8009f0a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009efc:	4b2c      	ldr	r3, [pc, #176]	@ (8009fb0 <xTaskPriorityInherit+0xe0>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f02:	f1c3 0207 	rsb	r2, r3, #7
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	6959      	ldr	r1, [r3, #20]
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f12:	4613      	mov	r3, r2
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	4413      	add	r3, r2
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4a26      	ldr	r2, [pc, #152]	@ (8009fb4 <xTaskPriorityInherit+0xe4>)
 8009f1c:	4413      	add	r3, r2
 8009f1e:	4299      	cmp	r1, r3
 8009f20:	d12f      	bne.n	8009f82 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	3304      	adds	r3, #4
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7fe fe9f 	bl	8008c6a <uxListRemove>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d10a      	bne.n	8009f48 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f36:	2201      	movs	r2, #1
 8009f38:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3c:	43da      	mvns	r2, r3
 8009f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8009fb8 <xTaskPriorityInherit+0xe8>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4013      	ands	r3, r2
 8009f44:	4a1c      	ldr	r2, [pc, #112]	@ (8009fb8 <xTaskPriorityInherit+0xe8>)
 8009f46:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f48:	4b19      	ldr	r3, [pc, #100]	@ (8009fb0 <xTaskPriorityInherit+0xe0>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f56:	2201      	movs	r2, #1
 8009f58:	409a      	lsls	r2, r3
 8009f5a:	4b17      	ldr	r3, [pc, #92]	@ (8009fb8 <xTaskPriorityInherit+0xe8>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	4a15      	ldr	r2, [pc, #84]	@ (8009fb8 <xTaskPriorityInherit+0xe8>)
 8009f62:	6013      	str	r3, [r2, #0]
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f68:	4613      	mov	r3, r2
 8009f6a:	009b      	lsls	r3, r3, #2
 8009f6c:	4413      	add	r3, r2
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4a10      	ldr	r2, [pc, #64]	@ (8009fb4 <xTaskPriorityInherit+0xe4>)
 8009f72:	441a      	add	r2, r3
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	3304      	adds	r3, #4
 8009f78:	4619      	mov	r1, r3
 8009f7a:	4610      	mov	r0, r2
 8009f7c:	f7fe fe18 	bl	8008bb0 <vListInsertEnd>
 8009f80:	e004      	b.n	8009f8c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f82:	4b0b      	ldr	r3, [pc, #44]	@ (8009fb0 <xTaskPriorityInherit+0xe0>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	e008      	b.n	8009fa4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f96:	4b06      	ldr	r3, [pc, #24]	@ (8009fb0 <xTaskPriorityInherit+0xe0>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d201      	bcs.n	8009fa4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
	}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
 8009fae:	bf00      	nop
 8009fb0:	200007dc 	.word	0x200007dc
 8009fb4:	200007e0 	.word	0x200007e0
 8009fb8:	200008e4 	.word	0x200008e4

08009fbc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b088      	sub	sp, #32
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d079      	beq.n	800a0c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009fd4:	69bb      	ldr	r3, [r7, #24]
 8009fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d10b      	bne.n	8009ff4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	60fb      	str	r3, [r7, #12]
}
 8009fee:	bf00      	nop
 8009ff0:	bf00      	nop
 8009ff2:	e7fd      	b.n	8009ff0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ff8:	683a      	ldr	r2, [r7, #0]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d902      	bls.n	800a004 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	61fb      	str	r3, [r7, #28]
 800a002:	e002      	b.n	800a00a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a004:	69bb      	ldr	r3, [r7, #24]
 800a006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a008:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a00a:	69bb      	ldr	r3, [r7, #24]
 800a00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00e:	69fa      	ldr	r2, [r7, #28]
 800a010:	429a      	cmp	r2, r3
 800a012:	d059      	beq.n	800a0c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a018:	697a      	ldr	r2, [r7, #20]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d154      	bne.n	800a0c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a01e:	4b2c      	ldr	r3, [pc, #176]	@ (800a0d0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	69ba      	ldr	r2, [r7, #24]
 800a024:	429a      	cmp	r2, r3
 800a026:	d10b      	bne.n	800a040 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a02c:	f383 8811 	msr	BASEPRI, r3
 800a030:	f3bf 8f6f 	isb	sy
 800a034:	f3bf 8f4f 	dsb	sy
 800a038:	60bb      	str	r3, [r7, #8]
}
 800a03a:	bf00      	nop
 800a03c:	bf00      	nop
 800a03e:	e7fd      	b.n	800a03c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a044:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a046:	69bb      	ldr	r3, [r7, #24]
 800a048:	69fa      	ldr	r2, [r7, #28]
 800a04a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	699b      	ldr	r3, [r3, #24]
 800a050:	2b00      	cmp	r3, #0
 800a052:	db04      	blt.n	800a05e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	f1c3 0207 	rsb	r2, r3, #7
 800a05a:	69bb      	ldr	r3, [r7, #24]
 800a05c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a05e:	69bb      	ldr	r3, [r7, #24]
 800a060:	6959      	ldr	r1, [r3, #20]
 800a062:	693a      	ldr	r2, [r7, #16]
 800a064:	4613      	mov	r3, r2
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	4413      	add	r3, r2
 800a06a:	009b      	lsls	r3, r3, #2
 800a06c:	4a19      	ldr	r2, [pc, #100]	@ (800a0d4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a06e:	4413      	add	r3, r2
 800a070:	4299      	cmp	r1, r3
 800a072:	d129      	bne.n	800a0c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a074:	69bb      	ldr	r3, [r7, #24]
 800a076:	3304      	adds	r3, #4
 800a078:	4618      	mov	r0, r3
 800a07a:	f7fe fdf6 	bl	8008c6a <uxListRemove>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d10a      	bne.n	800a09a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a084:	69bb      	ldr	r3, [r7, #24]
 800a086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a088:	2201      	movs	r2, #1
 800a08a:	fa02 f303 	lsl.w	r3, r2, r3
 800a08e:	43da      	mvns	r2, r3
 800a090:	4b11      	ldr	r3, [pc, #68]	@ (800a0d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4013      	ands	r3, r2
 800a096:	4a10      	ldr	r2, [pc, #64]	@ (800a0d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a098:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09e:	2201      	movs	r2, #1
 800a0a0:	409a      	lsls	r2, r3
 800a0a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	4a0b      	ldr	r2, [pc, #44]	@ (800a0d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a0aa:	6013      	str	r3, [r2, #0]
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b0:	4613      	mov	r3, r2
 800a0b2:	009b      	lsls	r3, r3, #2
 800a0b4:	4413      	add	r3, r2
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4a06      	ldr	r2, [pc, #24]	@ (800a0d4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a0ba:	441a      	add	r2, r3
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	3304      	adds	r3, #4
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	f7fe fd74 	bl	8008bb0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a0c8:	bf00      	nop
 800a0ca:	3720      	adds	r7, #32
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	200007dc 	.word	0x200007dc
 800a0d4:	200007e0 	.word	0x200007e0
 800a0d8:	200008e4 	.word	0x200008e4

0800a0dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a0dc:	b480      	push	{r7}
 800a0de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a0e0:	4b07      	ldr	r3, [pc, #28]	@ (800a100 <pvTaskIncrementMutexHeldCount+0x24>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d004      	beq.n	800a0f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a0e8:	4b05      	ldr	r3, [pc, #20]	@ (800a100 <pvTaskIncrementMutexHeldCount+0x24>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a0ee:	3201      	adds	r2, #1
 800a0f0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a0f2:	4b03      	ldr	r3, [pc, #12]	@ (800a100 <pvTaskIncrementMutexHeldCount+0x24>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
	}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr
 800a100:	200007dc 	.word	0x200007dc

0800a104 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800a104:	b580      	push	{r7, lr}
 800a106:	b084      	sub	sp, #16
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800a10e:	f000 f9db 	bl	800a4c8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800a112:	4b20      	ldr	r3, [pc, #128]	@ (800a194 <ulTaskNotifyTake+0x90>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d113      	bne.n	800a146 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a11e:	4b1d      	ldr	r3, [pc, #116]	@ (800a194 <ulTaskNotifyTake+0x90>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2201      	movs	r2, #1
 800a124:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d00b      	beq.n	800a146 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a12e:	2101      	movs	r1, #1
 800a130:	6838      	ldr	r0, [r7, #0]
 800a132:	f000 f833 	bl	800a19c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a136:	4b18      	ldr	r3, [pc, #96]	@ (800a198 <ulTaskNotifyTake+0x94>)
 800a138:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a13c:	601a      	str	r2, [r3, #0]
 800a13e:	f3bf 8f4f 	dsb	sy
 800a142:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a146:	f000 f9f1 	bl	800a52c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a14a:	f000 f9bd 	bl	800a4c8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800a14e:	4b11      	ldr	r3, [pc, #68]	@ (800a194 <ulTaskNotifyTake+0x90>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a156:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d00e      	beq.n	800a17c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d005      	beq.n	800a170 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800a164:	4b0b      	ldr	r3, [pc, #44]	@ (800a194 <ulTaskNotifyTake+0x90>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2200      	movs	r2, #0
 800a16a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800a16e:	e005      	b.n	800a17c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800a170:	4b08      	ldr	r3, [pc, #32]	@ (800a194 <ulTaskNotifyTake+0x90>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	68fa      	ldr	r2, [r7, #12]
 800a176:	3a01      	subs	r2, #1
 800a178:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a17c:	4b05      	ldr	r3, [pc, #20]	@ (800a194 <ulTaskNotifyTake+0x90>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2200      	movs	r2, #0
 800a182:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 800a186:	f000 f9d1 	bl	800a52c <vPortExitCritical>

		return ulReturn;
 800a18a:	68fb      	ldr	r3, [r7, #12]
	}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3710      	adds	r7, #16
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	200007dc 	.word	0x200007dc
 800a198:	e000ed04 	.word	0xe000ed04

0800a19c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a1a6:	4b29      	ldr	r3, [pc, #164]	@ (800a24c <prvAddCurrentTaskToDelayedList+0xb0>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1ac:	4b28      	ldr	r3, [pc, #160]	@ (800a250 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3304      	adds	r3, #4
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f7fe fd59 	bl	8008c6a <uxListRemove>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d10b      	bne.n	800a1d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a1be:	4b24      	ldr	r3, [pc, #144]	@ (800a250 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ca:	43da      	mvns	r2, r3
 800a1cc:	4b21      	ldr	r3, [pc, #132]	@ (800a254 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4013      	ands	r3, r2
 800a1d2:	4a20      	ldr	r2, [pc, #128]	@ (800a254 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a1d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1dc:	d10a      	bne.n	800a1f4 <prvAddCurrentTaskToDelayedList+0x58>
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d007      	beq.n	800a1f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a250 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	3304      	adds	r3, #4
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	481a      	ldr	r0, [pc, #104]	@ (800a258 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a1ee:	f7fe fcdf 	bl	8008bb0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a1f2:	e026      	b.n	800a242 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	4413      	add	r3, r2
 800a1fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a1fc:	4b14      	ldr	r3, [pc, #80]	@ (800a250 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a204:	68ba      	ldr	r2, [r7, #8]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d209      	bcs.n	800a220 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a20c:	4b13      	ldr	r3, [pc, #76]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xc0>)
 800a20e:	681a      	ldr	r2, [r3, #0]
 800a210:	4b0f      	ldr	r3, [pc, #60]	@ (800a250 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	3304      	adds	r3, #4
 800a216:	4619      	mov	r1, r3
 800a218:	4610      	mov	r0, r2
 800a21a:	f7fe fced 	bl	8008bf8 <vListInsert>
}
 800a21e:	e010      	b.n	800a242 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a220:	4b0f      	ldr	r3, [pc, #60]	@ (800a260 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	4b0a      	ldr	r3, [pc, #40]	@ (800a250 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	3304      	adds	r3, #4
 800a22a:	4619      	mov	r1, r3
 800a22c:	4610      	mov	r0, r2
 800a22e:	f7fe fce3 	bl	8008bf8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a232:	4b0c      	ldr	r3, [pc, #48]	@ (800a264 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68ba      	ldr	r2, [r7, #8]
 800a238:	429a      	cmp	r2, r3
 800a23a:	d202      	bcs.n	800a242 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a23c:	4a09      	ldr	r2, [pc, #36]	@ (800a264 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	6013      	str	r3, [r2, #0]
}
 800a242:	bf00      	nop
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	200008e0 	.word	0x200008e0
 800a250:	200007dc 	.word	0x200007dc
 800a254:	200008e4 	.word	0x200008e4
 800a258:	200008c8 	.word	0x200008c8
 800a25c:	20000898 	.word	0x20000898
 800a260:	20000894 	.word	0x20000894
 800a264:	200008fc 	.word	0x200008fc

0800a268 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a268:	b480      	push	{r7}
 800a26a:	b085      	sub	sp, #20
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	60f8      	str	r0, [r7, #12]
 800a270:	60b9      	str	r1, [r7, #8]
 800a272:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	3b04      	subs	r3, #4
 800a278:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a280:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	3b04      	subs	r3, #4
 800a286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	f023 0201 	bic.w	r2, r3, #1
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	3b04      	subs	r3, #4
 800a296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a298:	4a0c      	ldr	r2, [pc, #48]	@ (800a2cc <pxPortInitialiseStack+0x64>)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	3b14      	subs	r3, #20
 800a2a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	3b04      	subs	r3, #4
 800a2ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f06f 0202 	mvn.w	r2, #2
 800a2b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	3b20      	subs	r3, #32
 800a2bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2be:	68fb      	ldr	r3, [r7, #12]
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3714      	adds	r7, #20
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr
 800a2cc:	0800a2d1 	.word	0x0800a2d1

0800a2d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b085      	sub	sp, #20
 800a2d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2da:	4b13      	ldr	r3, [pc, #76]	@ (800a328 <prvTaskExitError+0x58>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2e2:	d00b      	beq.n	800a2fc <prvTaskExitError+0x2c>
	__asm volatile
 800a2e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e8:	f383 8811 	msr	BASEPRI, r3
 800a2ec:	f3bf 8f6f 	isb	sy
 800a2f0:	f3bf 8f4f 	dsb	sy
 800a2f4:	60fb      	str	r3, [r7, #12]
}
 800a2f6:	bf00      	nop
 800a2f8:	bf00      	nop
 800a2fa:	e7fd      	b.n	800a2f8 <prvTaskExitError+0x28>
	__asm volatile
 800a2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a300:	f383 8811 	msr	BASEPRI, r3
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	60bb      	str	r3, [r7, #8]
}
 800a30e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a310:	bf00      	nop
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d0fc      	beq.n	800a312 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a318:	bf00      	nop
 800a31a:	bf00      	nop
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	2000000c 	.word	0x2000000c
 800a32c:	00000000 	.word	0x00000000

0800a330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a330:	4b07      	ldr	r3, [pc, #28]	@ (800a350 <pxCurrentTCBConst2>)
 800a332:	6819      	ldr	r1, [r3, #0]
 800a334:	6808      	ldr	r0, [r1, #0]
 800a336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33a:	f380 8809 	msr	PSP, r0
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f04f 0000 	mov.w	r0, #0
 800a346:	f380 8811 	msr	BASEPRI, r0
 800a34a:	4770      	bx	lr
 800a34c:	f3af 8000 	nop.w

0800a350 <pxCurrentTCBConst2>:
 800a350:	200007dc 	.word	0x200007dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a354:	bf00      	nop
 800a356:	bf00      	nop

0800a358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a358:	4808      	ldr	r0, [pc, #32]	@ (800a37c <prvPortStartFirstTask+0x24>)
 800a35a:	6800      	ldr	r0, [r0, #0]
 800a35c:	6800      	ldr	r0, [r0, #0]
 800a35e:	f380 8808 	msr	MSP, r0
 800a362:	f04f 0000 	mov.w	r0, #0
 800a366:	f380 8814 	msr	CONTROL, r0
 800a36a:	b662      	cpsie	i
 800a36c:	b661      	cpsie	f
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	f3bf 8f6f 	isb	sy
 800a376:	df00      	svc	0
 800a378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a37a:	bf00      	nop
 800a37c:	e000ed08 	.word	0xe000ed08

0800a380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b086      	sub	sp, #24
 800a384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a386:	4b47      	ldr	r3, [pc, #284]	@ (800a4a4 <xPortStartScheduler+0x124>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a47      	ldr	r2, [pc, #284]	@ (800a4a8 <xPortStartScheduler+0x128>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d10b      	bne.n	800a3a8 <xPortStartScheduler+0x28>
	__asm volatile
 800a390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a394:	f383 8811 	msr	BASEPRI, r3
 800a398:	f3bf 8f6f 	isb	sy
 800a39c:	f3bf 8f4f 	dsb	sy
 800a3a0:	613b      	str	r3, [r7, #16]
}
 800a3a2:	bf00      	nop
 800a3a4:	bf00      	nop
 800a3a6:	e7fd      	b.n	800a3a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3a8:	4b3e      	ldr	r3, [pc, #248]	@ (800a4a4 <xPortStartScheduler+0x124>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a3f      	ldr	r2, [pc, #252]	@ (800a4ac <xPortStartScheduler+0x12c>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d10b      	bne.n	800a3ca <xPortStartScheduler+0x4a>
	__asm volatile
 800a3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b6:	f383 8811 	msr	BASEPRI, r3
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	f3bf 8f4f 	dsb	sy
 800a3c2:	60fb      	str	r3, [r7, #12]
}
 800a3c4:	bf00      	nop
 800a3c6:	bf00      	nop
 800a3c8:	e7fd      	b.n	800a3c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3ca:	4b39      	ldr	r3, [pc, #228]	@ (800a4b0 <xPortStartScheduler+0x130>)
 800a3cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	22ff      	movs	r2, #255	@ 0xff
 800a3da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	781b      	ldrb	r3, [r3, #0]
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a3e4:	78fb      	ldrb	r3, [r7, #3]
 800a3e6:	b2db      	uxtb	r3, r3
 800a3e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a3ec:	b2da      	uxtb	r2, r3
 800a3ee:	4b31      	ldr	r3, [pc, #196]	@ (800a4b4 <xPortStartScheduler+0x134>)
 800a3f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a3f2:	4b31      	ldr	r3, [pc, #196]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a3f4:	2207      	movs	r2, #7
 800a3f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3f8:	e009      	b.n	800a40e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a3fa:	4b2f      	ldr	r3, [pc, #188]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	4a2d      	ldr	r2, [pc, #180]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a402:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a404:	78fb      	ldrb	r3, [r7, #3]
 800a406:	b2db      	uxtb	r3, r3
 800a408:	005b      	lsls	r3, r3, #1
 800a40a:	b2db      	uxtb	r3, r3
 800a40c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a40e:	78fb      	ldrb	r3, [r7, #3]
 800a410:	b2db      	uxtb	r3, r3
 800a412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a416:	2b80      	cmp	r3, #128	@ 0x80
 800a418:	d0ef      	beq.n	800a3fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a41a:	4b27      	ldr	r3, [pc, #156]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f1c3 0307 	rsb	r3, r3, #7
 800a422:	2b04      	cmp	r3, #4
 800a424:	d00b      	beq.n	800a43e <xPortStartScheduler+0xbe>
	__asm volatile
 800a426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a42a:	f383 8811 	msr	BASEPRI, r3
 800a42e:	f3bf 8f6f 	isb	sy
 800a432:	f3bf 8f4f 	dsb	sy
 800a436:	60bb      	str	r3, [r7, #8]
}
 800a438:	bf00      	nop
 800a43a:	bf00      	nop
 800a43c:	e7fd      	b.n	800a43a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a43e:	4b1e      	ldr	r3, [pc, #120]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	021b      	lsls	r3, r3, #8
 800a444:	4a1c      	ldr	r2, [pc, #112]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a446:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a448:	4b1b      	ldr	r3, [pc, #108]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a450:	4a19      	ldr	r2, [pc, #100]	@ (800a4b8 <xPortStartScheduler+0x138>)
 800a452:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	b2da      	uxtb	r2, r3
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a45c:	4b17      	ldr	r3, [pc, #92]	@ (800a4bc <xPortStartScheduler+0x13c>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a16      	ldr	r2, [pc, #88]	@ (800a4bc <xPortStartScheduler+0x13c>)
 800a462:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a466:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a468:	4b14      	ldr	r3, [pc, #80]	@ (800a4bc <xPortStartScheduler+0x13c>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a13      	ldr	r2, [pc, #76]	@ (800a4bc <xPortStartScheduler+0x13c>)
 800a46e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a472:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a474:	f000 f8da 	bl	800a62c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a478:	4b11      	ldr	r3, [pc, #68]	@ (800a4c0 <xPortStartScheduler+0x140>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a47e:	f000 f8f9 	bl	800a674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a482:	4b10      	ldr	r3, [pc, #64]	@ (800a4c4 <xPortStartScheduler+0x144>)
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a0f      	ldr	r2, [pc, #60]	@ (800a4c4 <xPortStartScheduler+0x144>)
 800a488:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a48c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a48e:	f7ff ff63 	bl	800a358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a492:	f7ff faaf 	bl	80099f4 <vTaskSwitchContext>
	prvTaskExitError();
 800a496:	f7ff ff1b 	bl	800a2d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3718      	adds	r7, #24
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	e000ed00 	.word	0xe000ed00
 800a4a8:	410fc271 	.word	0x410fc271
 800a4ac:	410fc270 	.word	0x410fc270
 800a4b0:	e000e400 	.word	0xe000e400
 800a4b4:	20000908 	.word	0x20000908
 800a4b8:	2000090c 	.word	0x2000090c
 800a4bc:	e000ed20 	.word	0xe000ed20
 800a4c0:	2000000c 	.word	0x2000000c
 800a4c4:	e000ef34 	.word	0xe000ef34

0800a4c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d2:	f383 8811 	msr	BASEPRI, r3
 800a4d6:	f3bf 8f6f 	isb	sy
 800a4da:	f3bf 8f4f 	dsb	sy
 800a4de:	607b      	str	r3, [r7, #4]
}
 800a4e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a4e2:	4b10      	ldr	r3, [pc, #64]	@ (800a524 <vPortEnterCritical+0x5c>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	4a0e      	ldr	r2, [pc, #56]	@ (800a524 <vPortEnterCritical+0x5c>)
 800a4ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a4ec:	4b0d      	ldr	r3, [pc, #52]	@ (800a524 <vPortEnterCritical+0x5c>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d110      	bne.n	800a516 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a528 <vPortEnterCritical+0x60>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	b2db      	uxtb	r3, r3
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d00b      	beq.n	800a516 <vPortEnterCritical+0x4e>
	__asm volatile
 800a4fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a502:	f383 8811 	msr	BASEPRI, r3
 800a506:	f3bf 8f6f 	isb	sy
 800a50a:	f3bf 8f4f 	dsb	sy
 800a50e:	603b      	str	r3, [r7, #0]
}
 800a510:	bf00      	nop
 800a512:	bf00      	nop
 800a514:	e7fd      	b.n	800a512 <vPortEnterCritical+0x4a>
	}
}
 800a516:	bf00      	nop
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr
 800a522:	bf00      	nop
 800a524:	2000000c 	.word	0x2000000c
 800a528:	e000ed04 	.word	0xe000ed04

0800a52c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a532:	4b12      	ldr	r3, [pc, #72]	@ (800a57c <vPortExitCritical+0x50>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10b      	bne.n	800a552 <vPortExitCritical+0x26>
	__asm volatile
 800a53a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53e:	f383 8811 	msr	BASEPRI, r3
 800a542:	f3bf 8f6f 	isb	sy
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	607b      	str	r3, [r7, #4]
}
 800a54c:	bf00      	nop
 800a54e:	bf00      	nop
 800a550:	e7fd      	b.n	800a54e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a552:	4b0a      	ldr	r3, [pc, #40]	@ (800a57c <vPortExitCritical+0x50>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	3b01      	subs	r3, #1
 800a558:	4a08      	ldr	r2, [pc, #32]	@ (800a57c <vPortExitCritical+0x50>)
 800a55a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a55c:	4b07      	ldr	r3, [pc, #28]	@ (800a57c <vPortExitCritical+0x50>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d105      	bne.n	800a570 <vPortExitCritical+0x44>
 800a564:	2300      	movs	r3, #0
 800a566:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	f383 8811 	msr	BASEPRI, r3
}
 800a56e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a570:	bf00      	nop
 800a572:	370c      	adds	r7, #12
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr
 800a57c:	2000000c 	.word	0x2000000c

0800a580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a580:	f3ef 8009 	mrs	r0, PSP
 800a584:	f3bf 8f6f 	isb	sy
 800a588:	4b15      	ldr	r3, [pc, #84]	@ (800a5e0 <pxCurrentTCBConst>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	f01e 0f10 	tst.w	lr, #16
 800a590:	bf08      	it	eq
 800a592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59a:	6010      	str	r0, [r2, #0]
 800a59c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a5a4:	f380 8811 	msr	BASEPRI, r0
 800a5a8:	f3bf 8f4f 	dsb	sy
 800a5ac:	f3bf 8f6f 	isb	sy
 800a5b0:	f7ff fa20 	bl	80099f4 <vTaskSwitchContext>
 800a5b4:	f04f 0000 	mov.w	r0, #0
 800a5b8:	f380 8811 	msr	BASEPRI, r0
 800a5bc:	bc09      	pop	{r0, r3}
 800a5be:	6819      	ldr	r1, [r3, #0]
 800a5c0:	6808      	ldr	r0, [r1, #0]
 800a5c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c6:	f01e 0f10 	tst.w	lr, #16
 800a5ca:	bf08      	it	eq
 800a5cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5d0:	f380 8809 	msr	PSP, r0
 800a5d4:	f3bf 8f6f 	isb	sy
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	f3af 8000 	nop.w

0800a5e0 <pxCurrentTCBConst>:
 800a5e0:	200007dc 	.word	0x200007dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a5e4:	bf00      	nop
 800a5e6:	bf00      	nop

0800a5e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f2:	f383 8811 	msr	BASEPRI, r3
 800a5f6:	f3bf 8f6f 	isb	sy
 800a5fa:	f3bf 8f4f 	dsb	sy
 800a5fe:	607b      	str	r3, [r7, #4]
}
 800a600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a602:	f7ff f93d 	bl	8009880 <xTaskIncrementTick>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d003      	beq.n	800a614 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a60c:	4b06      	ldr	r3, [pc, #24]	@ (800a628 <SysTick_Handler+0x40>)
 800a60e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a612:	601a      	str	r2, [r3, #0]
 800a614:	2300      	movs	r3, #0
 800a616:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	f383 8811 	msr	BASEPRI, r3
}
 800a61e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a620:	bf00      	nop
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	e000ed04 	.word	0xe000ed04

0800a62c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a62c:	b480      	push	{r7}
 800a62e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a630:	4b0b      	ldr	r3, [pc, #44]	@ (800a660 <vPortSetupTimerInterrupt+0x34>)
 800a632:	2200      	movs	r2, #0
 800a634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a636:	4b0b      	ldr	r3, [pc, #44]	@ (800a664 <vPortSetupTimerInterrupt+0x38>)
 800a638:	2200      	movs	r2, #0
 800a63a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a63c:	4b0a      	ldr	r3, [pc, #40]	@ (800a668 <vPortSetupTimerInterrupt+0x3c>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a0a      	ldr	r2, [pc, #40]	@ (800a66c <vPortSetupTimerInterrupt+0x40>)
 800a642:	fba2 2303 	umull	r2, r3, r2, r3
 800a646:	099b      	lsrs	r3, r3, #6
 800a648:	4a09      	ldr	r2, [pc, #36]	@ (800a670 <vPortSetupTimerInterrupt+0x44>)
 800a64a:	3b01      	subs	r3, #1
 800a64c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a64e:	4b04      	ldr	r3, [pc, #16]	@ (800a660 <vPortSetupTimerInterrupt+0x34>)
 800a650:	2207      	movs	r2, #7
 800a652:	601a      	str	r2, [r3, #0]
}
 800a654:	bf00      	nop
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	e000e010 	.word	0xe000e010
 800a664:	e000e018 	.word	0xe000e018
 800a668:	20000000 	.word	0x20000000
 800a66c:	10624dd3 	.word	0x10624dd3
 800a670:	e000e014 	.word	0xe000e014

0800a674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a674:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a684 <vPortEnableVFP+0x10>
 800a678:	6801      	ldr	r1, [r0, #0]
 800a67a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a67e:	6001      	str	r1, [r0, #0]
 800a680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a682:	bf00      	nop
 800a684:	e000ed88 	.word	0xe000ed88

0800a688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a68e:	f3ef 8305 	mrs	r3, IPSR
 800a692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b0f      	cmp	r3, #15
 800a698:	d915      	bls.n	800a6c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a69a:	4a18      	ldr	r2, [pc, #96]	@ (800a6fc <vPortValidateInterruptPriority+0x74>)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	4413      	add	r3, r2
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6a4:	4b16      	ldr	r3, [pc, #88]	@ (800a700 <vPortValidateInterruptPriority+0x78>)
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	7afa      	ldrb	r2, [r7, #11]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d20b      	bcs.n	800a6c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b2:	f383 8811 	msr	BASEPRI, r3
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	607b      	str	r3, [r7, #4]
}
 800a6c0:	bf00      	nop
 800a6c2:	bf00      	nop
 800a6c4:	e7fd      	b.n	800a6c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a704 <vPortValidateInterruptPriority+0x7c>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a6ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a708 <vPortValidateInterruptPriority+0x80>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d90b      	bls.n	800a6ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a6d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6da:	f383 8811 	msr	BASEPRI, r3
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f3bf 8f4f 	dsb	sy
 800a6e6:	603b      	str	r3, [r7, #0]
}
 800a6e8:	bf00      	nop
 800a6ea:	bf00      	nop
 800a6ec:	e7fd      	b.n	800a6ea <vPortValidateInterruptPriority+0x62>
	}
 800a6ee:	bf00      	nop
 800a6f0:	3714      	adds	r7, #20
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	e000e3f0 	.word	0xe000e3f0
 800a700:	20000908 	.word	0x20000908
 800a704:	e000ed0c 	.word	0xe000ed0c
 800a708:	2000090c 	.word	0x2000090c

0800a70c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b08a      	sub	sp, #40	@ 0x28
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a714:	2300      	movs	r3, #0
 800a716:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a718:	f7ff f806 	bl	8009728 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a71c:	4b5c      	ldr	r3, [pc, #368]	@ (800a890 <pvPortMalloc+0x184>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d101      	bne.n	800a728 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a724:	f000 f924 	bl	800a970 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a728:	4b5a      	ldr	r3, [pc, #360]	@ (800a894 <pvPortMalloc+0x188>)
 800a72a:	681a      	ldr	r2, [r3, #0]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	4013      	ands	r3, r2
 800a730:	2b00      	cmp	r3, #0
 800a732:	f040 8095 	bne.w	800a860 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d01e      	beq.n	800a77a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a73c:	2208      	movs	r2, #8
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	4413      	add	r3, r2
 800a742:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f003 0307 	and.w	r3, r3, #7
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d015      	beq.n	800a77a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f023 0307 	bic.w	r3, r3, #7
 800a754:	3308      	adds	r3, #8
 800a756:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f003 0307 	and.w	r3, r3, #7
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00b      	beq.n	800a77a <pvPortMalloc+0x6e>
	__asm volatile
 800a762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a766:	f383 8811 	msr	BASEPRI, r3
 800a76a:	f3bf 8f6f 	isb	sy
 800a76e:	f3bf 8f4f 	dsb	sy
 800a772:	617b      	str	r3, [r7, #20]
}
 800a774:	bf00      	nop
 800a776:	bf00      	nop
 800a778:	e7fd      	b.n	800a776 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d06f      	beq.n	800a860 <pvPortMalloc+0x154>
 800a780:	4b45      	ldr	r3, [pc, #276]	@ (800a898 <pvPortMalloc+0x18c>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	429a      	cmp	r2, r3
 800a788:	d86a      	bhi.n	800a860 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a78a:	4b44      	ldr	r3, [pc, #272]	@ (800a89c <pvPortMalloc+0x190>)
 800a78c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a78e:	4b43      	ldr	r3, [pc, #268]	@ (800a89c <pvPortMalloc+0x190>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a794:	e004      	b.n	800a7a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a798:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d903      	bls.n	800a7b2 <pvPortMalloc+0xa6>
 800a7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1f1      	bne.n	800a796 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7b2:	4b37      	ldr	r3, [pc, #220]	@ (800a890 <pvPortMalloc+0x184>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d051      	beq.n	800a860 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7bc:	6a3b      	ldr	r3, [r7, #32]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	2208      	movs	r2, #8
 800a7c2:	4413      	add	r3, r2
 800a7c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c8:	681a      	ldr	r2, [r3, #0]
 800a7ca:	6a3b      	ldr	r3, [r7, #32]
 800a7cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d0:	685a      	ldr	r2, [r3, #4]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	1ad2      	subs	r2, r2, r3
 800a7d6:	2308      	movs	r3, #8
 800a7d8:	005b      	lsls	r3, r3, #1
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d920      	bls.n	800a820 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7e6:	69bb      	ldr	r3, [r7, #24]
 800a7e8:	f003 0307 	and.w	r3, r3, #7
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d00b      	beq.n	800a808 <pvPortMalloc+0xfc>
	__asm volatile
 800a7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	613b      	str	r3, [r7, #16]
}
 800a802:	bf00      	nop
 800a804:	bf00      	nop
 800a806:	e7fd      	b.n	800a804 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80a:	685a      	ldr	r2, [r3, #4]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	1ad2      	subs	r2, r2, r3
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a816:	687a      	ldr	r2, [r7, #4]
 800a818:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a81a:	69b8      	ldr	r0, [r7, #24]
 800a81c:	f000 f90a 	bl	800aa34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a820:	4b1d      	ldr	r3, [pc, #116]	@ (800a898 <pvPortMalloc+0x18c>)
 800a822:	681a      	ldr	r2, [r3, #0]
 800a824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	4a1b      	ldr	r2, [pc, #108]	@ (800a898 <pvPortMalloc+0x18c>)
 800a82c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a82e:	4b1a      	ldr	r3, [pc, #104]	@ (800a898 <pvPortMalloc+0x18c>)
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	4b1b      	ldr	r3, [pc, #108]	@ (800a8a0 <pvPortMalloc+0x194>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	429a      	cmp	r2, r3
 800a838:	d203      	bcs.n	800a842 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a83a:	4b17      	ldr	r3, [pc, #92]	@ (800a898 <pvPortMalloc+0x18c>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	4a18      	ldr	r2, [pc, #96]	@ (800a8a0 <pvPortMalloc+0x194>)
 800a840:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a844:	685a      	ldr	r2, [r3, #4]
 800a846:	4b13      	ldr	r3, [pc, #76]	@ (800a894 <pvPortMalloc+0x188>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	431a      	orrs	r2, r3
 800a84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a852:	2200      	movs	r2, #0
 800a854:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a856:	4b13      	ldr	r3, [pc, #76]	@ (800a8a4 <pvPortMalloc+0x198>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	3301      	adds	r3, #1
 800a85c:	4a11      	ldr	r2, [pc, #68]	@ (800a8a4 <pvPortMalloc+0x198>)
 800a85e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a860:	f7fe ff70 	bl	8009744 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	f003 0307 	and.w	r3, r3, #7
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00b      	beq.n	800a886 <pvPortMalloc+0x17a>
	__asm volatile
 800a86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a872:	f383 8811 	msr	BASEPRI, r3
 800a876:	f3bf 8f6f 	isb	sy
 800a87a:	f3bf 8f4f 	dsb	sy
 800a87e:	60fb      	str	r3, [r7, #12]
}
 800a880:	bf00      	nop
 800a882:	bf00      	nop
 800a884:	e7fd      	b.n	800a882 <pvPortMalloc+0x176>
	return pvReturn;
 800a886:	69fb      	ldr	r3, [r7, #28]
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3728      	adds	r7, #40	@ 0x28
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}
 800a890:	20005738 	.word	0x20005738
 800a894:	2000574c 	.word	0x2000574c
 800a898:	2000573c 	.word	0x2000573c
 800a89c:	20005730 	.word	0x20005730
 800a8a0:	20005740 	.word	0x20005740
 800a8a4:	20005744 	.word	0x20005744

0800a8a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b086      	sub	sp, #24
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d04f      	beq.n	800a95a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8ba:	2308      	movs	r3, #8
 800a8bc:	425b      	negs	r3, r3
 800a8be:	697a      	ldr	r2, [r7, #20]
 800a8c0:	4413      	add	r3, r2
 800a8c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	4b25      	ldr	r3, [pc, #148]	@ (800a964 <vPortFree+0xbc>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d10b      	bne.n	800a8ee <vPortFree+0x46>
	__asm volatile
 800a8d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8da:	f383 8811 	msr	BASEPRI, r3
 800a8de:	f3bf 8f6f 	isb	sy
 800a8e2:	f3bf 8f4f 	dsb	sy
 800a8e6:	60fb      	str	r3, [r7, #12]
}
 800a8e8:	bf00      	nop
 800a8ea:	bf00      	nop
 800a8ec:	e7fd      	b.n	800a8ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d00b      	beq.n	800a90e <vPortFree+0x66>
	__asm volatile
 800a8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8fa:	f383 8811 	msr	BASEPRI, r3
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f3bf 8f4f 	dsb	sy
 800a906:	60bb      	str	r3, [r7, #8]
}
 800a908:	bf00      	nop
 800a90a:	bf00      	nop
 800a90c:	e7fd      	b.n	800a90a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	685a      	ldr	r2, [r3, #4]
 800a912:	4b14      	ldr	r3, [pc, #80]	@ (800a964 <vPortFree+0xbc>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4013      	ands	r3, r2
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d01e      	beq.n	800a95a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d11a      	bne.n	800a95a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	685a      	ldr	r2, [r3, #4]
 800a928:	4b0e      	ldr	r3, [pc, #56]	@ (800a964 <vPortFree+0xbc>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	43db      	mvns	r3, r3
 800a92e:	401a      	ands	r2, r3
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a934:	f7fe fef8 	bl	8009728 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	685a      	ldr	r2, [r3, #4]
 800a93c:	4b0a      	ldr	r3, [pc, #40]	@ (800a968 <vPortFree+0xc0>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4413      	add	r3, r2
 800a942:	4a09      	ldr	r2, [pc, #36]	@ (800a968 <vPortFree+0xc0>)
 800a944:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a946:	6938      	ldr	r0, [r7, #16]
 800a948:	f000 f874 	bl	800aa34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a94c:	4b07      	ldr	r3, [pc, #28]	@ (800a96c <vPortFree+0xc4>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	3301      	adds	r3, #1
 800a952:	4a06      	ldr	r2, [pc, #24]	@ (800a96c <vPortFree+0xc4>)
 800a954:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a956:	f7fe fef5 	bl	8009744 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a95a:	bf00      	nop
 800a95c:	3718      	adds	r7, #24
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	2000574c 	.word	0x2000574c
 800a968:	2000573c 	.word	0x2000573c
 800a96c:	20005748 	.word	0x20005748

0800a970 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a970:	b480      	push	{r7}
 800a972:	b085      	sub	sp, #20
 800a974:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a976:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800a97a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a97c:	4b27      	ldr	r3, [pc, #156]	@ (800aa1c <prvHeapInit+0xac>)
 800a97e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	f003 0307 	and.w	r3, r3, #7
 800a986:	2b00      	cmp	r3, #0
 800a988:	d00c      	beq.n	800a9a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	3307      	adds	r3, #7
 800a98e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f023 0307 	bic.w	r3, r3, #7
 800a996:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a998:	68ba      	ldr	r2, [r7, #8]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	1ad3      	subs	r3, r2, r3
 800a99e:	4a1f      	ldr	r2, [pc, #124]	@ (800aa1c <prvHeapInit+0xac>)
 800a9a0:	4413      	add	r3, r2
 800a9a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a9a8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa20 <prvHeapInit+0xb0>)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9ae:	4b1c      	ldr	r3, [pc, #112]	@ (800aa20 <prvHeapInit+0xb0>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	68ba      	ldr	r2, [r7, #8]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9bc:	2208      	movs	r2, #8
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	1a9b      	subs	r3, r3, r2
 800a9c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f023 0307 	bic.w	r3, r3, #7
 800a9ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	4a15      	ldr	r2, [pc, #84]	@ (800aa24 <prvHeapInit+0xb4>)
 800a9d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9d2:	4b14      	ldr	r3, [pc, #80]	@ (800aa24 <prvHeapInit+0xb4>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9da:	4b12      	ldr	r3, [pc, #72]	@ (800aa24 <prvHeapInit+0xb4>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	1ad2      	subs	r2, r2, r3
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9f0:	4b0c      	ldr	r3, [pc, #48]	@ (800aa24 <prvHeapInit+0xb4>)
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	4a0a      	ldr	r2, [pc, #40]	@ (800aa28 <prvHeapInit+0xb8>)
 800a9fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	4a09      	ldr	r2, [pc, #36]	@ (800aa2c <prvHeapInit+0xbc>)
 800aa06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa08:	4b09      	ldr	r3, [pc, #36]	@ (800aa30 <prvHeapInit+0xc0>)
 800aa0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa0e:	601a      	str	r2, [r3, #0]
}
 800aa10:	bf00      	nop
 800aa12:	3714      	adds	r7, #20
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr
 800aa1c:	20000910 	.word	0x20000910
 800aa20:	20005730 	.word	0x20005730
 800aa24:	20005738 	.word	0x20005738
 800aa28:	20005740 	.word	0x20005740
 800aa2c:	2000573c 	.word	0x2000573c
 800aa30:	2000574c 	.word	0x2000574c

0800aa34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa3c:	4b28      	ldr	r3, [pc, #160]	@ (800aae0 <prvInsertBlockIntoFreeList+0xac>)
 800aa3e:	60fb      	str	r3, [r7, #12]
 800aa40:	e002      	b.n	800aa48 <prvInsertBlockIntoFreeList+0x14>
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	60fb      	str	r3, [r7, #12]
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d8f7      	bhi.n	800aa42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	68ba      	ldr	r2, [r7, #8]
 800aa5c:	4413      	add	r3, r2
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d108      	bne.n	800aa76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	685a      	ldr	r2, [r3, #4]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	441a      	add	r2, r3
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	68ba      	ldr	r2, [r7, #8]
 800aa80:	441a      	add	r2, r3
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d118      	bne.n	800aabc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	4b15      	ldr	r3, [pc, #84]	@ (800aae4 <prvInsertBlockIntoFreeList+0xb0>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d00d      	beq.n	800aab2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	685a      	ldr	r2, [r3, #4]
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	441a      	add	r2, r3
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	601a      	str	r2, [r3, #0]
 800aab0:	e008      	b.n	800aac4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aab2:	4b0c      	ldr	r3, [pc, #48]	@ (800aae4 <prvInsertBlockIntoFreeList+0xb0>)
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	601a      	str	r2, [r3, #0]
 800aaba:	e003      	b.n	800aac4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aac4:	68fa      	ldr	r2, [r7, #12]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	429a      	cmp	r2, r3
 800aaca:	d002      	beq.n	800aad2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aad2:	bf00      	nop
 800aad4:	3714      	adds	r7, #20
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop
 800aae0:	20005730 	.word	0x20005730
 800aae4:	20005738 	.word	0x20005738

0800aae8 <vu_run>:
#include "shell.h"

extern uint16_t data_SAI_rx[SIZE_SAI_BUFFER];
#define U_MAX 2.0

void vu_run(void*){
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b086      	sub	sp, #24
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
	MCP23S17_init();
 800aaf0:	f7f5 ff92 	bl	8000a18 <MCP23S17_init>
	for(;;){

		ulTaskNotifyTake(pdTRUE, HAL_MAX_DELAY);
 800aaf4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800aaf8:	2001      	movs	r0, #1
 800aafa:	f7ff fb03 	bl	800a104 <ulTaskNotifyTake>
		float mean_R=0;
 800aafe:	f04f 0300 	mov.w	r3, #0
 800ab02:	617b      	str	r3, [r7, #20]
		float mean_L=0;
 800ab04:	f04f 0300 	mov.w	r3, #0
 800ab08:	613b      	str	r3, [r7, #16]
		for (int i=0;i<SIZE_SAI_BUFFER/2;i++){
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60fb      	str	r3, [r7, #12]
 800ab0e:	e021      	b.n	800ab54 <vu_run+0x6c>
			mean_R+=data_SAI_rx[2*i];
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	005b      	lsls	r3, r3, #1
 800ab14:	4a96      	ldr	r2, [pc, #600]	@ (800ad70 <vu_run+0x288>)
 800ab16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab1a:	ee07 3a90 	vmov	s15, r3
 800ab1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab22:	ed97 7a05 	vldr	s14, [r7, #20]
 800ab26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab2a:	edc7 7a05 	vstr	s15, [r7, #20]
			mean_L+=data_SAI_rx[2*(i+1)];
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	3301      	adds	r3, #1
 800ab32:	005b      	lsls	r3, r3, #1
 800ab34:	4a8e      	ldr	r2, [pc, #568]	@ (800ad70 <vu_run+0x288>)
 800ab36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab3a:	ee07 3a90 	vmov	s15, r3
 800ab3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab42:	ed97 7a04 	vldr	s14, [r7, #16]
 800ab46:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab4a:	edc7 7a04 	vstr	s15, [r7, #16]
		for (int i=0;i<SIZE_SAI_BUFFER/2;i++){
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	3301      	adds	r3, #1
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2b09      	cmp	r3, #9
 800ab58:	ddda      	ble.n	800ab10 <vu_run+0x28>
		}
		mean_R = mean_R/SIZE_SAI_BUFFER;
 800ab5a:	ed97 7a05 	vldr	s14, [r7, #20]
 800ab5e:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 800ab62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab66:	edc7 7a05 	vstr	s15, [r7, #20]
		if (mean_R < U_MAX/9.0){
 800ab6a:	6978      	ldr	r0, [r7, #20]
 800ab6c:	f7f5 fcfc 	bl	8000568 <__aeabi_f2d>
 800ab70:	a36f      	add	r3, pc, #444	@ (adr r3, 800ad30 <vu_run+0x248>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	f7f5 fdaf 	bl	80006d8 <__aeabi_dcmplt>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d010      	beq.n	800aba2 <vu_run+0xba>
			MCP23S17_WriteRegister(0x12, (0xFF<<0)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800ab80:	21ff      	movs	r1, #255	@ 0xff
 800ab82:	2012      	movs	r0, #18
 800ab84:	f7f6 f878 	bl	8000c78 <MCP23S17_WriteRegister>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d104      	bne.n	800ab98 <vu_run+0xb0>
 800ab8e:	4979      	ldr	r1, [pc, #484]	@ (800ad74 <vu_run+0x28c>)
 800ab90:	4879      	ldr	r0, [pc, #484]	@ (800ad78 <vu_run+0x290>)
 800ab92:	f000 fb1f 	bl	800b1d4 <debug>
 800ab96:	e7ad      	b.n	800aaf4 <vu_run+0xc>
 800ab98:	4976      	ldr	r1, [pc, #472]	@ (800ad74 <vu_run+0x28c>)
 800ab9a:	4878      	ldr	r0, [pc, #480]	@ (800ad7c <vu_run+0x294>)
 800ab9c:	f000 fb1a 	bl	800b1d4 <debug>
 800aba0:	e7a8      	b.n	800aaf4 <vu_run+0xc>

		}
		else if (mean_R < 2*U_MAX/9.0){
 800aba2:	6978      	ldr	r0, [r7, #20]
 800aba4:	f7f5 fce0 	bl	8000568 <__aeabi_f2d>
 800aba8:	a363      	add	r3, pc, #396	@ (adr r3, 800ad38 <vu_run+0x250>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	f7f5 fd93 	bl	80006d8 <__aeabi_dcmplt>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d010      	beq.n	800abda <vu_run+0xf2>
			MCP23S17_WriteRegister(0x12, (0xFF<<1)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800abb8:	21fe      	movs	r1, #254	@ 0xfe
 800abba:	2012      	movs	r0, #18
 800abbc:	f7f6 f85c 	bl	8000c78 <MCP23S17_WriteRegister>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d104      	bne.n	800abd0 <vu_run+0xe8>
 800abc6:	496b      	ldr	r1, [pc, #428]	@ (800ad74 <vu_run+0x28c>)
 800abc8:	486b      	ldr	r0, [pc, #428]	@ (800ad78 <vu_run+0x290>)
 800abca:	f000 fb03 	bl	800b1d4 <debug>
 800abce:	e791      	b.n	800aaf4 <vu_run+0xc>
 800abd0:	4968      	ldr	r1, [pc, #416]	@ (800ad74 <vu_run+0x28c>)
 800abd2:	486a      	ldr	r0, [pc, #424]	@ (800ad7c <vu_run+0x294>)
 800abd4:	f000 fafe 	bl	800b1d4 <debug>
 800abd8:	e78c      	b.n	800aaf4 <vu_run+0xc>

		}
		else if (mean_R < 3*U_MAX/9.0){
 800abda:	6978      	ldr	r0, [r7, #20]
 800abdc:	f7f5 fcc4 	bl	8000568 <__aeabi_f2d>
 800abe0:	a357      	add	r3, pc, #348	@ (adr r3, 800ad40 <vu_run+0x258>)
 800abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe6:	f7f5 fd77 	bl	80006d8 <__aeabi_dcmplt>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d010      	beq.n	800ac12 <vu_run+0x12a>
			MCP23S17_WriteRegister(0x12, (0xFF<<2)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800abf0:	21fc      	movs	r1, #252	@ 0xfc
 800abf2:	2012      	movs	r0, #18
 800abf4:	f7f6 f840 	bl	8000c78 <MCP23S17_WriteRegister>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d104      	bne.n	800ac08 <vu_run+0x120>
 800abfe:	495d      	ldr	r1, [pc, #372]	@ (800ad74 <vu_run+0x28c>)
 800ac00:	485d      	ldr	r0, [pc, #372]	@ (800ad78 <vu_run+0x290>)
 800ac02:	f000 fae7 	bl	800b1d4 <debug>
 800ac06:	e775      	b.n	800aaf4 <vu_run+0xc>
 800ac08:	495a      	ldr	r1, [pc, #360]	@ (800ad74 <vu_run+0x28c>)
 800ac0a:	485c      	ldr	r0, [pc, #368]	@ (800ad7c <vu_run+0x294>)
 800ac0c:	f000 fae2 	bl	800b1d4 <debug>
 800ac10:	e770      	b.n	800aaf4 <vu_run+0xc>

		}
		else if (mean_R < 4*U_MAX/9.0){
 800ac12:	6978      	ldr	r0, [r7, #20]
 800ac14:	f7f5 fca8 	bl	8000568 <__aeabi_f2d>
 800ac18:	a34b      	add	r3, pc, #300	@ (adr r3, 800ad48 <vu_run+0x260>)
 800ac1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac1e:	f7f5 fd5b 	bl	80006d8 <__aeabi_dcmplt>
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d010      	beq.n	800ac4a <vu_run+0x162>
			MCP23S17_WriteRegister(0x12, (0xFF<<3)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800ac28:	21f8      	movs	r1, #248	@ 0xf8
 800ac2a:	2012      	movs	r0, #18
 800ac2c:	f7f6 f824 	bl	8000c78 <MCP23S17_WriteRegister>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d104      	bne.n	800ac40 <vu_run+0x158>
 800ac36:	494f      	ldr	r1, [pc, #316]	@ (800ad74 <vu_run+0x28c>)
 800ac38:	484f      	ldr	r0, [pc, #316]	@ (800ad78 <vu_run+0x290>)
 800ac3a:	f000 facb 	bl	800b1d4 <debug>
 800ac3e:	e759      	b.n	800aaf4 <vu_run+0xc>
 800ac40:	494c      	ldr	r1, [pc, #304]	@ (800ad74 <vu_run+0x28c>)
 800ac42:	484e      	ldr	r0, [pc, #312]	@ (800ad7c <vu_run+0x294>)
 800ac44:	f000 fac6 	bl	800b1d4 <debug>
 800ac48:	e754      	b.n	800aaf4 <vu_run+0xc>

		}
		else if (mean_R < 5*U_MAX/9.0){
 800ac4a:	6978      	ldr	r0, [r7, #20]
 800ac4c:	f7f5 fc8c 	bl	8000568 <__aeabi_f2d>
 800ac50:	a33f      	add	r3, pc, #252	@ (adr r3, 800ad50 <vu_run+0x268>)
 800ac52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac56:	f7f5 fd3f 	bl	80006d8 <__aeabi_dcmplt>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d010      	beq.n	800ac82 <vu_run+0x19a>
			MCP23S17_WriteRegister(0x12, (0xFF<<4)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800ac60:	21f0      	movs	r1, #240	@ 0xf0
 800ac62:	2012      	movs	r0, #18
 800ac64:	f7f6 f808 	bl	8000c78 <MCP23S17_WriteRegister>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d104      	bne.n	800ac78 <vu_run+0x190>
 800ac6e:	4941      	ldr	r1, [pc, #260]	@ (800ad74 <vu_run+0x28c>)
 800ac70:	4841      	ldr	r0, [pc, #260]	@ (800ad78 <vu_run+0x290>)
 800ac72:	f000 faaf 	bl	800b1d4 <debug>
 800ac76:	e73d      	b.n	800aaf4 <vu_run+0xc>
 800ac78:	493e      	ldr	r1, [pc, #248]	@ (800ad74 <vu_run+0x28c>)
 800ac7a:	4840      	ldr	r0, [pc, #256]	@ (800ad7c <vu_run+0x294>)
 800ac7c:	f000 faaa 	bl	800b1d4 <debug>
 800ac80:	e738      	b.n	800aaf4 <vu_run+0xc>

		}
		else if (mean_R < 6*U_MAX/9.0){
 800ac82:	6978      	ldr	r0, [r7, #20]
 800ac84:	f7f5 fc70 	bl	8000568 <__aeabi_f2d>
 800ac88:	a333      	add	r3, pc, #204	@ (adr r3, 800ad58 <vu_run+0x270>)
 800ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8e:	f7f5 fd23 	bl	80006d8 <__aeabi_dcmplt>
 800ac92:	4603      	mov	r3, r0
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d010      	beq.n	800acba <vu_run+0x1d2>
			MCP23S17_WriteRegister(0x12, (0xFF<<5)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800ac98:	21e0      	movs	r1, #224	@ 0xe0
 800ac9a:	2012      	movs	r0, #18
 800ac9c:	f7f5 ffec 	bl	8000c78 <MCP23S17_WriteRegister>
 800aca0:	4603      	mov	r3, r0
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d104      	bne.n	800acb0 <vu_run+0x1c8>
 800aca6:	4933      	ldr	r1, [pc, #204]	@ (800ad74 <vu_run+0x28c>)
 800aca8:	4833      	ldr	r0, [pc, #204]	@ (800ad78 <vu_run+0x290>)
 800acaa:	f000 fa93 	bl	800b1d4 <debug>
 800acae:	e721      	b.n	800aaf4 <vu_run+0xc>
 800acb0:	4930      	ldr	r1, [pc, #192]	@ (800ad74 <vu_run+0x28c>)
 800acb2:	4832      	ldr	r0, [pc, #200]	@ (800ad7c <vu_run+0x294>)
 800acb4:	f000 fa8e 	bl	800b1d4 <debug>
 800acb8:	e71c      	b.n	800aaf4 <vu_run+0xc>

		}
		else if (mean_R < 7*U_MAX/9.0){
 800acba:	6978      	ldr	r0, [r7, #20]
 800acbc:	f7f5 fc54 	bl	8000568 <__aeabi_f2d>
 800acc0:	a327      	add	r3, pc, #156	@ (adr r3, 800ad60 <vu_run+0x278>)
 800acc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc6:	f7f5 fd07 	bl	80006d8 <__aeabi_dcmplt>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d010      	beq.n	800acf2 <vu_run+0x20a>
			MCP23S17_WriteRegister(0x12, (0xFF<<6)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800acd0:	21c0      	movs	r1, #192	@ 0xc0
 800acd2:	2012      	movs	r0, #18
 800acd4:	f7f5 ffd0 	bl	8000c78 <MCP23S17_WriteRegister>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d104      	bne.n	800ace8 <vu_run+0x200>
 800acde:	4925      	ldr	r1, [pc, #148]	@ (800ad74 <vu_run+0x28c>)
 800ace0:	4825      	ldr	r0, [pc, #148]	@ (800ad78 <vu_run+0x290>)
 800ace2:	f000 fa77 	bl	800b1d4 <debug>
 800ace6:	e705      	b.n	800aaf4 <vu_run+0xc>
 800ace8:	4922      	ldr	r1, [pc, #136]	@ (800ad74 <vu_run+0x28c>)
 800acea:	4824      	ldr	r0, [pc, #144]	@ (800ad7c <vu_run+0x294>)
 800acec:	f000 fa72 	bl	800b1d4 <debug>
 800acf0:	e700      	b.n	800aaf4 <vu_run+0xc>

		}
		else if(mean_R < 8*U_MAX/9.0){
 800acf2:	6978      	ldr	r0, [r7, #20]
 800acf4:	f7f5 fc38 	bl	8000568 <__aeabi_f2d>
 800acf8:	a31b      	add	r3, pc, #108	@ (adr r3, 800ad68 <vu_run+0x280>)
 800acfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfe:	f7f5 fceb 	bl	80006d8 <__aeabi_dcmplt>
 800ad02:	4603      	mov	r3, r0
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d00f      	beq.n	800ad28 <vu_run+0x240>
			MCP23S17_WriteRegister(0x12, (0xFF<<7)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800ad08:	2180      	movs	r1, #128	@ 0x80
 800ad0a:	2012      	movs	r0, #18
 800ad0c:	f7f5 ffb4 	bl	8000c78 <MCP23S17_WriteRegister>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d104      	bne.n	800ad20 <vu_run+0x238>
 800ad16:	4917      	ldr	r1, [pc, #92]	@ (800ad74 <vu_run+0x28c>)
 800ad18:	4817      	ldr	r0, [pc, #92]	@ (800ad78 <vu_run+0x290>)
 800ad1a:	f000 fa5b 	bl	800b1d4 <debug>
 800ad1e:	e6e9      	b.n	800aaf4 <vu_run+0xc>
 800ad20:	4914      	ldr	r1, [pc, #80]	@ (800ad74 <vu_run+0x28c>)
 800ad22:	4816      	ldr	r0, [pc, #88]	@ (800ad7c <vu_run+0x294>)
 800ad24:	f000 fa56 	bl	800b1d4 <debug>
	for(;;){
 800ad28:	e6e4      	b.n	800aaf4 <vu_run+0xc>
 800ad2a:	bf00      	nop
 800ad2c:	f3af 8000 	nop.w
 800ad30:	1c71c71c 	.word	0x1c71c71c
 800ad34:	3fcc71c7 	.word	0x3fcc71c7
 800ad38:	1c71c71c 	.word	0x1c71c71c
 800ad3c:	3fdc71c7 	.word	0x3fdc71c7
 800ad40:	55555555 	.word	0x55555555
 800ad44:	3fe55555 	.word	0x3fe55555
 800ad48:	1c71c71c 	.word	0x1c71c71c
 800ad4c:	3fec71c7 	.word	0x3fec71c7
 800ad50:	71c71c72 	.word	0x71c71c72
 800ad54:	3ff1c71c 	.word	0x3ff1c71c
 800ad58:	55555555 	.word	0x55555555
 800ad5c:	3ff55555 	.word	0x3ff55555
 800ad60:	38e38e39 	.word	0x38e38e39
 800ad64:	3ff8e38e 	.word	0x3ff8e38e
 800ad68:	1c71c71c 	.word	0x1c71c71c
 800ad6c:	3ffc71c7 	.word	0x3ffc71c7
 800ad70:	20000460 	.word	0x20000460
 800ad74:	0800c550 	.word	0x0800c550
 800ad78:	0800c564 	.word	0x0800c564
 800ad7c:	0800c570 	.word	0x0800c570

0800ad80 <HAL_UART_RxCpltCallback>:
/*********** PREEMPTION PRIORITY  ***********/
void CUSTOM_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	return;
}
/*********** PREEMPTION PRIORITY 5 ***********/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
	/** SHELL INTERRUPTIONS **/
	if (huart->Instance == USART2) {
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4a0d      	ldr	r2, [pc, #52]	@ (800adc4 <HAL_UART_RxCpltCallback+0x44>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d114      	bne.n	800adbc <HAL_UART_RxCpltCallback+0x3c>
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 800ad92:	2300      	movs	r3, #0
 800ad94:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(sem_uart_read, &pxHigherPriorityTaskWoken);
 800ad96:	4b0c      	ldr	r3, [pc, #48]	@ (800adc8 <HAL_UART_RxCpltCallback+0x48>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f107 020c 	add.w	r2, r7, #12
 800ad9e:	4611      	mov	r1, r2
 800ada0:	4618      	mov	r0, r3
 800ada2:	f7fe f851 	bl	8008e48 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d007      	beq.n	800adbc <HAL_UART_RxCpltCallback+0x3c>
 800adac:	4b07      	ldr	r3, [pc, #28]	@ (800adcc <HAL_UART_RxCpltCallback+0x4c>)
 800adae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adb2:	601a      	str	r2, [r3, #0]
 800adb4:	f3bf 8f4f 	dsb	sy
 800adb8:	f3bf 8f6f 	isb	sy
	}
}
 800adbc:	bf00      	nop
 800adbe:	3710      	adds	r7, #16
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	40004400 	.word	0x40004400
 800adc8:	20005750 	.word	0x20005750
 800adcc:	e000ed04 	.word	0xe000ed04

0800add0 <shell_init>:
int isStarted = 0;
int isADC_cplt =0;
uint8_t PWMLed = 255;


void shell_init(void) {
 800add0:	b580      	push	{r7, lr}
 800add2:	af00      	add	r7, sp, #0
	memset(argv, 0, MAX_ARGS * sizeof(char*));
 800add4:	2220      	movs	r2, #32
 800add6:	2100      	movs	r1, #0
 800add8:	481a      	ldr	r0, [pc, #104]	@ (800ae44 <shell_init+0x74>)
 800adda:	f000 fc25 	bl	800b628 <memset>
	memset(cmdBuffer, 0, CMD_BUFFER_SIZE * sizeof(char));
 800adde:	2240      	movs	r2, #64	@ 0x40
 800ade0:	2100      	movs	r1, #0
 800ade2:	4819      	ldr	r0, [pc, #100]	@ (800ae48 <shell_init+0x78>)
 800ade4:	f000 fc20 	bl	800b628 <memset>
	memset(uartRxBuffer, 0, UART_RX_BUFFER_SIZE * sizeof(char));
 800ade8:	4b18      	ldr	r3, [pc, #96]	@ (800ae4c <shell_init+0x7c>)
 800adea:	2200      	movs	r2, #0
 800adec:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, 0, UART_TX_BUFFER_SIZE * sizeof(char));
 800adee:	2240      	movs	r2, #64	@ 0x40
 800adf0:	2100      	movs	r1, #0
 800adf2:	4817      	ldr	r0, [pc, #92]	@ (800ae50 <shell_init+0x80>)
 800adf4:	f000 fc18 	bl	800b628 <memset>
	sem_uart_read = xSemaphoreCreateBinary();
 800adf8:	2203      	movs	r2, #3
 800adfa:	2100      	movs	r1, #0
 800adfc:	2001      	movs	r0, #1
 800adfe:	f7fd ffc9 	bl	8008d94 <xQueueGenericCreate>
 800ae02:	4603      	mov	r3, r0
 800ae04:	4a13      	ldr	r2, [pc, #76]	@ (800ae54 <shell_init+0x84>)
 800ae06:	6013      	str	r3, [r2, #0]
	sem_uart_read == NULL ? Error_Handler() : (void) 0;
 800ae08:	4b12      	ldr	r3, [pc, #72]	@ (800ae54 <shell_init+0x84>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d101      	bne.n	800ae14 <shell_init+0x44>
 800ae10:	f7f6 faf0 	bl	80013f4 <Error_Handler>

	HAL_UART_Transmit(&UART_DEVICE, started, strlen((char*) started),
 800ae14:	4810      	ldr	r0, [pc, #64]	@ (800ae58 <shell_init+0x88>)
 800ae16:	f7f5 f9db 	bl	80001d0 <strlen>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	b29a      	uxth	r2, r3
 800ae1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae22:	490d      	ldr	r1, [pc, #52]	@ (800ae58 <shell_init+0x88>)
 800ae24:	480d      	ldr	r0, [pc, #52]	@ (800ae5c <shell_init+0x8c>)
 800ae26:	f7fc fa7b 	bl	8007320 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	HAL_UART_Transmit(&UART_DEVICE, prompt, strlen((char*) prompt),
 800ae2a:	480d      	ldr	r0, [pc, #52]	@ (800ae60 <shell_init+0x90>)
 800ae2c:	f7f5 f9d0 	bl	80001d0 <strlen>
 800ae30:	4603      	mov	r3, r0
 800ae32:	b29a      	uxth	r2, r3
 800ae34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae38:	4909      	ldr	r1, [pc, #36]	@ (800ae60 <shell_init+0x90>)
 800ae3a:	4808      	ldr	r0, [pc, #32]	@ (800ae5c <shell_init+0x8c>)
 800ae3c:	f7fc fa70 	bl	8007320 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
}
 800ae40:	bf00      	nop
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	200057dc 	.word	0x200057dc
 800ae48:	20005798 	.word	0x20005798
 800ae4c:	20005754 	.word	0x20005754
 800ae50:	20005758 	.word	0x20005758
 800ae54:	20005750 	.word	0x20005750
 800ae58:	20000050 	.word	0x20000050
 800ae5c:	20000750 	.word	0x20000750
 800ae60:	200000d4 	.word	0x200000d4

0800ae64 <shell_run>:

void shell_run(void*) {
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b084      	sub	sp, #16
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	60fb      	str	r3, [r7, #12]
	for (;;) {
		reading = 1;
 800ae70:	2301      	movs	r3, #1
 800ae72:	60fb      	str	r3, [r7, #12]
		idx_cmd = 0;
 800ae74:	4b5d      	ldr	r3, [pc, #372]	@ (800afec <shell_run+0x188>)
 800ae76:	2200      	movs	r2, #0
 800ae78:	601a      	str	r2, [r3, #0]
		while (reading) {
 800ae7a:	e070      	b.n	800af5e <shell_run+0xfa>
			HAL_UART_Receive_IT(&UART_DEVICE, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800ae7c:	2201      	movs	r2, #1
 800ae7e:	495c      	ldr	r1, [pc, #368]	@ (800aff0 <shell_run+0x18c>)
 800ae80:	485c      	ldr	r0, [pc, #368]	@ (800aff4 <shell_run+0x190>)
 800ae82:	f7fc fad7 	bl	8007434 <HAL_UART_Receive_IT>
			xSemaphoreTake(sem_uart_read, portMAX_DELAY)!=pdPASS ? Error_Handler():(void)0;
 800ae86:	4b5c      	ldr	r3, [pc, #368]	@ (800aff8 <shell_run+0x194>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fe f86a 	bl	8008f68 <xQueueSemaphoreTake>
 800ae94:	4603      	mov	r3, r0
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d001      	beq.n	800ae9e <shell_run+0x3a>
 800ae9a:	f7f6 faab 	bl	80013f4 <Error_Handler>

			switch (uartRxBuffer[0]) {
 800ae9e:	4b54      	ldr	r3, [pc, #336]	@ (800aff0 <shell_run+0x18c>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	2b7f      	cmp	r3, #127	@ 0x7f
 800aea4:	d035      	beq.n	800af12 <shell_run+0xae>
 800aea6:	2b7f      	cmp	r3, #127	@ 0x7f
 800aea8:	dc47      	bgt.n	800af3a <shell_run+0xd6>
 800aeaa:	2b08      	cmp	r3, #8
 800aeac:	d031      	beq.n	800af12 <shell_run+0xae>
 800aeae:	2b0d      	cmp	r3, #13
 800aeb0:	d143      	bne.n	800af3a <shell_run+0xd6>
			case ASCII_CR: // Nouvelle ligne, instruction à traiter
				HAL_UART_Transmit(&UART_DEVICE, newline, sizeof(newline),
 800aeb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aeb6:	2203      	movs	r2, #3
 800aeb8:	4950      	ldr	r1, [pc, #320]	@ (800affc <shell_run+0x198>)
 800aeba:	484e      	ldr	r0, [pc, #312]	@ (800aff4 <shell_run+0x190>)
 800aebc:	f7fc fa30 	bl	8007320 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				argc = 0;
 800aec0:	4b4f      	ldr	r3, [pc, #316]	@ (800b000 <shell_run+0x19c>)
 800aec2:	2200      	movs	r2, #0
 800aec4:	601a      	str	r2, [r3, #0]
				token = strtok(cmdBuffer, " ");
 800aec6:	494f      	ldr	r1, [pc, #316]	@ (800b004 <shell_run+0x1a0>)
 800aec8:	484f      	ldr	r0, [pc, #316]	@ (800b008 <shell_run+0x1a4>)
 800aeca:	f000 fb51 	bl	800b570 <strtok>
 800aece:	4603      	mov	r3, r0
 800aed0:	4a4e      	ldr	r2, [pc, #312]	@ (800b00c <shell_run+0x1a8>)
 800aed2:	6013      	str	r3, [r2, #0]
				while (token != NULL) {
 800aed4:	e010      	b.n	800aef8 <shell_run+0x94>
					argv[argc++] = token;
 800aed6:	4b4a      	ldr	r3, [pc, #296]	@ (800b000 <shell_run+0x19c>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	1c5a      	adds	r2, r3, #1
 800aedc:	4948      	ldr	r1, [pc, #288]	@ (800b000 <shell_run+0x19c>)
 800aede:	600a      	str	r2, [r1, #0]
 800aee0:	4a4a      	ldr	r2, [pc, #296]	@ (800b00c <shell_run+0x1a8>)
 800aee2:	6812      	ldr	r2, [r2, #0]
 800aee4:	494a      	ldr	r1, [pc, #296]	@ (800b010 <shell_run+0x1ac>)
 800aee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					token = strtok(NULL, " ");
 800aeea:	4946      	ldr	r1, [pc, #280]	@ (800b004 <shell_run+0x1a0>)
 800aeec:	2000      	movs	r0, #0
 800aeee:	f000 fb3f 	bl	800b570 <strtok>
 800aef2:	4603      	mov	r3, r0
 800aef4:	4a45      	ldr	r2, [pc, #276]	@ (800b00c <shell_run+0x1a8>)
 800aef6:	6013      	str	r3, [r2, #0]
				while (token != NULL) {
 800aef8:	4b44      	ldr	r3, [pc, #272]	@ (800b00c <shell_run+0x1a8>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d1ea      	bne.n	800aed6 <shell_run+0x72>
				}
				idx_cmd = 0;
 800af00:	4b3a      	ldr	r3, [pc, #232]	@ (800afec <shell_run+0x188>)
 800af02:	2200      	movs	r2, #0
 800af04:	601a      	str	r2, [r3, #0]
				reading = 0;        //exit read loop
 800af06:	2300      	movs	r3, #0
 800af08:	60fb      	str	r3, [r7, #12]
				newCmdReady = 1;
 800af0a:	4b42      	ldr	r3, [pc, #264]	@ (800b014 <shell_run+0x1b0>)
 800af0c:	2201      	movs	r2, #1
 800af0e:	601a      	str	r2, [r3, #0]
				break;
 800af10:	e025      	b.n	800af5e <shell_run+0xfa>
			case ASCII_BACK:
			case ASCII_BACK_BIS: // Suppression du dernier caractère
				if (idx_cmd == 0) {
 800af12:	4b36      	ldr	r3, [pc, #216]	@ (800afec <shell_run+0x188>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d020      	beq.n	800af5c <shell_run+0xf8>
					break;
				}
				cmdBuffer[idx_cmd--] = '\0';
 800af1a:	4b34      	ldr	r3, [pc, #208]	@ (800afec <shell_run+0x188>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	1e5a      	subs	r2, r3, #1
 800af20:	4932      	ldr	r1, [pc, #200]	@ (800afec <shell_run+0x188>)
 800af22:	600a      	str	r2, [r1, #0]
 800af24:	4a38      	ldr	r2, [pc, #224]	@ (800b008 <shell_run+0x1a4>)
 800af26:	2100      	movs	r1, #0
 800af28:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit(&UART_DEVICE, backspace, sizeof(backspace),
 800af2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af2e:	2204      	movs	r2, #4
 800af30:	4939      	ldr	r1, [pc, #228]	@ (800b018 <shell_run+0x1b4>)
 800af32:	4830      	ldr	r0, [pc, #192]	@ (800aff4 <shell_run+0x190>)
 800af34:	f7fc f9f4 	bl	8007320 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				break;
 800af38:	e011      	b.n	800af5e <shell_run+0xfa>
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 800af3a:	4b2c      	ldr	r3, [pc, #176]	@ (800afec <shell_run+0x188>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	1c5a      	adds	r2, r3, #1
 800af40:	492a      	ldr	r1, [pc, #168]	@ (800afec <shell_run+0x188>)
 800af42:	600a      	str	r2, [r1, #0]
 800af44:	4a2a      	ldr	r2, [pc, #168]	@ (800aff0 <shell_run+0x18c>)
 800af46:	7811      	ldrb	r1, [r2, #0]
 800af48:	4a2f      	ldr	r2, [pc, #188]	@ (800b008 <shell_run+0x1a4>)
 800af4a:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit(&UART_DEVICE, uartRxBuffer,
 800af4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af50:	2201      	movs	r2, #1
 800af52:	4927      	ldr	r1, [pc, #156]	@ (800aff0 <shell_run+0x18c>)
 800af54:	4827      	ldr	r0, [pc, #156]	@ (800aff4 <shell_run+0x190>)
 800af56:	f7fc f9e3 	bl	8007320 <HAL_UART_Transmit>
 800af5a:	e000      	b.n	800af5e <shell_run+0xfa>
					break;
 800af5c:	bf00      	nop
		while (reading) {
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d18b      	bne.n	800ae7c <shell_run+0x18>
						UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
			}
		}
		if (newCmdReady) {
 800af64:	4b2b      	ldr	r3, [pc, #172]	@ (800b014 <shell_run+0x1b0>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d081      	beq.n	800ae70 <shell_run+0xc>
			for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 800af6c:	2300      	movs	r3, #0
 800af6e:	60bb      	str	r3, [r7, #8]
 800af70:	e01b      	b.n	800afaa <shell_run+0x146>
				if (strcmp(argv[0], mapping[i].name) == 0) {
 800af72:	4b27      	ldr	r3, [pc, #156]	@ (800b010 <shell_run+0x1ac>)
 800af74:	681a      	ldr	r2, [r3, #0]
 800af76:	4929      	ldr	r1, [pc, #164]	@ (800b01c <shell_run+0x1b8>)
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	011b      	lsls	r3, r3, #4
 800af7c:	440b      	add	r3, r1
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4619      	mov	r1, r3
 800af82:	4610      	mov	r0, r2
 800af84:	f7f5 f92c 	bl	80001e0 <strcmp>
 800af88:	4603      	mov	r3, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d10a      	bne.n	800afa4 <shell_run+0x140>
					isFind = 1;
 800af8e:	4b24      	ldr	r3, [pc, #144]	@ (800b020 <shell_run+0x1bc>)
 800af90:	2201      	movs	r2, #1
 800af92:	601a      	str	r2, [r3, #0]
					mapping[i].funct(argv);
 800af94:	4a21      	ldr	r2, [pc, #132]	@ (800b01c <shell_run+0x1b8>)
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	011b      	lsls	r3, r3, #4
 800af9a:	4413      	add	r3, r2
 800af9c:	330c      	adds	r3, #12
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	481b      	ldr	r0, [pc, #108]	@ (800b010 <shell_run+0x1ac>)
 800afa2:	4798      	blx	r3
			for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	3301      	adds	r3, #1
 800afa8:	60bb      	str	r3, [r7, #8]
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	2b03      	cmp	r3, #3
 800afae:	d9e0      	bls.n	800af72 <shell_run+0x10e>
				}
			}
			if (!isFind) {
 800afb0:	4b1b      	ldr	r3, [pc, #108]	@ (800b020 <shell_run+0x1bc>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d106      	bne.n	800afc6 <shell_run+0x162>
				HAL_UART_Transmit(&UART_DEVICE, cmdNotFound,
 800afb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afbc:	2214      	movs	r2, #20
 800afbe:	4919      	ldr	r1, [pc, #100]	@ (800b024 <shell_run+0x1c0>)
 800afc0:	480c      	ldr	r0, [pc, #48]	@ (800aff4 <shell_run+0x190>)
 800afc2:	f7fc f9ad 	bl	8007320 <HAL_UART_Transmit>
						sizeof(cmdNotFound), HAL_MAX_DELAY);
			}

			HAL_UART_Transmit(&UART_DEVICE, prompt, sizeof(prompt),
 800afc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afca:	2212      	movs	r2, #18
 800afcc:	4916      	ldr	r1, [pc, #88]	@ (800b028 <shell_run+0x1c4>)
 800afce:	4809      	ldr	r0, [pc, #36]	@ (800aff4 <shell_run+0x190>)
 800afd0:	f7fc f9a6 	bl	8007320 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			newCmdReady = 0;
 800afd4:	4b0f      	ldr	r3, [pc, #60]	@ (800b014 <shell_run+0x1b0>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	601a      	str	r2, [r3, #0]
			isFind = 0;
 800afda:	4b11      	ldr	r3, [pc, #68]	@ (800b020 <shell_run+0x1bc>)
 800afdc:	2200      	movs	r2, #0
 800afde:	601a      	str	r2, [r3, #0]
			memset(cmdBuffer, 0, MAX_ARGS * sizeof(char*));
 800afe0:	2220      	movs	r2, #32
 800afe2:	2100      	movs	r1, #0
 800afe4:	4808      	ldr	r0, [pc, #32]	@ (800b008 <shell_run+0x1a4>)
 800afe6:	f000 fb1f 	bl	800b628 <memset>
		reading = 1;
 800afea:	e741      	b.n	800ae70 <shell_run+0xc>
 800afec:	200057d8 	.word	0x200057d8
 800aff0:	20005754 	.word	0x20005754
 800aff4:	20000750 	.word	0x20000750
 800aff8:	20005750 	.word	0x20005750
 800affc:	200000b8 	.word	0x200000b8
 800b000:	200057fc 	.word	0x200057fc
 800b004:	0800c5d0 	.word	0x0800c5d0
 800b008:	20005798 	.word	0x20005798
 800b00c:	20005800 	.word	0x20005800
 800b010:	200057dc 	.word	0x200057dc
 800b014:	20005804 	.word	0x20005804
 800b018:	200000bc 	.word	0x200000bc
 800b01c:	20000010 	.word	0x20000010
 800b020:	20005808 	.word	0x20005808
 800b024:	200000c0 	.word	0x200000c0
 800b028:	200000d4 	.word	0x200000d4

0800b02c <subfunct_help>:

/*
 * ***********************************************************************************************
 * 										SUBFUNCTIONS
 *************************************************************************************************/
void subfunct_help(char **argv) {
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b088      	sub	sp, #32
 800b030:	af04      	add	r7, sp, #16
 800b032:	6078      	str	r0, [r7, #4]
	printf("%s%-15s | %-30s | %-50s\r\n%s%s", GRAS, "Fonctions", "Params",
 800b034:	4b1a      	ldr	r3, [pc, #104]	@ (800b0a0 <subfunct_help+0x74>)
 800b036:	9302      	str	r3, [sp, #8]
 800b038:	4b1a      	ldr	r3, [pc, #104]	@ (800b0a4 <subfunct_help+0x78>)
 800b03a:	9301      	str	r3, [sp, #4]
 800b03c:	4b1a      	ldr	r3, [pc, #104]	@ (800b0a8 <subfunct_help+0x7c>)
 800b03e:	9300      	str	r3, [sp, #0]
 800b040:	4b1a      	ldr	r3, [pc, #104]	@ (800b0ac <subfunct_help+0x80>)
 800b042:	4a1b      	ldr	r2, [pc, #108]	@ (800b0b0 <subfunct_help+0x84>)
 800b044:	491b      	ldr	r1, [pc, #108]	@ (800b0b4 <subfunct_help+0x88>)
 800b046:	481c      	ldr	r0, [pc, #112]	@ (800b0b8 <subfunct_help+0x8c>)
 800b048:	f000 fa22 	bl	800b490 <iprintf>
			"Description", D_RESET, separator);
	for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 800b04c:	2300      	movs	r3, #0
 800b04e:	60fb      	str	r3, [r7, #12]
 800b050:	e01b      	b.n	800b08a <subfunct_help+0x5e>
		printf("%s%-15s%s | %-30s | %-50s\r\n", FUNCTION, mapping[i].name,
 800b052:	4a1a      	ldr	r2, [pc, #104]	@ (800b0bc <subfunct_help+0x90>)
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	011b      	lsls	r3, r3, #4
 800b058:	4413      	add	r3, r2
 800b05a:	6819      	ldr	r1, [r3, #0]
 800b05c:	4a17      	ldr	r2, [pc, #92]	@ (800b0bc <subfunct_help+0x90>)
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	011b      	lsls	r3, r3, #4
 800b062:	4413      	add	r3, r2
 800b064:	3308      	adds	r3, #8
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4814      	ldr	r0, [pc, #80]	@ (800b0bc <subfunct_help+0x90>)
 800b06a:	68fa      	ldr	r2, [r7, #12]
 800b06c:	0112      	lsls	r2, r2, #4
 800b06e:	4402      	add	r2, r0
 800b070:	3204      	adds	r2, #4
 800b072:	6812      	ldr	r2, [r2, #0]
 800b074:	9201      	str	r2, [sp, #4]
 800b076:	9300      	str	r3, [sp, #0]
 800b078:	4b0a      	ldr	r3, [pc, #40]	@ (800b0a4 <subfunct_help+0x78>)
 800b07a:	460a      	mov	r2, r1
 800b07c:	4910      	ldr	r1, [pc, #64]	@ (800b0c0 <subfunct_help+0x94>)
 800b07e:	4811      	ldr	r0, [pc, #68]	@ (800b0c4 <subfunct_help+0x98>)
 800b080:	f000 fa06 	bl	800b490 <iprintf>
	for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	3301      	adds	r3, #1
 800b088:	60fb      	str	r3, [r7, #12]
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2b03      	cmp	r3, #3
 800b08e:	d9e0      	bls.n	800b052 <subfunct_help+0x26>
				D_RESET, mapping[i].params, mapping[i].resume);
	}
	printf(separator);
 800b090:	480d      	ldr	r0, [pc, #52]	@ (800b0c8 <subfunct_help+0x9c>)
 800b092:	f000 fa65 	bl	800b560 <puts>
}
 800b096:	bf00      	nop
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop
 800b0a0:	0800c610 	.word	0x0800c610
 800b0a4:	0800c660 	.word	0x0800c660
 800b0a8:	0800c668 	.word	0x0800c668
 800b0ac:	0800c5d4 	.word	0x0800c5d4
 800b0b0:	0800c5dc 	.word	0x0800c5dc
 800b0b4:	0800c5e8 	.word	0x0800c5e8
 800b0b8:	0800c5f0 	.word	0x0800c5f0
 800b0bc:	20000010 	.word	0x20000010
 800b0c0:	0800c674 	.word	0x0800c674
 800b0c4:	0800c67c 	.word	0x0800c67c
 800b0c8:	0800c698 	.word	0x0800c698

0800b0cc <subfunct_i2c>:

void subfunct_i2c(char **argv){
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b082      	sub	sp, #8
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
	sgtl5000_init();
 800b0d4:	f7f5 fdfc 	bl	8000cd0 <sgtl5000_init>

}
 800b0d8:	bf00      	nop
 800b0da:	3708      	adds	r7, #8
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <subfunct_led>:
void subfunct_led(char **argv){
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b084      	sub	sp, #16
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
	int GPIO = atoi(argv[1]);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	3304      	adds	r3, #4
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f000 f884 	bl	800b1fc <atoi>
 800b0f4:	60f8      	str	r0, [r7, #12]
	uint8_t i=(uint8_t) strtol(argv[2], NULL, 10);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	3308      	adds	r3, #8
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	220a      	movs	r2, #10
 800b0fe:	2100      	movs	r1, #0
 800b100:	4618      	mov	r0, r3
 800b102:	f000 f99d 	bl	800b440 <strtol>
 800b106:	4603      	mov	r3, r0
 800b108:	72fb      	strb	r3, [r7, #11]
	if (GPIO == atoi("A")){
 800b10a:	4821      	ldr	r0, [pc, #132]	@ (800b190 <subfunct_led+0xb0>)
 800b10c:	f000 f876 	bl	800b1fc <atoi>
 800b110:	4602      	mov	r2, r0
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	4293      	cmp	r3, r2
 800b116:	d115      	bne.n	800b144 <subfunct_led+0x64>
		MCP23S17_WriteRegister(0x12, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800b118:	7afb      	ldrb	r3, [r7, #11]
 800b11a:	22ff      	movs	r2, #255	@ 0xff
 800b11c:	fa02 f303 	lsl.w	r3, r2, r3
 800b120:	b2db      	uxtb	r3, r3
 800b122:	4619      	mov	r1, r3
 800b124:	2012      	movs	r0, #18
 800b126:	f7f5 fda7 	bl	8000c78 <MCP23S17_WriteRegister>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d104      	bne.n	800b13a <subfunct_led+0x5a>
 800b130:	4918      	ldr	r1, [pc, #96]	@ (800b194 <subfunct_led+0xb4>)
 800b132:	4819      	ldr	r0, [pc, #100]	@ (800b198 <subfunct_led+0xb8>)
 800b134:	f000 f84e 	bl	800b1d4 <debug>
	}else if (GPIO == atoi("B")){
		MCP23S17_WriteRegister(0x13, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOB") : debug(D_ERROR,"MCP23S17 - GPIOB");
	}else {
		debug(D_ERROR,"Argument 2 : A ou B attendu\r\n");
	}
}
 800b138:	e025      	b.n	800b186 <subfunct_led+0xa6>
		MCP23S17_WriteRegister(0x12, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOA") : debug(D_ERROR,"MCP23S17 - GPIOA");
 800b13a:	4916      	ldr	r1, [pc, #88]	@ (800b194 <subfunct_led+0xb4>)
 800b13c:	4817      	ldr	r0, [pc, #92]	@ (800b19c <subfunct_led+0xbc>)
 800b13e:	f000 f849 	bl	800b1d4 <debug>
}
 800b142:	e020      	b.n	800b186 <subfunct_led+0xa6>
	}else if (GPIO == atoi("B")){
 800b144:	4816      	ldr	r0, [pc, #88]	@ (800b1a0 <subfunct_led+0xc0>)
 800b146:	f000 f859 	bl	800b1fc <atoi>
 800b14a:	4602      	mov	r2, r0
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	4293      	cmp	r3, r2
 800b150:	d115      	bne.n	800b17e <subfunct_led+0x9e>
		MCP23S17_WriteRegister(0x13, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOB") : debug(D_ERROR,"MCP23S17 - GPIOB");
 800b152:	7afb      	ldrb	r3, [r7, #11]
 800b154:	22ff      	movs	r2, #255	@ 0xff
 800b156:	fa02 f303 	lsl.w	r3, r2, r3
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	4619      	mov	r1, r3
 800b15e:	2013      	movs	r0, #19
 800b160:	f7f5 fd8a 	bl	8000c78 <MCP23S17_WriteRegister>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d104      	bne.n	800b174 <subfunct_led+0x94>
 800b16a:	490e      	ldr	r1, [pc, #56]	@ (800b1a4 <subfunct_led+0xc4>)
 800b16c:	480a      	ldr	r0, [pc, #40]	@ (800b198 <subfunct_led+0xb8>)
 800b16e:	f000 f831 	bl	800b1d4 <debug>
}
 800b172:	e008      	b.n	800b186 <subfunct_led+0xa6>
		MCP23S17_WriteRegister(0x13, (0xFF<<i)&0xFF) == HAL_OK ? debug(START,"MCP23S17 - GPIOB") : debug(D_ERROR,"MCP23S17 - GPIOB");
 800b174:	490b      	ldr	r1, [pc, #44]	@ (800b1a4 <subfunct_led+0xc4>)
 800b176:	4809      	ldr	r0, [pc, #36]	@ (800b19c <subfunct_led+0xbc>)
 800b178:	f000 f82c 	bl	800b1d4 <debug>
}
 800b17c:	e003      	b.n	800b186 <subfunct_led+0xa6>
		debug(D_ERROR,"Argument 2 : A ou B attendu\r\n");
 800b17e:	490a      	ldr	r1, [pc, #40]	@ (800b1a8 <subfunct_led+0xc8>)
 800b180:	4806      	ldr	r0, [pc, #24]	@ (800b19c <subfunct_led+0xbc>)
 800b182:	f000 f827 	bl	800b1d4 <debug>
}
 800b186:	bf00      	nop
 800b188:	3710      	adds	r7, #16
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}
 800b18e:	bf00      	nop
 800b190:	0800c6e4 	.word	0x0800c6e4
 800b194:	0800c6e8 	.word	0x0800c6e8
 800b198:	0800c6fc 	.word	0x0800c6fc
 800b19c:	0800c708 	.word	0x0800c708
 800b1a0:	0800c714 	.word	0x0800c714
 800b1a4:	0800c718 	.word	0x0800c718
 800b1a8:	0800c72c 	.word	0x0800c72c

0800b1ac <subfunct_clear>:
void subfunct_clear(char **argv) {
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b082      	sub	sp, #8
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&UART_DEVICE, clear, sizeof(clear), HAL_MAX_DELAY);
 800b1b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b1b8:	2208      	movs	r2, #8
 800b1ba:	4904      	ldr	r1, [pc, #16]	@ (800b1cc <subfunct_clear+0x20>)
 800b1bc:	4804      	ldr	r0, [pc, #16]	@ (800b1d0 <subfunct_clear+0x24>)
 800b1be:	f7fc f8af 	bl	8007320 <HAL_UART_Transmit>
}
 800b1c2:	bf00      	nop
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}
 800b1ca:	bf00      	nop
 800b1cc:	200000e8 	.word	0x200000e8
 800b1d0:	20000750 	.word	0x20000750

0800b1d4 <debug>:

/************************************************************************************************
 * 										DEBUG
 *************************************************************************************************/

void debug(char *debugType, char *message) {
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b082      	sub	sp, #8
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]

	printf("%-15s%s| %s\r\n", debugType, D_RESET, message);
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	4a04      	ldr	r2, [pc, #16]	@ (800b1f4 <debug+0x20>)
 800b1e2:	6879      	ldr	r1, [r7, #4]
 800b1e4:	4804      	ldr	r0, [pc, #16]	@ (800b1f8 <debug+0x24>)
 800b1e6:	f000 f953 	bl	800b490 <iprintf>

}
 800b1ea:	bf00      	nop
 800b1ec:	3708      	adds	r7, #8
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	0800c660 	.word	0x0800c660
 800b1f8:	0800c74c 	.word	0x0800c74c

0800b1fc <atoi>:
 800b1fc:	220a      	movs	r2, #10
 800b1fe:	2100      	movs	r1, #0
 800b200:	f000 b91e 	b.w	800b440 <strtol>

0800b204 <std>:
 800b204:	2300      	movs	r3, #0
 800b206:	b510      	push	{r4, lr}
 800b208:	4604      	mov	r4, r0
 800b20a:	e9c0 3300 	strd	r3, r3, [r0]
 800b20e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b212:	6083      	str	r3, [r0, #8]
 800b214:	8181      	strh	r1, [r0, #12]
 800b216:	6643      	str	r3, [r0, #100]	@ 0x64
 800b218:	81c2      	strh	r2, [r0, #14]
 800b21a:	6183      	str	r3, [r0, #24]
 800b21c:	4619      	mov	r1, r3
 800b21e:	2208      	movs	r2, #8
 800b220:	305c      	adds	r0, #92	@ 0x5c
 800b222:	f000 fa01 	bl	800b628 <memset>
 800b226:	4b0d      	ldr	r3, [pc, #52]	@ (800b25c <std+0x58>)
 800b228:	6263      	str	r3, [r4, #36]	@ 0x24
 800b22a:	4b0d      	ldr	r3, [pc, #52]	@ (800b260 <std+0x5c>)
 800b22c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b22e:	4b0d      	ldr	r3, [pc, #52]	@ (800b264 <std+0x60>)
 800b230:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b232:	4b0d      	ldr	r3, [pc, #52]	@ (800b268 <std+0x64>)
 800b234:	6323      	str	r3, [r4, #48]	@ 0x30
 800b236:	4b0d      	ldr	r3, [pc, #52]	@ (800b26c <std+0x68>)
 800b238:	6224      	str	r4, [r4, #32]
 800b23a:	429c      	cmp	r4, r3
 800b23c:	d006      	beq.n	800b24c <std+0x48>
 800b23e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b242:	4294      	cmp	r4, r2
 800b244:	d002      	beq.n	800b24c <std+0x48>
 800b246:	33d0      	adds	r3, #208	@ 0xd0
 800b248:	429c      	cmp	r4, r3
 800b24a:	d105      	bne.n	800b258 <std+0x54>
 800b24c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b254:	f000 ba70 	b.w	800b738 <__retarget_lock_init_recursive>
 800b258:	bd10      	pop	{r4, pc}
 800b25a:	bf00      	nop
 800b25c:	0800c075 	.word	0x0800c075
 800b260:	0800c097 	.word	0x0800c097
 800b264:	0800c0cf 	.word	0x0800c0cf
 800b268:	0800c0f3 	.word	0x0800c0f3
 800b26c:	2000580c 	.word	0x2000580c

0800b270 <stdio_exit_handler>:
 800b270:	4a02      	ldr	r2, [pc, #8]	@ (800b27c <stdio_exit_handler+0xc>)
 800b272:	4903      	ldr	r1, [pc, #12]	@ (800b280 <stdio_exit_handler+0x10>)
 800b274:	4803      	ldr	r0, [pc, #12]	@ (800b284 <stdio_exit_handler+0x14>)
 800b276:	f000 b8ed 	b.w	800b454 <_fwalk_sglue>
 800b27a:	bf00      	nop
 800b27c:	200000f0 	.word	0x200000f0
 800b280:	0800c00d 	.word	0x0800c00d
 800b284:	20000100 	.word	0x20000100

0800b288 <cleanup_stdio>:
 800b288:	6841      	ldr	r1, [r0, #4]
 800b28a:	4b0c      	ldr	r3, [pc, #48]	@ (800b2bc <cleanup_stdio+0x34>)
 800b28c:	4299      	cmp	r1, r3
 800b28e:	b510      	push	{r4, lr}
 800b290:	4604      	mov	r4, r0
 800b292:	d001      	beq.n	800b298 <cleanup_stdio+0x10>
 800b294:	f000 feba 	bl	800c00c <_fflush_r>
 800b298:	68a1      	ldr	r1, [r4, #8]
 800b29a:	4b09      	ldr	r3, [pc, #36]	@ (800b2c0 <cleanup_stdio+0x38>)
 800b29c:	4299      	cmp	r1, r3
 800b29e:	d002      	beq.n	800b2a6 <cleanup_stdio+0x1e>
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	f000 feb3 	bl	800c00c <_fflush_r>
 800b2a6:	68e1      	ldr	r1, [r4, #12]
 800b2a8:	4b06      	ldr	r3, [pc, #24]	@ (800b2c4 <cleanup_stdio+0x3c>)
 800b2aa:	4299      	cmp	r1, r3
 800b2ac:	d004      	beq.n	800b2b8 <cleanup_stdio+0x30>
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2b4:	f000 beaa 	b.w	800c00c <_fflush_r>
 800b2b8:	bd10      	pop	{r4, pc}
 800b2ba:	bf00      	nop
 800b2bc:	2000580c 	.word	0x2000580c
 800b2c0:	20005874 	.word	0x20005874
 800b2c4:	200058dc 	.word	0x200058dc

0800b2c8 <global_stdio_init.part.0>:
 800b2c8:	b510      	push	{r4, lr}
 800b2ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b2f8 <global_stdio_init.part.0+0x30>)
 800b2cc:	4c0b      	ldr	r4, [pc, #44]	@ (800b2fc <global_stdio_init.part.0+0x34>)
 800b2ce:	4a0c      	ldr	r2, [pc, #48]	@ (800b300 <global_stdio_init.part.0+0x38>)
 800b2d0:	601a      	str	r2, [r3, #0]
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	2104      	movs	r1, #4
 800b2d8:	f7ff ff94 	bl	800b204 <std>
 800b2dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	2109      	movs	r1, #9
 800b2e4:	f7ff ff8e 	bl	800b204 <std>
 800b2e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b2ec:	2202      	movs	r2, #2
 800b2ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2f2:	2112      	movs	r1, #18
 800b2f4:	f7ff bf86 	b.w	800b204 <std>
 800b2f8:	20005944 	.word	0x20005944
 800b2fc:	2000580c 	.word	0x2000580c
 800b300:	0800b271 	.word	0x0800b271

0800b304 <__sfp_lock_acquire>:
 800b304:	4801      	ldr	r0, [pc, #4]	@ (800b30c <__sfp_lock_acquire+0x8>)
 800b306:	f000 ba18 	b.w	800b73a <__retarget_lock_acquire_recursive>
 800b30a:	bf00      	nop
 800b30c:	2000594d 	.word	0x2000594d

0800b310 <__sfp_lock_release>:
 800b310:	4801      	ldr	r0, [pc, #4]	@ (800b318 <__sfp_lock_release+0x8>)
 800b312:	f000 ba13 	b.w	800b73c <__retarget_lock_release_recursive>
 800b316:	bf00      	nop
 800b318:	2000594d 	.word	0x2000594d

0800b31c <__sinit>:
 800b31c:	b510      	push	{r4, lr}
 800b31e:	4604      	mov	r4, r0
 800b320:	f7ff fff0 	bl	800b304 <__sfp_lock_acquire>
 800b324:	6a23      	ldr	r3, [r4, #32]
 800b326:	b11b      	cbz	r3, 800b330 <__sinit+0x14>
 800b328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b32c:	f7ff bff0 	b.w	800b310 <__sfp_lock_release>
 800b330:	4b04      	ldr	r3, [pc, #16]	@ (800b344 <__sinit+0x28>)
 800b332:	6223      	str	r3, [r4, #32]
 800b334:	4b04      	ldr	r3, [pc, #16]	@ (800b348 <__sinit+0x2c>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d1f5      	bne.n	800b328 <__sinit+0xc>
 800b33c:	f7ff ffc4 	bl	800b2c8 <global_stdio_init.part.0>
 800b340:	e7f2      	b.n	800b328 <__sinit+0xc>
 800b342:	bf00      	nop
 800b344:	0800b289 	.word	0x0800b289
 800b348:	20005944 	.word	0x20005944

0800b34c <_strtol_l.constprop.0>:
 800b34c:	2b24      	cmp	r3, #36	@ 0x24
 800b34e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b352:	4686      	mov	lr, r0
 800b354:	4690      	mov	r8, r2
 800b356:	d801      	bhi.n	800b35c <_strtol_l.constprop.0+0x10>
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d106      	bne.n	800b36a <_strtol_l.constprop.0+0x1e>
 800b35c:	f000 f9c2 	bl	800b6e4 <__errno>
 800b360:	2316      	movs	r3, #22
 800b362:	6003      	str	r3, [r0, #0]
 800b364:	2000      	movs	r0, #0
 800b366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b36a:	4834      	ldr	r0, [pc, #208]	@ (800b43c <_strtol_l.constprop.0+0xf0>)
 800b36c:	460d      	mov	r5, r1
 800b36e:	462a      	mov	r2, r5
 800b370:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b374:	5d06      	ldrb	r6, [r0, r4]
 800b376:	f016 0608 	ands.w	r6, r6, #8
 800b37a:	d1f8      	bne.n	800b36e <_strtol_l.constprop.0+0x22>
 800b37c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b37e:	d12d      	bne.n	800b3dc <_strtol_l.constprop.0+0x90>
 800b380:	782c      	ldrb	r4, [r5, #0]
 800b382:	2601      	movs	r6, #1
 800b384:	1c95      	adds	r5, r2, #2
 800b386:	f033 0210 	bics.w	r2, r3, #16
 800b38a:	d109      	bne.n	800b3a0 <_strtol_l.constprop.0+0x54>
 800b38c:	2c30      	cmp	r4, #48	@ 0x30
 800b38e:	d12a      	bne.n	800b3e6 <_strtol_l.constprop.0+0x9a>
 800b390:	782a      	ldrb	r2, [r5, #0]
 800b392:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b396:	2a58      	cmp	r2, #88	@ 0x58
 800b398:	d125      	bne.n	800b3e6 <_strtol_l.constprop.0+0x9a>
 800b39a:	786c      	ldrb	r4, [r5, #1]
 800b39c:	2310      	movs	r3, #16
 800b39e:	3502      	adds	r5, #2
 800b3a0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b3a4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	fbbc f9f3 	udiv	r9, ip, r3
 800b3ae:	4610      	mov	r0, r2
 800b3b0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b3b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b3b8:	2f09      	cmp	r7, #9
 800b3ba:	d81b      	bhi.n	800b3f4 <_strtol_l.constprop.0+0xa8>
 800b3bc:	463c      	mov	r4, r7
 800b3be:	42a3      	cmp	r3, r4
 800b3c0:	dd27      	ble.n	800b412 <_strtol_l.constprop.0+0xc6>
 800b3c2:	1c57      	adds	r7, r2, #1
 800b3c4:	d007      	beq.n	800b3d6 <_strtol_l.constprop.0+0x8a>
 800b3c6:	4581      	cmp	r9, r0
 800b3c8:	d320      	bcc.n	800b40c <_strtol_l.constprop.0+0xc0>
 800b3ca:	d101      	bne.n	800b3d0 <_strtol_l.constprop.0+0x84>
 800b3cc:	45a2      	cmp	sl, r4
 800b3ce:	db1d      	blt.n	800b40c <_strtol_l.constprop.0+0xc0>
 800b3d0:	fb00 4003 	mla	r0, r0, r3, r4
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3da:	e7eb      	b.n	800b3b4 <_strtol_l.constprop.0+0x68>
 800b3dc:	2c2b      	cmp	r4, #43	@ 0x2b
 800b3de:	bf04      	itt	eq
 800b3e0:	782c      	ldrbeq	r4, [r5, #0]
 800b3e2:	1c95      	addeq	r5, r2, #2
 800b3e4:	e7cf      	b.n	800b386 <_strtol_l.constprop.0+0x3a>
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d1da      	bne.n	800b3a0 <_strtol_l.constprop.0+0x54>
 800b3ea:	2c30      	cmp	r4, #48	@ 0x30
 800b3ec:	bf0c      	ite	eq
 800b3ee:	2308      	moveq	r3, #8
 800b3f0:	230a      	movne	r3, #10
 800b3f2:	e7d5      	b.n	800b3a0 <_strtol_l.constprop.0+0x54>
 800b3f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b3f8:	2f19      	cmp	r7, #25
 800b3fa:	d801      	bhi.n	800b400 <_strtol_l.constprop.0+0xb4>
 800b3fc:	3c37      	subs	r4, #55	@ 0x37
 800b3fe:	e7de      	b.n	800b3be <_strtol_l.constprop.0+0x72>
 800b400:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b404:	2f19      	cmp	r7, #25
 800b406:	d804      	bhi.n	800b412 <_strtol_l.constprop.0+0xc6>
 800b408:	3c57      	subs	r4, #87	@ 0x57
 800b40a:	e7d8      	b.n	800b3be <_strtol_l.constprop.0+0x72>
 800b40c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b410:	e7e1      	b.n	800b3d6 <_strtol_l.constprop.0+0x8a>
 800b412:	1c53      	adds	r3, r2, #1
 800b414:	d108      	bne.n	800b428 <_strtol_l.constprop.0+0xdc>
 800b416:	2322      	movs	r3, #34	@ 0x22
 800b418:	f8ce 3000 	str.w	r3, [lr]
 800b41c:	4660      	mov	r0, ip
 800b41e:	f1b8 0f00 	cmp.w	r8, #0
 800b422:	d0a0      	beq.n	800b366 <_strtol_l.constprop.0+0x1a>
 800b424:	1e69      	subs	r1, r5, #1
 800b426:	e006      	b.n	800b436 <_strtol_l.constprop.0+0xea>
 800b428:	b106      	cbz	r6, 800b42c <_strtol_l.constprop.0+0xe0>
 800b42a:	4240      	negs	r0, r0
 800b42c:	f1b8 0f00 	cmp.w	r8, #0
 800b430:	d099      	beq.n	800b366 <_strtol_l.constprop.0+0x1a>
 800b432:	2a00      	cmp	r2, #0
 800b434:	d1f6      	bne.n	800b424 <_strtol_l.constprop.0+0xd8>
 800b436:	f8c8 1000 	str.w	r1, [r8]
 800b43a:	e794      	b.n	800b366 <_strtol_l.constprop.0+0x1a>
 800b43c:	0800c816 	.word	0x0800c816

0800b440 <strtol>:
 800b440:	4613      	mov	r3, r2
 800b442:	460a      	mov	r2, r1
 800b444:	4601      	mov	r1, r0
 800b446:	4802      	ldr	r0, [pc, #8]	@ (800b450 <strtol+0x10>)
 800b448:	6800      	ldr	r0, [r0, #0]
 800b44a:	f7ff bf7f 	b.w	800b34c <_strtol_l.constprop.0>
 800b44e:	bf00      	nop
 800b450:	200000fc 	.word	0x200000fc

0800b454 <_fwalk_sglue>:
 800b454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b458:	4607      	mov	r7, r0
 800b45a:	4688      	mov	r8, r1
 800b45c:	4614      	mov	r4, r2
 800b45e:	2600      	movs	r6, #0
 800b460:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b464:	f1b9 0901 	subs.w	r9, r9, #1
 800b468:	d505      	bpl.n	800b476 <_fwalk_sglue+0x22>
 800b46a:	6824      	ldr	r4, [r4, #0]
 800b46c:	2c00      	cmp	r4, #0
 800b46e:	d1f7      	bne.n	800b460 <_fwalk_sglue+0xc>
 800b470:	4630      	mov	r0, r6
 800b472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b476:	89ab      	ldrh	r3, [r5, #12]
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d907      	bls.n	800b48c <_fwalk_sglue+0x38>
 800b47c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b480:	3301      	adds	r3, #1
 800b482:	d003      	beq.n	800b48c <_fwalk_sglue+0x38>
 800b484:	4629      	mov	r1, r5
 800b486:	4638      	mov	r0, r7
 800b488:	47c0      	blx	r8
 800b48a:	4306      	orrs	r6, r0
 800b48c:	3568      	adds	r5, #104	@ 0x68
 800b48e:	e7e9      	b.n	800b464 <_fwalk_sglue+0x10>

0800b490 <iprintf>:
 800b490:	b40f      	push	{r0, r1, r2, r3}
 800b492:	b507      	push	{r0, r1, r2, lr}
 800b494:	4906      	ldr	r1, [pc, #24]	@ (800b4b0 <iprintf+0x20>)
 800b496:	ab04      	add	r3, sp, #16
 800b498:	6808      	ldr	r0, [r1, #0]
 800b49a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b49e:	6881      	ldr	r1, [r0, #8]
 800b4a0:	9301      	str	r3, [sp, #4]
 800b4a2:	f000 f9df 	bl	800b864 <_vfiprintf_r>
 800b4a6:	b003      	add	sp, #12
 800b4a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4ac:	b004      	add	sp, #16
 800b4ae:	4770      	bx	lr
 800b4b0:	200000fc 	.word	0x200000fc

0800b4b4 <_puts_r>:
 800b4b4:	6a03      	ldr	r3, [r0, #32]
 800b4b6:	b570      	push	{r4, r5, r6, lr}
 800b4b8:	6884      	ldr	r4, [r0, #8]
 800b4ba:	4605      	mov	r5, r0
 800b4bc:	460e      	mov	r6, r1
 800b4be:	b90b      	cbnz	r3, 800b4c4 <_puts_r+0x10>
 800b4c0:	f7ff ff2c 	bl	800b31c <__sinit>
 800b4c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4c6:	07db      	lsls	r3, r3, #31
 800b4c8:	d405      	bmi.n	800b4d6 <_puts_r+0x22>
 800b4ca:	89a3      	ldrh	r3, [r4, #12]
 800b4cc:	0598      	lsls	r0, r3, #22
 800b4ce:	d402      	bmi.n	800b4d6 <_puts_r+0x22>
 800b4d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4d2:	f000 f932 	bl	800b73a <__retarget_lock_acquire_recursive>
 800b4d6:	89a3      	ldrh	r3, [r4, #12]
 800b4d8:	0719      	lsls	r1, r3, #28
 800b4da:	d502      	bpl.n	800b4e2 <_puts_r+0x2e>
 800b4dc:	6923      	ldr	r3, [r4, #16]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d135      	bne.n	800b54e <_puts_r+0x9a>
 800b4e2:	4621      	mov	r1, r4
 800b4e4:	4628      	mov	r0, r5
 800b4e6:	f000 fe59 	bl	800c19c <__swsetup_r>
 800b4ea:	b380      	cbz	r0, 800b54e <_puts_r+0x9a>
 800b4ec:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b4f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4f2:	07da      	lsls	r2, r3, #31
 800b4f4:	d405      	bmi.n	800b502 <_puts_r+0x4e>
 800b4f6:	89a3      	ldrh	r3, [r4, #12]
 800b4f8:	059b      	lsls	r3, r3, #22
 800b4fa:	d402      	bmi.n	800b502 <_puts_r+0x4e>
 800b4fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4fe:	f000 f91d 	bl	800b73c <__retarget_lock_release_recursive>
 800b502:	4628      	mov	r0, r5
 800b504:	bd70      	pop	{r4, r5, r6, pc}
 800b506:	2b00      	cmp	r3, #0
 800b508:	da04      	bge.n	800b514 <_puts_r+0x60>
 800b50a:	69a2      	ldr	r2, [r4, #24]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	dc17      	bgt.n	800b540 <_puts_r+0x8c>
 800b510:	290a      	cmp	r1, #10
 800b512:	d015      	beq.n	800b540 <_puts_r+0x8c>
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	1c5a      	adds	r2, r3, #1
 800b518:	6022      	str	r2, [r4, #0]
 800b51a:	7019      	strb	r1, [r3, #0]
 800b51c:	68a3      	ldr	r3, [r4, #8]
 800b51e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b522:	3b01      	subs	r3, #1
 800b524:	60a3      	str	r3, [r4, #8]
 800b526:	2900      	cmp	r1, #0
 800b528:	d1ed      	bne.n	800b506 <_puts_r+0x52>
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	da11      	bge.n	800b552 <_puts_r+0x9e>
 800b52e:	4622      	mov	r2, r4
 800b530:	210a      	movs	r1, #10
 800b532:	4628      	mov	r0, r5
 800b534:	f000 fdf4 	bl	800c120 <__swbuf_r>
 800b538:	3001      	adds	r0, #1
 800b53a:	d0d7      	beq.n	800b4ec <_puts_r+0x38>
 800b53c:	250a      	movs	r5, #10
 800b53e:	e7d7      	b.n	800b4f0 <_puts_r+0x3c>
 800b540:	4622      	mov	r2, r4
 800b542:	4628      	mov	r0, r5
 800b544:	f000 fdec 	bl	800c120 <__swbuf_r>
 800b548:	3001      	adds	r0, #1
 800b54a:	d1e7      	bne.n	800b51c <_puts_r+0x68>
 800b54c:	e7ce      	b.n	800b4ec <_puts_r+0x38>
 800b54e:	3e01      	subs	r6, #1
 800b550:	e7e4      	b.n	800b51c <_puts_r+0x68>
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	1c5a      	adds	r2, r3, #1
 800b556:	6022      	str	r2, [r4, #0]
 800b558:	220a      	movs	r2, #10
 800b55a:	701a      	strb	r2, [r3, #0]
 800b55c:	e7ee      	b.n	800b53c <_puts_r+0x88>
	...

0800b560 <puts>:
 800b560:	4b02      	ldr	r3, [pc, #8]	@ (800b56c <puts+0xc>)
 800b562:	4601      	mov	r1, r0
 800b564:	6818      	ldr	r0, [r3, #0]
 800b566:	f7ff bfa5 	b.w	800b4b4 <_puts_r>
 800b56a:	bf00      	nop
 800b56c:	200000fc 	.word	0x200000fc

0800b570 <strtok>:
 800b570:	4b16      	ldr	r3, [pc, #88]	@ (800b5cc <strtok+0x5c>)
 800b572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b576:	681f      	ldr	r7, [r3, #0]
 800b578:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800b57a:	4605      	mov	r5, r0
 800b57c:	460e      	mov	r6, r1
 800b57e:	b9ec      	cbnz	r4, 800b5bc <strtok+0x4c>
 800b580:	2050      	movs	r0, #80	@ 0x50
 800b582:	f000 fa87 	bl	800ba94 <malloc>
 800b586:	4602      	mov	r2, r0
 800b588:	6478      	str	r0, [r7, #68]	@ 0x44
 800b58a:	b920      	cbnz	r0, 800b596 <strtok+0x26>
 800b58c:	4b10      	ldr	r3, [pc, #64]	@ (800b5d0 <strtok+0x60>)
 800b58e:	4811      	ldr	r0, [pc, #68]	@ (800b5d4 <strtok+0x64>)
 800b590:	215b      	movs	r1, #91	@ 0x5b
 800b592:	f000 f8d5 	bl	800b740 <__assert_func>
 800b596:	e9c0 4400 	strd	r4, r4, [r0]
 800b59a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b59e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b5a2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800b5a6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800b5aa:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800b5ae:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800b5b2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800b5b6:	6184      	str	r4, [r0, #24]
 800b5b8:	7704      	strb	r4, [r0, #28]
 800b5ba:	6244      	str	r4, [r0, #36]	@ 0x24
 800b5bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b5be:	4631      	mov	r1, r6
 800b5c0:	4628      	mov	r0, r5
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c8:	f000 b806 	b.w	800b5d8 <__strtok_r>
 800b5cc:	200000fc 	.word	0x200000fc
 800b5d0:	0800c7a4 	.word	0x0800c7a4
 800b5d4:	0800c7bb 	.word	0x0800c7bb

0800b5d8 <__strtok_r>:
 800b5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5da:	4604      	mov	r4, r0
 800b5dc:	b908      	cbnz	r0, 800b5e2 <__strtok_r+0xa>
 800b5de:	6814      	ldr	r4, [r2, #0]
 800b5e0:	b144      	cbz	r4, 800b5f4 <__strtok_r+0x1c>
 800b5e2:	4620      	mov	r0, r4
 800b5e4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b5e8:	460f      	mov	r7, r1
 800b5ea:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b5ee:	b91e      	cbnz	r6, 800b5f8 <__strtok_r+0x20>
 800b5f0:	b965      	cbnz	r5, 800b60c <__strtok_r+0x34>
 800b5f2:	6015      	str	r5, [r2, #0]
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	e005      	b.n	800b604 <__strtok_r+0x2c>
 800b5f8:	42b5      	cmp	r5, r6
 800b5fa:	d1f6      	bne.n	800b5ea <__strtok_r+0x12>
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d1f0      	bne.n	800b5e2 <__strtok_r+0xa>
 800b600:	6014      	str	r4, [r2, #0]
 800b602:	7003      	strb	r3, [r0, #0]
 800b604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b606:	461c      	mov	r4, r3
 800b608:	e00c      	b.n	800b624 <__strtok_r+0x4c>
 800b60a:	b915      	cbnz	r5, 800b612 <__strtok_r+0x3a>
 800b60c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b610:	460e      	mov	r6, r1
 800b612:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b616:	42ab      	cmp	r3, r5
 800b618:	d1f7      	bne.n	800b60a <__strtok_r+0x32>
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d0f3      	beq.n	800b606 <__strtok_r+0x2e>
 800b61e:	2300      	movs	r3, #0
 800b620:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b624:	6014      	str	r4, [r2, #0]
 800b626:	e7ed      	b.n	800b604 <__strtok_r+0x2c>

0800b628 <memset>:
 800b628:	4402      	add	r2, r0
 800b62a:	4603      	mov	r3, r0
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d100      	bne.n	800b632 <memset+0xa>
 800b630:	4770      	bx	lr
 800b632:	f803 1b01 	strb.w	r1, [r3], #1
 800b636:	e7f9      	b.n	800b62c <memset+0x4>

0800b638 <_reclaim_reent>:
 800b638:	4b29      	ldr	r3, [pc, #164]	@ (800b6e0 <_reclaim_reent+0xa8>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4283      	cmp	r3, r0
 800b63e:	b570      	push	{r4, r5, r6, lr}
 800b640:	4604      	mov	r4, r0
 800b642:	d04b      	beq.n	800b6dc <_reclaim_reent+0xa4>
 800b644:	69c3      	ldr	r3, [r0, #28]
 800b646:	b1ab      	cbz	r3, 800b674 <_reclaim_reent+0x3c>
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	b16b      	cbz	r3, 800b668 <_reclaim_reent+0x30>
 800b64c:	2500      	movs	r5, #0
 800b64e:	69e3      	ldr	r3, [r4, #28]
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	5959      	ldr	r1, [r3, r5]
 800b654:	2900      	cmp	r1, #0
 800b656:	d13b      	bne.n	800b6d0 <_reclaim_reent+0x98>
 800b658:	3504      	adds	r5, #4
 800b65a:	2d80      	cmp	r5, #128	@ 0x80
 800b65c:	d1f7      	bne.n	800b64e <_reclaim_reent+0x16>
 800b65e:	69e3      	ldr	r3, [r4, #28]
 800b660:	4620      	mov	r0, r4
 800b662:	68d9      	ldr	r1, [r3, #12]
 800b664:	f000 f88a 	bl	800b77c <_free_r>
 800b668:	69e3      	ldr	r3, [r4, #28]
 800b66a:	6819      	ldr	r1, [r3, #0]
 800b66c:	b111      	cbz	r1, 800b674 <_reclaim_reent+0x3c>
 800b66e:	4620      	mov	r0, r4
 800b670:	f000 f884 	bl	800b77c <_free_r>
 800b674:	6961      	ldr	r1, [r4, #20]
 800b676:	b111      	cbz	r1, 800b67e <_reclaim_reent+0x46>
 800b678:	4620      	mov	r0, r4
 800b67a:	f000 f87f 	bl	800b77c <_free_r>
 800b67e:	69e1      	ldr	r1, [r4, #28]
 800b680:	b111      	cbz	r1, 800b688 <_reclaim_reent+0x50>
 800b682:	4620      	mov	r0, r4
 800b684:	f000 f87a 	bl	800b77c <_free_r>
 800b688:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b68a:	b111      	cbz	r1, 800b692 <_reclaim_reent+0x5a>
 800b68c:	4620      	mov	r0, r4
 800b68e:	f000 f875 	bl	800b77c <_free_r>
 800b692:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b694:	b111      	cbz	r1, 800b69c <_reclaim_reent+0x64>
 800b696:	4620      	mov	r0, r4
 800b698:	f000 f870 	bl	800b77c <_free_r>
 800b69c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b69e:	b111      	cbz	r1, 800b6a6 <_reclaim_reent+0x6e>
 800b6a0:	4620      	mov	r0, r4
 800b6a2:	f000 f86b 	bl	800b77c <_free_r>
 800b6a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b6a8:	b111      	cbz	r1, 800b6b0 <_reclaim_reent+0x78>
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 f866 	bl	800b77c <_free_r>
 800b6b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b6b2:	b111      	cbz	r1, 800b6ba <_reclaim_reent+0x82>
 800b6b4:	4620      	mov	r0, r4
 800b6b6:	f000 f861 	bl	800b77c <_free_r>
 800b6ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b6bc:	b111      	cbz	r1, 800b6c4 <_reclaim_reent+0x8c>
 800b6be:	4620      	mov	r0, r4
 800b6c0:	f000 f85c 	bl	800b77c <_free_r>
 800b6c4:	6a23      	ldr	r3, [r4, #32]
 800b6c6:	b14b      	cbz	r3, 800b6dc <_reclaim_reent+0xa4>
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b6ce:	4718      	bx	r3
 800b6d0:	680e      	ldr	r6, [r1, #0]
 800b6d2:	4620      	mov	r0, r4
 800b6d4:	f000 f852 	bl	800b77c <_free_r>
 800b6d8:	4631      	mov	r1, r6
 800b6da:	e7bb      	b.n	800b654 <_reclaim_reent+0x1c>
 800b6dc:	bd70      	pop	{r4, r5, r6, pc}
 800b6de:	bf00      	nop
 800b6e0:	200000fc 	.word	0x200000fc

0800b6e4 <__errno>:
 800b6e4:	4b01      	ldr	r3, [pc, #4]	@ (800b6ec <__errno+0x8>)
 800b6e6:	6818      	ldr	r0, [r3, #0]
 800b6e8:	4770      	bx	lr
 800b6ea:	bf00      	nop
 800b6ec:	200000fc 	.word	0x200000fc

0800b6f0 <__libc_init_array>:
 800b6f0:	b570      	push	{r4, r5, r6, lr}
 800b6f2:	4d0d      	ldr	r5, [pc, #52]	@ (800b728 <__libc_init_array+0x38>)
 800b6f4:	4c0d      	ldr	r4, [pc, #52]	@ (800b72c <__libc_init_array+0x3c>)
 800b6f6:	1b64      	subs	r4, r4, r5
 800b6f8:	10a4      	asrs	r4, r4, #2
 800b6fa:	2600      	movs	r6, #0
 800b6fc:	42a6      	cmp	r6, r4
 800b6fe:	d109      	bne.n	800b714 <__libc_init_array+0x24>
 800b700:	4d0b      	ldr	r5, [pc, #44]	@ (800b730 <__libc_init_array+0x40>)
 800b702:	4c0c      	ldr	r4, [pc, #48]	@ (800b734 <__libc_init_array+0x44>)
 800b704:	f000 fec6 	bl	800c494 <_init>
 800b708:	1b64      	subs	r4, r4, r5
 800b70a:	10a4      	asrs	r4, r4, #2
 800b70c:	2600      	movs	r6, #0
 800b70e:	42a6      	cmp	r6, r4
 800b710:	d105      	bne.n	800b71e <__libc_init_array+0x2e>
 800b712:	bd70      	pop	{r4, r5, r6, pc}
 800b714:	f855 3b04 	ldr.w	r3, [r5], #4
 800b718:	4798      	blx	r3
 800b71a:	3601      	adds	r6, #1
 800b71c:	e7ee      	b.n	800b6fc <__libc_init_array+0xc>
 800b71e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b722:	4798      	blx	r3
 800b724:	3601      	adds	r6, #1
 800b726:	e7f2      	b.n	800b70e <__libc_init_array+0x1e>
 800b728:	0800c990 	.word	0x0800c990
 800b72c:	0800c990 	.word	0x0800c990
 800b730:	0800c990 	.word	0x0800c990
 800b734:	0800c994 	.word	0x0800c994

0800b738 <__retarget_lock_init_recursive>:
 800b738:	4770      	bx	lr

0800b73a <__retarget_lock_acquire_recursive>:
 800b73a:	4770      	bx	lr

0800b73c <__retarget_lock_release_recursive>:
 800b73c:	4770      	bx	lr
	...

0800b740 <__assert_func>:
 800b740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b742:	4614      	mov	r4, r2
 800b744:	461a      	mov	r2, r3
 800b746:	4b09      	ldr	r3, [pc, #36]	@ (800b76c <__assert_func+0x2c>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4605      	mov	r5, r0
 800b74c:	68d8      	ldr	r0, [r3, #12]
 800b74e:	b954      	cbnz	r4, 800b766 <__assert_func+0x26>
 800b750:	4b07      	ldr	r3, [pc, #28]	@ (800b770 <__assert_func+0x30>)
 800b752:	461c      	mov	r4, r3
 800b754:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b758:	9100      	str	r1, [sp, #0]
 800b75a:	462b      	mov	r3, r5
 800b75c:	4905      	ldr	r1, [pc, #20]	@ (800b774 <__assert_func+0x34>)
 800b75e:	f000 fccd 	bl	800c0fc <fiprintf>
 800b762:	f000 fe4b 	bl	800c3fc <abort>
 800b766:	4b04      	ldr	r3, [pc, #16]	@ (800b778 <__assert_func+0x38>)
 800b768:	e7f4      	b.n	800b754 <__assert_func+0x14>
 800b76a:	bf00      	nop
 800b76c:	200000fc 	.word	0x200000fc
 800b770:	0800c951 	.word	0x0800c951
 800b774:	0800c923 	.word	0x0800c923
 800b778:	0800c916 	.word	0x0800c916

0800b77c <_free_r>:
 800b77c:	b538      	push	{r3, r4, r5, lr}
 800b77e:	4605      	mov	r5, r0
 800b780:	2900      	cmp	r1, #0
 800b782:	d041      	beq.n	800b808 <_free_r+0x8c>
 800b784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b788:	1f0c      	subs	r4, r1, #4
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	bfb8      	it	lt
 800b78e:	18e4      	addlt	r4, r4, r3
 800b790:	f000 fc64 	bl	800c05c <__malloc_lock>
 800b794:	4a1d      	ldr	r2, [pc, #116]	@ (800b80c <_free_r+0x90>)
 800b796:	6813      	ldr	r3, [r2, #0]
 800b798:	b933      	cbnz	r3, 800b7a8 <_free_r+0x2c>
 800b79a:	6063      	str	r3, [r4, #4]
 800b79c:	6014      	str	r4, [r2, #0]
 800b79e:	4628      	mov	r0, r5
 800b7a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7a4:	f000 bc60 	b.w	800c068 <__malloc_unlock>
 800b7a8:	42a3      	cmp	r3, r4
 800b7aa:	d908      	bls.n	800b7be <_free_r+0x42>
 800b7ac:	6820      	ldr	r0, [r4, #0]
 800b7ae:	1821      	adds	r1, r4, r0
 800b7b0:	428b      	cmp	r3, r1
 800b7b2:	bf01      	itttt	eq
 800b7b4:	6819      	ldreq	r1, [r3, #0]
 800b7b6:	685b      	ldreq	r3, [r3, #4]
 800b7b8:	1809      	addeq	r1, r1, r0
 800b7ba:	6021      	streq	r1, [r4, #0]
 800b7bc:	e7ed      	b.n	800b79a <_free_r+0x1e>
 800b7be:	461a      	mov	r2, r3
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	b10b      	cbz	r3, 800b7c8 <_free_r+0x4c>
 800b7c4:	42a3      	cmp	r3, r4
 800b7c6:	d9fa      	bls.n	800b7be <_free_r+0x42>
 800b7c8:	6811      	ldr	r1, [r2, #0]
 800b7ca:	1850      	adds	r0, r2, r1
 800b7cc:	42a0      	cmp	r0, r4
 800b7ce:	d10b      	bne.n	800b7e8 <_free_r+0x6c>
 800b7d0:	6820      	ldr	r0, [r4, #0]
 800b7d2:	4401      	add	r1, r0
 800b7d4:	1850      	adds	r0, r2, r1
 800b7d6:	4283      	cmp	r3, r0
 800b7d8:	6011      	str	r1, [r2, #0]
 800b7da:	d1e0      	bne.n	800b79e <_free_r+0x22>
 800b7dc:	6818      	ldr	r0, [r3, #0]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	6053      	str	r3, [r2, #4]
 800b7e2:	4408      	add	r0, r1
 800b7e4:	6010      	str	r0, [r2, #0]
 800b7e6:	e7da      	b.n	800b79e <_free_r+0x22>
 800b7e8:	d902      	bls.n	800b7f0 <_free_r+0x74>
 800b7ea:	230c      	movs	r3, #12
 800b7ec:	602b      	str	r3, [r5, #0]
 800b7ee:	e7d6      	b.n	800b79e <_free_r+0x22>
 800b7f0:	6820      	ldr	r0, [r4, #0]
 800b7f2:	1821      	adds	r1, r4, r0
 800b7f4:	428b      	cmp	r3, r1
 800b7f6:	bf04      	itt	eq
 800b7f8:	6819      	ldreq	r1, [r3, #0]
 800b7fa:	685b      	ldreq	r3, [r3, #4]
 800b7fc:	6063      	str	r3, [r4, #4]
 800b7fe:	bf04      	itt	eq
 800b800:	1809      	addeq	r1, r1, r0
 800b802:	6021      	streq	r1, [r4, #0]
 800b804:	6054      	str	r4, [r2, #4]
 800b806:	e7ca      	b.n	800b79e <_free_r+0x22>
 800b808:	bd38      	pop	{r3, r4, r5, pc}
 800b80a:	bf00      	nop
 800b80c:	20005954 	.word	0x20005954

0800b810 <__sfputc_r>:
 800b810:	6893      	ldr	r3, [r2, #8]
 800b812:	3b01      	subs	r3, #1
 800b814:	2b00      	cmp	r3, #0
 800b816:	b410      	push	{r4}
 800b818:	6093      	str	r3, [r2, #8]
 800b81a:	da08      	bge.n	800b82e <__sfputc_r+0x1e>
 800b81c:	6994      	ldr	r4, [r2, #24]
 800b81e:	42a3      	cmp	r3, r4
 800b820:	db01      	blt.n	800b826 <__sfputc_r+0x16>
 800b822:	290a      	cmp	r1, #10
 800b824:	d103      	bne.n	800b82e <__sfputc_r+0x1e>
 800b826:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b82a:	f000 bc79 	b.w	800c120 <__swbuf_r>
 800b82e:	6813      	ldr	r3, [r2, #0]
 800b830:	1c58      	adds	r0, r3, #1
 800b832:	6010      	str	r0, [r2, #0]
 800b834:	7019      	strb	r1, [r3, #0]
 800b836:	4608      	mov	r0, r1
 800b838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b83c:	4770      	bx	lr

0800b83e <__sfputs_r>:
 800b83e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b840:	4606      	mov	r6, r0
 800b842:	460f      	mov	r7, r1
 800b844:	4614      	mov	r4, r2
 800b846:	18d5      	adds	r5, r2, r3
 800b848:	42ac      	cmp	r4, r5
 800b84a:	d101      	bne.n	800b850 <__sfputs_r+0x12>
 800b84c:	2000      	movs	r0, #0
 800b84e:	e007      	b.n	800b860 <__sfputs_r+0x22>
 800b850:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b854:	463a      	mov	r2, r7
 800b856:	4630      	mov	r0, r6
 800b858:	f7ff ffda 	bl	800b810 <__sfputc_r>
 800b85c:	1c43      	adds	r3, r0, #1
 800b85e:	d1f3      	bne.n	800b848 <__sfputs_r+0xa>
 800b860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b864 <_vfiprintf_r>:
 800b864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b868:	460d      	mov	r5, r1
 800b86a:	b09d      	sub	sp, #116	@ 0x74
 800b86c:	4614      	mov	r4, r2
 800b86e:	4698      	mov	r8, r3
 800b870:	4606      	mov	r6, r0
 800b872:	b118      	cbz	r0, 800b87c <_vfiprintf_r+0x18>
 800b874:	6a03      	ldr	r3, [r0, #32]
 800b876:	b90b      	cbnz	r3, 800b87c <_vfiprintf_r+0x18>
 800b878:	f7ff fd50 	bl	800b31c <__sinit>
 800b87c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b87e:	07d9      	lsls	r1, r3, #31
 800b880:	d405      	bmi.n	800b88e <_vfiprintf_r+0x2a>
 800b882:	89ab      	ldrh	r3, [r5, #12]
 800b884:	059a      	lsls	r2, r3, #22
 800b886:	d402      	bmi.n	800b88e <_vfiprintf_r+0x2a>
 800b888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b88a:	f7ff ff56 	bl	800b73a <__retarget_lock_acquire_recursive>
 800b88e:	89ab      	ldrh	r3, [r5, #12]
 800b890:	071b      	lsls	r3, r3, #28
 800b892:	d501      	bpl.n	800b898 <_vfiprintf_r+0x34>
 800b894:	692b      	ldr	r3, [r5, #16]
 800b896:	b99b      	cbnz	r3, 800b8c0 <_vfiprintf_r+0x5c>
 800b898:	4629      	mov	r1, r5
 800b89a:	4630      	mov	r0, r6
 800b89c:	f000 fc7e 	bl	800c19c <__swsetup_r>
 800b8a0:	b170      	cbz	r0, 800b8c0 <_vfiprintf_r+0x5c>
 800b8a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8a4:	07dc      	lsls	r4, r3, #31
 800b8a6:	d504      	bpl.n	800b8b2 <_vfiprintf_r+0x4e>
 800b8a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b8ac:	b01d      	add	sp, #116	@ 0x74
 800b8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b2:	89ab      	ldrh	r3, [r5, #12]
 800b8b4:	0598      	lsls	r0, r3, #22
 800b8b6:	d4f7      	bmi.n	800b8a8 <_vfiprintf_r+0x44>
 800b8b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8ba:	f7ff ff3f 	bl	800b73c <__retarget_lock_release_recursive>
 800b8be:	e7f3      	b.n	800b8a8 <_vfiprintf_r+0x44>
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8c4:	2320      	movs	r3, #32
 800b8c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b8ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8ce:	2330      	movs	r3, #48	@ 0x30
 800b8d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ba80 <_vfiprintf_r+0x21c>
 800b8d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b8d8:	f04f 0901 	mov.w	r9, #1
 800b8dc:	4623      	mov	r3, r4
 800b8de:	469a      	mov	sl, r3
 800b8e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8e4:	b10a      	cbz	r2, 800b8ea <_vfiprintf_r+0x86>
 800b8e6:	2a25      	cmp	r2, #37	@ 0x25
 800b8e8:	d1f9      	bne.n	800b8de <_vfiprintf_r+0x7a>
 800b8ea:	ebba 0b04 	subs.w	fp, sl, r4
 800b8ee:	d00b      	beq.n	800b908 <_vfiprintf_r+0xa4>
 800b8f0:	465b      	mov	r3, fp
 800b8f2:	4622      	mov	r2, r4
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	4630      	mov	r0, r6
 800b8f8:	f7ff ffa1 	bl	800b83e <__sfputs_r>
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	f000 80a7 	beq.w	800ba50 <_vfiprintf_r+0x1ec>
 800b902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b904:	445a      	add	r2, fp
 800b906:	9209      	str	r2, [sp, #36]	@ 0x24
 800b908:	f89a 3000 	ldrb.w	r3, [sl]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f000 809f 	beq.w	800ba50 <_vfiprintf_r+0x1ec>
 800b912:	2300      	movs	r3, #0
 800b914:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b918:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b91c:	f10a 0a01 	add.w	sl, sl, #1
 800b920:	9304      	str	r3, [sp, #16]
 800b922:	9307      	str	r3, [sp, #28]
 800b924:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b928:	931a      	str	r3, [sp, #104]	@ 0x68
 800b92a:	4654      	mov	r4, sl
 800b92c:	2205      	movs	r2, #5
 800b92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b932:	4853      	ldr	r0, [pc, #332]	@ (800ba80 <_vfiprintf_r+0x21c>)
 800b934:	f7f4 fc64 	bl	8000200 <memchr>
 800b938:	9a04      	ldr	r2, [sp, #16]
 800b93a:	b9d8      	cbnz	r0, 800b974 <_vfiprintf_r+0x110>
 800b93c:	06d1      	lsls	r1, r2, #27
 800b93e:	bf44      	itt	mi
 800b940:	2320      	movmi	r3, #32
 800b942:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b946:	0713      	lsls	r3, r2, #28
 800b948:	bf44      	itt	mi
 800b94a:	232b      	movmi	r3, #43	@ 0x2b
 800b94c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b950:	f89a 3000 	ldrb.w	r3, [sl]
 800b954:	2b2a      	cmp	r3, #42	@ 0x2a
 800b956:	d015      	beq.n	800b984 <_vfiprintf_r+0x120>
 800b958:	9a07      	ldr	r2, [sp, #28]
 800b95a:	4654      	mov	r4, sl
 800b95c:	2000      	movs	r0, #0
 800b95e:	f04f 0c0a 	mov.w	ip, #10
 800b962:	4621      	mov	r1, r4
 800b964:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b968:	3b30      	subs	r3, #48	@ 0x30
 800b96a:	2b09      	cmp	r3, #9
 800b96c:	d94b      	bls.n	800ba06 <_vfiprintf_r+0x1a2>
 800b96e:	b1b0      	cbz	r0, 800b99e <_vfiprintf_r+0x13a>
 800b970:	9207      	str	r2, [sp, #28]
 800b972:	e014      	b.n	800b99e <_vfiprintf_r+0x13a>
 800b974:	eba0 0308 	sub.w	r3, r0, r8
 800b978:	fa09 f303 	lsl.w	r3, r9, r3
 800b97c:	4313      	orrs	r3, r2
 800b97e:	9304      	str	r3, [sp, #16]
 800b980:	46a2      	mov	sl, r4
 800b982:	e7d2      	b.n	800b92a <_vfiprintf_r+0xc6>
 800b984:	9b03      	ldr	r3, [sp, #12]
 800b986:	1d19      	adds	r1, r3, #4
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	9103      	str	r1, [sp, #12]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	bfbb      	ittet	lt
 800b990:	425b      	neglt	r3, r3
 800b992:	f042 0202 	orrlt.w	r2, r2, #2
 800b996:	9307      	strge	r3, [sp, #28]
 800b998:	9307      	strlt	r3, [sp, #28]
 800b99a:	bfb8      	it	lt
 800b99c:	9204      	strlt	r2, [sp, #16]
 800b99e:	7823      	ldrb	r3, [r4, #0]
 800b9a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9a2:	d10a      	bne.n	800b9ba <_vfiprintf_r+0x156>
 800b9a4:	7863      	ldrb	r3, [r4, #1]
 800b9a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9a8:	d132      	bne.n	800ba10 <_vfiprintf_r+0x1ac>
 800b9aa:	9b03      	ldr	r3, [sp, #12]
 800b9ac:	1d1a      	adds	r2, r3, #4
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	9203      	str	r2, [sp, #12]
 800b9b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9b6:	3402      	adds	r4, #2
 800b9b8:	9305      	str	r3, [sp, #20]
 800b9ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ba90 <_vfiprintf_r+0x22c>
 800b9be:	7821      	ldrb	r1, [r4, #0]
 800b9c0:	2203      	movs	r2, #3
 800b9c2:	4650      	mov	r0, sl
 800b9c4:	f7f4 fc1c 	bl	8000200 <memchr>
 800b9c8:	b138      	cbz	r0, 800b9da <_vfiprintf_r+0x176>
 800b9ca:	9b04      	ldr	r3, [sp, #16]
 800b9cc:	eba0 000a 	sub.w	r0, r0, sl
 800b9d0:	2240      	movs	r2, #64	@ 0x40
 800b9d2:	4082      	lsls	r2, r0
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	3401      	adds	r4, #1
 800b9d8:	9304      	str	r3, [sp, #16]
 800b9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9de:	4829      	ldr	r0, [pc, #164]	@ (800ba84 <_vfiprintf_r+0x220>)
 800b9e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b9e4:	2206      	movs	r2, #6
 800b9e6:	f7f4 fc0b 	bl	8000200 <memchr>
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d03f      	beq.n	800ba6e <_vfiprintf_r+0x20a>
 800b9ee:	4b26      	ldr	r3, [pc, #152]	@ (800ba88 <_vfiprintf_r+0x224>)
 800b9f0:	bb1b      	cbnz	r3, 800ba3a <_vfiprintf_r+0x1d6>
 800b9f2:	9b03      	ldr	r3, [sp, #12]
 800b9f4:	3307      	adds	r3, #7
 800b9f6:	f023 0307 	bic.w	r3, r3, #7
 800b9fa:	3308      	adds	r3, #8
 800b9fc:	9303      	str	r3, [sp, #12]
 800b9fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba00:	443b      	add	r3, r7
 800ba02:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba04:	e76a      	b.n	800b8dc <_vfiprintf_r+0x78>
 800ba06:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba0a:	460c      	mov	r4, r1
 800ba0c:	2001      	movs	r0, #1
 800ba0e:	e7a8      	b.n	800b962 <_vfiprintf_r+0xfe>
 800ba10:	2300      	movs	r3, #0
 800ba12:	3401      	adds	r4, #1
 800ba14:	9305      	str	r3, [sp, #20]
 800ba16:	4619      	mov	r1, r3
 800ba18:	f04f 0c0a 	mov.w	ip, #10
 800ba1c:	4620      	mov	r0, r4
 800ba1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba22:	3a30      	subs	r2, #48	@ 0x30
 800ba24:	2a09      	cmp	r2, #9
 800ba26:	d903      	bls.n	800ba30 <_vfiprintf_r+0x1cc>
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0c6      	beq.n	800b9ba <_vfiprintf_r+0x156>
 800ba2c:	9105      	str	r1, [sp, #20]
 800ba2e:	e7c4      	b.n	800b9ba <_vfiprintf_r+0x156>
 800ba30:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba34:	4604      	mov	r4, r0
 800ba36:	2301      	movs	r3, #1
 800ba38:	e7f0      	b.n	800ba1c <_vfiprintf_r+0x1b8>
 800ba3a:	ab03      	add	r3, sp, #12
 800ba3c:	9300      	str	r3, [sp, #0]
 800ba3e:	462a      	mov	r2, r5
 800ba40:	4b12      	ldr	r3, [pc, #72]	@ (800ba8c <_vfiprintf_r+0x228>)
 800ba42:	a904      	add	r1, sp, #16
 800ba44:	4630      	mov	r0, r6
 800ba46:	f3af 8000 	nop.w
 800ba4a:	4607      	mov	r7, r0
 800ba4c:	1c78      	adds	r0, r7, #1
 800ba4e:	d1d6      	bne.n	800b9fe <_vfiprintf_r+0x19a>
 800ba50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba52:	07d9      	lsls	r1, r3, #31
 800ba54:	d405      	bmi.n	800ba62 <_vfiprintf_r+0x1fe>
 800ba56:	89ab      	ldrh	r3, [r5, #12]
 800ba58:	059a      	lsls	r2, r3, #22
 800ba5a:	d402      	bmi.n	800ba62 <_vfiprintf_r+0x1fe>
 800ba5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba5e:	f7ff fe6d 	bl	800b73c <__retarget_lock_release_recursive>
 800ba62:	89ab      	ldrh	r3, [r5, #12]
 800ba64:	065b      	lsls	r3, r3, #25
 800ba66:	f53f af1f 	bmi.w	800b8a8 <_vfiprintf_r+0x44>
 800ba6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba6c:	e71e      	b.n	800b8ac <_vfiprintf_r+0x48>
 800ba6e:	ab03      	add	r3, sp, #12
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	462a      	mov	r2, r5
 800ba74:	4b05      	ldr	r3, [pc, #20]	@ (800ba8c <_vfiprintf_r+0x228>)
 800ba76:	a904      	add	r1, sp, #16
 800ba78:	4630      	mov	r0, r6
 800ba7a:	f000 f923 	bl	800bcc4 <_printf_i>
 800ba7e:	e7e4      	b.n	800ba4a <_vfiprintf_r+0x1e6>
 800ba80:	0800c952 	.word	0x0800c952
 800ba84:	0800c95c 	.word	0x0800c95c
 800ba88:	00000000 	.word	0x00000000
 800ba8c:	0800b83f 	.word	0x0800b83f
 800ba90:	0800c958 	.word	0x0800c958

0800ba94 <malloc>:
 800ba94:	4b02      	ldr	r3, [pc, #8]	@ (800baa0 <malloc+0xc>)
 800ba96:	4601      	mov	r1, r0
 800ba98:	6818      	ldr	r0, [r3, #0]
 800ba9a:	f000 b825 	b.w	800bae8 <_malloc_r>
 800ba9e:	bf00      	nop
 800baa0:	200000fc 	.word	0x200000fc

0800baa4 <sbrk_aligned>:
 800baa4:	b570      	push	{r4, r5, r6, lr}
 800baa6:	4e0f      	ldr	r6, [pc, #60]	@ (800bae4 <sbrk_aligned+0x40>)
 800baa8:	460c      	mov	r4, r1
 800baaa:	6831      	ldr	r1, [r6, #0]
 800baac:	4605      	mov	r5, r0
 800baae:	b911      	cbnz	r1, 800bab6 <sbrk_aligned+0x12>
 800bab0:	f000 fc82 	bl	800c3b8 <_sbrk_r>
 800bab4:	6030      	str	r0, [r6, #0]
 800bab6:	4621      	mov	r1, r4
 800bab8:	4628      	mov	r0, r5
 800baba:	f000 fc7d 	bl	800c3b8 <_sbrk_r>
 800babe:	1c43      	adds	r3, r0, #1
 800bac0:	d103      	bne.n	800baca <sbrk_aligned+0x26>
 800bac2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bac6:	4620      	mov	r0, r4
 800bac8:	bd70      	pop	{r4, r5, r6, pc}
 800baca:	1cc4      	adds	r4, r0, #3
 800bacc:	f024 0403 	bic.w	r4, r4, #3
 800bad0:	42a0      	cmp	r0, r4
 800bad2:	d0f8      	beq.n	800bac6 <sbrk_aligned+0x22>
 800bad4:	1a21      	subs	r1, r4, r0
 800bad6:	4628      	mov	r0, r5
 800bad8:	f000 fc6e 	bl	800c3b8 <_sbrk_r>
 800badc:	3001      	adds	r0, #1
 800bade:	d1f2      	bne.n	800bac6 <sbrk_aligned+0x22>
 800bae0:	e7ef      	b.n	800bac2 <sbrk_aligned+0x1e>
 800bae2:	bf00      	nop
 800bae4:	20005950 	.word	0x20005950

0800bae8 <_malloc_r>:
 800bae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baec:	1ccd      	adds	r5, r1, #3
 800baee:	f025 0503 	bic.w	r5, r5, #3
 800baf2:	3508      	adds	r5, #8
 800baf4:	2d0c      	cmp	r5, #12
 800baf6:	bf38      	it	cc
 800baf8:	250c      	movcc	r5, #12
 800bafa:	2d00      	cmp	r5, #0
 800bafc:	4606      	mov	r6, r0
 800bafe:	db01      	blt.n	800bb04 <_malloc_r+0x1c>
 800bb00:	42a9      	cmp	r1, r5
 800bb02:	d904      	bls.n	800bb0e <_malloc_r+0x26>
 800bb04:	230c      	movs	r3, #12
 800bb06:	6033      	str	r3, [r6, #0]
 800bb08:	2000      	movs	r0, #0
 800bb0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bbe4 <_malloc_r+0xfc>
 800bb12:	f000 faa3 	bl	800c05c <__malloc_lock>
 800bb16:	f8d8 3000 	ldr.w	r3, [r8]
 800bb1a:	461c      	mov	r4, r3
 800bb1c:	bb44      	cbnz	r4, 800bb70 <_malloc_r+0x88>
 800bb1e:	4629      	mov	r1, r5
 800bb20:	4630      	mov	r0, r6
 800bb22:	f7ff ffbf 	bl	800baa4 <sbrk_aligned>
 800bb26:	1c43      	adds	r3, r0, #1
 800bb28:	4604      	mov	r4, r0
 800bb2a:	d158      	bne.n	800bbde <_malloc_r+0xf6>
 800bb2c:	f8d8 4000 	ldr.w	r4, [r8]
 800bb30:	4627      	mov	r7, r4
 800bb32:	2f00      	cmp	r7, #0
 800bb34:	d143      	bne.n	800bbbe <_malloc_r+0xd6>
 800bb36:	2c00      	cmp	r4, #0
 800bb38:	d04b      	beq.n	800bbd2 <_malloc_r+0xea>
 800bb3a:	6823      	ldr	r3, [r4, #0]
 800bb3c:	4639      	mov	r1, r7
 800bb3e:	4630      	mov	r0, r6
 800bb40:	eb04 0903 	add.w	r9, r4, r3
 800bb44:	f000 fc38 	bl	800c3b8 <_sbrk_r>
 800bb48:	4581      	cmp	r9, r0
 800bb4a:	d142      	bne.n	800bbd2 <_malloc_r+0xea>
 800bb4c:	6821      	ldr	r1, [r4, #0]
 800bb4e:	1a6d      	subs	r5, r5, r1
 800bb50:	4629      	mov	r1, r5
 800bb52:	4630      	mov	r0, r6
 800bb54:	f7ff ffa6 	bl	800baa4 <sbrk_aligned>
 800bb58:	3001      	adds	r0, #1
 800bb5a:	d03a      	beq.n	800bbd2 <_malloc_r+0xea>
 800bb5c:	6823      	ldr	r3, [r4, #0]
 800bb5e:	442b      	add	r3, r5
 800bb60:	6023      	str	r3, [r4, #0]
 800bb62:	f8d8 3000 	ldr.w	r3, [r8]
 800bb66:	685a      	ldr	r2, [r3, #4]
 800bb68:	bb62      	cbnz	r2, 800bbc4 <_malloc_r+0xdc>
 800bb6a:	f8c8 7000 	str.w	r7, [r8]
 800bb6e:	e00f      	b.n	800bb90 <_malloc_r+0xa8>
 800bb70:	6822      	ldr	r2, [r4, #0]
 800bb72:	1b52      	subs	r2, r2, r5
 800bb74:	d420      	bmi.n	800bbb8 <_malloc_r+0xd0>
 800bb76:	2a0b      	cmp	r2, #11
 800bb78:	d917      	bls.n	800bbaa <_malloc_r+0xc2>
 800bb7a:	1961      	adds	r1, r4, r5
 800bb7c:	42a3      	cmp	r3, r4
 800bb7e:	6025      	str	r5, [r4, #0]
 800bb80:	bf18      	it	ne
 800bb82:	6059      	strne	r1, [r3, #4]
 800bb84:	6863      	ldr	r3, [r4, #4]
 800bb86:	bf08      	it	eq
 800bb88:	f8c8 1000 	streq.w	r1, [r8]
 800bb8c:	5162      	str	r2, [r4, r5]
 800bb8e:	604b      	str	r3, [r1, #4]
 800bb90:	4630      	mov	r0, r6
 800bb92:	f000 fa69 	bl	800c068 <__malloc_unlock>
 800bb96:	f104 000b 	add.w	r0, r4, #11
 800bb9a:	1d23      	adds	r3, r4, #4
 800bb9c:	f020 0007 	bic.w	r0, r0, #7
 800bba0:	1ac2      	subs	r2, r0, r3
 800bba2:	bf1c      	itt	ne
 800bba4:	1a1b      	subne	r3, r3, r0
 800bba6:	50a3      	strne	r3, [r4, r2]
 800bba8:	e7af      	b.n	800bb0a <_malloc_r+0x22>
 800bbaa:	6862      	ldr	r2, [r4, #4]
 800bbac:	42a3      	cmp	r3, r4
 800bbae:	bf0c      	ite	eq
 800bbb0:	f8c8 2000 	streq.w	r2, [r8]
 800bbb4:	605a      	strne	r2, [r3, #4]
 800bbb6:	e7eb      	b.n	800bb90 <_malloc_r+0xa8>
 800bbb8:	4623      	mov	r3, r4
 800bbba:	6864      	ldr	r4, [r4, #4]
 800bbbc:	e7ae      	b.n	800bb1c <_malloc_r+0x34>
 800bbbe:	463c      	mov	r4, r7
 800bbc0:	687f      	ldr	r7, [r7, #4]
 800bbc2:	e7b6      	b.n	800bb32 <_malloc_r+0x4a>
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	685b      	ldr	r3, [r3, #4]
 800bbc8:	42a3      	cmp	r3, r4
 800bbca:	d1fb      	bne.n	800bbc4 <_malloc_r+0xdc>
 800bbcc:	2300      	movs	r3, #0
 800bbce:	6053      	str	r3, [r2, #4]
 800bbd0:	e7de      	b.n	800bb90 <_malloc_r+0xa8>
 800bbd2:	230c      	movs	r3, #12
 800bbd4:	6033      	str	r3, [r6, #0]
 800bbd6:	4630      	mov	r0, r6
 800bbd8:	f000 fa46 	bl	800c068 <__malloc_unlock>
 800bbdc:	e794      	b.n	800bb08 <_malloc_r+0x20>
 800bbde:	6005      	str	r5, [r0, #0]
 800bbe0:	e7d6      	b.n	800bb90 <_malloc_r+0xa8>
 800bbe2:	bf00      	nop
 800bbe4:	20005954 	.word	0x20005954

0800bbe8 <_printf_common>:
 800bbe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbec:	4616      	mov	r6, r2
 800bbee:	4698      	mov	r8, r3
 800bbf0:	688a      	ldr	r2, [r1, #8]
 800bbf2:	690b      	ldr	r3, [r1, #16]
 800bbf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	bfb8      	it	lt
 800bbfc:	4613      	movlt	r3, r2
 800bbfe:	6033      	str	r3, [r6, #0]
 800bc00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc04:	4607      	mov	r7, r0
 800bc06:	460c      	mov	r4, r1
 800bc08:	b10a      	cbz	r2, 800bc0e <_printf_common+0x26>
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	6033      	str	r3, [r6, #0]
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	0699      	lsls	r1, r3, #26
 800bc12:	bf42      	ittt	mi
 800bc14:	6833      	ldrmi	r3, [r6, #0]
 800bc16:	3302      	addmi	r3, #2
 800bc18:	6033      	strmi	r3, [r6, #0]
 800bc1a:	6825      	ldr	r5, [r4, #0]
 800bc1c:	f015 0506 	ands.w	r5, r5, #6
 800bc20:	d106      	bne.n	800bc30 <_printf_common+0x48>
 800bc22:	f104 0a19 	add.w	sl, r4, #25
 800bc26:	68e3      	ldr	r3, [r4, #12]
 800bc28:	6832      	ldr	r2, [r6, #0]
 800bc2a:	1a9b      	subs	r3, r3, r2
 800bc2c:	42ab      	cmp	r3, r5
 800bc2e:	dc26      	bgt.n	800bc7e <_printf_common+0x96>
 800bc30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc34:	6822      	ldr	r2, [r4, #0]
 800bc36:	3b00      	subs	r3, #0
 800bc38:	bf18      	it	ne
 800bc3a:	2301      	movne	r3, #1
 800bc3c:	0692      	lsls	r2, r2, #26
 800bc3e:	d42b      	bmi.n	800bc98 <_printf_common+0xb0>
 800bc40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc44:	4641      	mov	r1, r8
 800bc46:	4638      	mov	r0, r7
 800bc48:	47c8      	blx	r9
 800bc4a:	3001      	adds	r0, #1
 800bc4c:	d01e      	beq.n	800bc8c <_printf_common+0xa4>
 800bc4e:	6823      	ldr	r3, [r4, #0]
 800bc50:	6922      	ldr	r2, [r4, #16]
 800bc52:	f003 0306 	and.w	r3, r3, #6
 800bc56:	2b04      	cmp	r3, #4
 800bc58:	bf02      	ittt	eq
 800bc5a:	68e5      	ldreq	r5, [r4, #12]
 800bc5c:	6833      	ldreq	r3, [r6, #0]
 800bc5e:	1aed      	subeq	r5, r5, r3
 800bc60:	68a3      	ldr	r3, [r4, #8]
 800bc62:	bf0c      	ite	eq
 800bc64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc68:	2500      	movne	r5, #0
 800bc6a:	4293      	cmp	r3, r2
 800bc6c:	bfc4      	itt	gt
 800bc6e:	1a9b      	subgt	r3, r3, r2
 800bc70:	18ed      	addgt	r5, r5, r3
 800bc72:	2600      	movs	r6, #0
 800bc74:	341a      	adds	r4, #26
 800bc76:	42b5      	cmp	r5, r6
 800bc78:	d11a      	bne.n	800bcb0 <_printf_common+0xc8>
 800bc7a:	2000      	movs	r0, #0
 800bc7c:	e008      	b.n	800bc90 <_printf_common+0xa8>
 800bc7e:	2301      	movs	r3, #1
 800bc80:	4652      	mov	r2, sl
 800bc82:	4641      	mov	r1, r8
 800bc84:	4638      	mov	r0, r7
 800bc86:	47c8      	blx	r9
 800bc88:	3001      	adds	r0, #1
 800bc8a:	d103      	bne.n	800bc94 <_printf_common+0xac>
 800bc8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc94:	3501      	adds	r5, #1
 800bc96:	e7c6      	b.n	800bc26 <_printf_common+0x3e>
 800bc98:	18e1      	adds	r1, r4, r3
 800bc9a:	1c5a      	adds	r2, r3, #1
 800bc9c:	2030      	movs	r0, #48	@ 0x30
 800bc9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bca2:	4422      	add	r2, r4
 800bca4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bca8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bcac:	3302      	adds	r3, #2
 800bcae:	e7c7      	b.n	800bc40 <_printf_common+0x58>
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	4622      	mov	r2, r4
 800bcb4:	4641      	mov	r1, r8
 800bcb6:	4638      	mov	r0, r7
 800bcb8:	47c8      	blx	r9
 800bcba:	3001      	adds	r0, #1
 800bcbc:	d0e6      	beq.n	800bc8c <_printf_common+0xa4>
 800bcbe:	3601      	adds	r6, #1
 800bcc0:	e7d9      	b.n	800bc76 <_printf_common+0x8e>
	...

0800bcc4 <_printf_i>:
 800bcc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcc8:	7e0f      	ldrb	r7, [r1, #24]
 800bcca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bccc:	2f78      	cmp	r7, #120	@ 0x78
 800bcce:	4691      	mov	r9, r2
 800bcd0:	4680      	mov	r8, r0
 800bcd2:	460c      	mov	r4, r1
 800bcd4:	469a      	mov	sl, r3
 800bcd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bcda:	d807      	bhi.n	800bcec <_printf_i+0x28>
 800bcdc:	2f62      	cmp	r7, #98	@ 0x62
 800bcde:	d80a      	bhi.n	800bcf6 <_printf_i+0x32>
 800bce0:	2f00      	cmp	r7, #0
 800bce2:	f000 80d2 	beq.w	800be8a <_printf_i+0x1c6>
 800bce6:	2f58      	cmp	r7, #88	@ 0x58
 800bce8:	f000 80b9 	beq.w	800be5e <_printf_i+0x19a>
 800bcec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bcf4:	e03a      	b.n	800bd6c <_printf_i+0xa8>
 800bcf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bcfa:	2b15      	cmp	r3, #21
 800bcfc:	d8f6      	bhi.n	800bcec <_printf_i+0x28>
 800bcfe:	a101      	add	r1, pc, #4	@ (adr r1, 800bd04 <_printf_i+0x40>)
 800bd00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd04:	0800bd5d 	.word	0x0800bd5d
 800bd08:	0800bd71 	.word	0x0800bd71
 800bd0c:	0800bced 	.word	0x0800bced
 800bd10:	0800bced 	.word	0x0800bced
 800bd14:	0800bced 	.word	0x0800bced
 800bd18:	0800bced 	.word	0x0800bced
 800bd1c:	0800bd71 	.word	0x0800bd71
 800bd20:	0800bced 	.word	0x0800bced
 800bd24:	0800bced 	.word	0x0800bced
 800bd28:	0800bced 	.word	0x0800bced
 800bd2c:	0800bced 	.word	0x0800bced
 800bd30:	0800be71 	.word	0x0800be71
 800bd34:	0800bd9b 	.word	0x0800bd9b
 800bd38:	0800be2b 	.word	0x0800be2b
 800bd3c:	0800bced 	.word	0x0800bced
 800bd40:	0800bced 	.word	0x0800bced
 800bd44:	0800be93 	.word	0x0800be93
 800bd48:	0800bced 	.word	0x0800bced
 800bd4c:	0800bd9b 	.word	0x0800bd9b
 800bd50:	0800bced 	.word	0x0800bced
 800bd54:	0800bced 	.word	0x0800bced
 800bd58:	0800be33 	.word	0x0800be33
 800bd5c:	6833      	ldr	r3, [r6, #0]
 800bd5e:	1d1a      	adds	r2, r3, #4
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	6032      	str	r2, [r6, #0]
 800bd64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	e09d      	b.n	800beac <_printf_i+0x1e8>
 800bd70:	6833      	ldr	r3, [r6, #0]
 800bd72:	6820      	ldr	r0, [r4, #0]
 800bd74:	1d19      	adds	r1, r3, #4
 800bd76:	6031      	str	r1, [r6, #0]
 800bd78:	0606      	lsls	r6, r0, #24
 800bd7a:	d501      	bpl.n	800bd80 <_printf_i+0xbc>
 800bd7c:	681d      	ldr	r5, [r3, #0]
 800bd7e:	e003      	b.n	800bd88 <_printf_i+0xc4>
 800bd80:	0645      	lsls	r5, r0, #25
 800bd82:	d5fb      	bpl.n	800bd7c <_printf_i+0xb8>
 800bd84:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd88:	2d00      	cmp	r5, #0
 800bd8a:	da03      	bge.n	800bd94 <_printf_i+0xd0>
 800bd8c:	232d      	movs	r3, #45	@ 0x2d
 800bd8e:	426d      	negs	r5, r5
 800bd90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd94:	4859      	ldr	r0, [pc, #356]	@ (800befc <_printf_i+0x238>)
 800bd96:	230a      	movs	r3, #10
 800bd98:	e011      	b.n	800bdbe <_printf_i+0xfa>
 800bd9a:	6821      	ldr	r1, [r4, #0]
 800bd9c:	6833      	ldr	r3, [r6, #0]
 800bd9e:	0608      	lsls	r0, r1, #24
 800bda0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bda4:	d402      	bmi.n	800bdac <_printf_i+0xe8>
 800bda6:	0649      	lsls	r1, r1, #25
 800bda8:	bf48      	it	mi
 800bdaa:	b2ad      	uxthmi	r5, r5
 800bdac:	2f6f      	cmp	r7, #111	@ 0x6f
 800bdae:	4853      	ldr	r0, [pc, #332]	@ (800befc <_printf_i+0x238>)
 800bdb0:	6033      	str	r3, [r6, #0]
 800bdb2:	bf14      	ite	ne
 800bdb4:	230a      	movne	r3, #10
 800bdb6:	2308      	moveq	r3, #8
 800bdb8:	2100      	movs	r1, #0
 800bdba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bdbe:	6866      	ldr	r6, [r4, #4]
 800bdc0:	60a6      	str	r6, [r4, #8]
 800bdc2:	2e00      	cmp	r6, #0
 800bdc4:	bfa2      	ittt	ge
 800bdc6:	6821      	ldrge	r1, [r4, #0]
 800bdc8:	f021 0104 	bicge.w	r1, r1, #4
 800bdcc:	6021      	strge	r1, [r4, #0]
 800bdce:	b90d      	cbnz	r5, 800bdd4 <_printf_i+0x110>
 800bdd0:	2e00      	cmp	r6, #0
 800bdd2:	d04b      	beq.n	800be6c <_printf_i+0x1a8>
 800bdd4:	4616      	mov	r6, r2
 800bdd6:	fbb5 f1f3 	udiv	r1, r5, r3
 800bdda:	fb03 5711 	mls	r7, r3, r1, r5
 800bdde:	5dc7      	ldrb	r7, [r0, r7]
 800bde0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bde4:	462f      	mov	r7, r5
 800bde6:	42bb      	cmp	r3, r7
 800bde8:	460d      	mov	r5, r1
 800bdea:	d9f4      	bls.n	800bdd6 <_printf_i+0x112>
 800bdec:	2b08      	cmp	r3, #8
 800bdee:	d10b      	bne.n	800be08 <_printf_i+0x144>
 800bdf0:	6823      	ldr	r3, [r4, #0]
 800bdf2:	07df      	lsls	r7, r3, #31
 800bdf4:	d508      	bpl.n	800be08 <_printf_i+0x144>
 800bdf6:	6923      	ldr	r3, [r4, #16]
 800bdf8:	6861      	ldr	r1, [r4, #4]
 800bdfa:	4299      	cmp	r1, r3
 800bdfc:	bfde      	ittt	le
 800bdfe:	2330      	movle	r3, #48	@ 0x30
 800be00:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be04:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800be08:	1b92      	subs	r2, r2, r6
 800be0a:	6122      	str	r2, [r4, #16]
 800be0c:	f8cd a000 	str.w	sl, [sp]
 800be10:	464b      	mov	r3, r9
 800be12:	aa03      	add	r2, sp, #12
 800be14:	4621      	mov	r1, r4
 800be16:	4640      	mov	r0, r8
 800be18:	f7ff fee6 	bl	800bbe8 <_printf_common>
 800be1c:	3001      	adds	r0, #1
 800be1e:	d14a      	bne.n	800beb6 <_printf_i+0x1f2>
 800be20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be24:	b004      	add	sp, #16
 800be26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be2a:	6823      	ldr	r3, [r4, #0]
 800be2c:	f043 0320 	orr.w	r3, r3, #32
 800be30:	6023      	str	r3, [r4, #0]
 800be32:	4833      	ldr	r0, [pc, #204]	@ (800bf00 <_printf_i+0x23c>)
 800be34:	2778      	movs	r7, #120	@ 0x78
 800be36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be3a:	6823      	ldr	r3, [r4, #0]
 800be3c:	6831      	ldr	r1, [r6, #0]
 800be3e:	061f      	lsls	r7, r3, #24
 800be40:	f851 5b04 	ldr.w	r5, [r1], #4
 800be44:	d402      	bmi.n	800be4c <_printf_i+0x188>
 800be46:	065f      	lsls	r7, r3, #25
 800be48:	bf48      	it	mi
 800be4a:	b2ad      	uxthmi	r5, r5
 800be4c:	6031      	str	r1, [r6, #0]
 800be4e:	07d9      	lsls	r1, r3, #31
 800be50:	bf44      	itt	mi
 800be52:	f043 0320 	orrmi.w	r3, r3, #32
 800be56:	6023      	strmi	r3, [r4, #0]
 800be58:	b11d      	cbz	r5, 800be62 <_printf_i+0x19e>
 800be5a:	2310      	movs	r3, #16
 800be5c:	e7ac      	b.n	800bdb8 <_printf_i+0xf4>
 800be5e:	4827      	ldr	r0, [pc, #156]	@ (800befc <_printf_i+0x238>)
 800be60:	e7e9      	b.n	800be36 <_printf_i+0x172>
 800be62:	6823      	ldr	r3, [r4, #0]
 800be64:	f023 0320 	bic.w	r3, r3, #32
 800be68:	6023      	str	r3, [r4, #0]
 800be6a:	e7f6      	b.n	800be5a <_printf_i+0x196>
 800be6c:	4616      	mov	r6, r2
 800be6e:	e7bd      	b.n	800bdec <_printf_i+0x128>
 800be70:	6833      	ldr	r3, [r6, #0]
 800be72:	6825      	ldr	r5, [r4, #0]
 800be74:	6961      	ldr	r1, [r4, #20]
 800be76:	1d18      	adds	r0, r3, #4
 800be78:	6030      	str	r0, [r6, #0]
 800be7a:	062e      	lsls	r6, r5, #24
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	d501      	bpl.n	800be84 <_printf_i+0x1c0>
 800be80:	6019      	str	r1, [r3, #0]
 800be82:	e002      	b.n	800be8a <_printf_i+0x1c6>
 800be84:	0668      	lsls	r0, r5, #25
 800be86:	d5fb      	bpl.n	800be80 <_printf_i+0x1bc>
 800be88:	8019      	strh	r1, [r3, #0]
 800be8a:	2300      	movs	r3, #0
 800be8c:	6123      	str	r3, [r4, #16]
 800be8e:	4616      	mov	r6, r2
 800be90:	e7bc      	b.n	800be0c <_printf_i+0x148>
 800be92:	6833      	ldr	r3, [r6, #0]
 800be94:	1d1a      	adds	r2, r3, #4
 800be96:	6032      	str	r2, [r6, #0]
 800be98:	681e      	ldr	r6, [r3, #0]
 800be9a:	6862      	ldr	r2, [r4, #4]
 800be9c:	2100      	movs	r1, #0
 800be9e:	4630      	mov	r0, r6
 800bea0:	f7f4 f9ae 	bl	8000200 <memchr>
 800bea4:	b108      	cbz	r0, 800beaa <_printf_i+0x1e6>
 800bea6:	1b80      	subs	r0, r0, r6
 800bea8:	6060      	str	r0, [r4, #4]
 800beaa:	6863      	ldr	r3, [r4, #4]
 800beac:	6123      	str	r3, [r4, #16]
 800beae:	2300      	movs	r3, #0
 800beb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800beb4:	e7aa      	b.n	800be0c <_printf_i+0x148>
 800beb6:	6923      	ldr	r3, [r4, #16]
 800beb8:	4632      	mov	r2, r6
 800beba:	4649      	mov	r1, r9
 800bebc:	4640      	mov	r0, r8
 800bebe:	47d0      	blx	sl
 800bec0:	3001      	adds	r0, #1
 800bec2:	d0ad      	beq.n	800be20 <_printf_i+0x15c>
 800bec4:	6823      	ldr	r3, [r4, #0]
 800bec6:	079b      	lsls	r3, r3, #30
 800bec8:	d413      	bmi.n	800bef2 <_printf_i+0x22e>
 800beca:	68e0      	ldr	r0, [r4, #12]
 800becc:	9b03      	ldr	r3, [sp, #12]
 800bece:	4298      	cmp	r0, r3
 800bed0:	bfb8      	it	lt
 800bed2:	4618      	movlt	r0, r3
 800bed4:	e7a6      	b.n	800be24 <_printf_i+0x160>
 800bed6:	2301      	movs	r3, #1
 800bed8:	4632      	mov	r2, r6
 800beda:	4649      	mov	r1, r9
 800bedc:	4640      	mov	r0, r8
 800bede:	47d0      	blx	sl
 800bee0:	3001      	adds	r0, #1
 800bee2:	d09d      	beq.n	800be20 <_printf_i+0x15c>
 800bee4:	3501      	adds	r5, #1
 800bee6:	68e3      	ldr	r3, [r4, #12]
 800bee8:	9903      	ldr	r1, [sp, #12]
 800beea:	1a5b      	subs	r3, r3, r1
 800beec:	42ab      	cmp	r3, r5
 800beee:	dcf2      	bgt.n	800bed6 <_printf_i+0x212>
 800bef0:	e7eb      	b.n	800beca <_printf_i+0x206>
 800bef2:	2500      	movs	r5, #0
 800bef4:	f104 0619 	add.w	r6, r4, #25
 800bef8:	e7f5      	b.n	800bee6 <_printf_i+0x222>
 800befa:	bf00      	nop
 800befc:	0800c963 	.word	0x0800c963
 800bf00:	0800c974 	.word	0x0800c974

0800bf04 <__sflush_r>:
 800bf04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0c:	0716      	lsls	r6, r2, #28
 800bf0e:	4605      	mov	r5, r0
 800bf10:	460c      	mov	r4, r1
 800bf12:	d454      	bmi.n	800bfbe <__sflush_r+0xba>
 800bf14:	684b      	ldr	r3, [r1, #4]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	dc02      	bgt.n	800bf20 <__sflush_r+0x1c>
 800bf1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	dd48      	ble.n	800bfb2 <__sflush_r+0xae>
 800bf20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf22:	2e00      	cmp	r6, #0
 800bf24:	d045      	beq.n	800bfb2 <__sflush_r+0xae>
 800bf26:	2300      	movs	r3, #0
 800bf28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf2c:	682f      	ldr	r7, [r5, #0]
 800bf2e:	6a21      	ldr	r1, [r4, #32]
 800bf30:	602b      	str	r3, [r5, #0]
 800bf32:	d030      	beq.n	800bf96 <__sflush_r+0x92>
 800bf34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf36:	89a3      	ldrh	r3, [r4, #12]
 800bf38:	0759      	lsls	r1, r3, #29
 800bf3a:	d505      	bpl.n	800bf48 <__sflush_r+0x44>
 800bf3c:	6863      	ldr	r3, [r4, #4]
 800bf3e:	1ad2      	subs	r2, r2, r3
 800bf40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf42:	b10b      	cbz	r3, 800bf48 <__sflush_r+0x44>
 800bf44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf46:	1ad2      	subs	r2, r2, r3
 800bf48:	2300      	movs	r3, #0
 800bf4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf4c:	6a21      	ldr	r1, [r4, #32]
 800bf4e:	4628      	mov	r0, r5
 800bf50:	47b0      	blx	r6
 800bf52:	1c43      	adds	r3, r0, #1
 800bf54:	89a3      	ldrh	r3, [r4, #12]
 800bf56:	d106      	bne.n	800bf66 <__sflush_r+0x62>
 800bf58:	6829      	ldr	r1, [r5, #0]
 800bf5a:	291d      	cmp	r1, #29
 800bf5c:	d82b      	bhi.n	800bfb6 <__sflush_r+0xb2>
 800bf5e:	4a2a      	ldr	r2, [pc, #168]	@ (800c008 <__sflush_r+0x104>)
 800bf60:	410a      	asrs	r2, r1
 800bf62:	07d6      	lsls	r6, r2, #31
 800bf64:	d427      	bmi.n	800bfb6 <__sflush_r+0xb2>
 800bf66:	2200      	movs	r2, #0
 800bf68:	6062      	str	r2, [r4, #4]
 800bf6a:	04d9      	lsls	r1, r3, #19
 800bf6c:	6922      	ldr	r2, [r4, #16]
 800bf6e:	6022      	str	r2, [r4, #0]
 800bf70:	d504      	bpl.n	800bf7c <__sflush_r+0x78>
 800bf72:	1c42      	adds	r2, r0, #1
 800bf74:	d101      	bne.n	800bf7a <__sflush_r+0x76>
 800bf76:	682b      	ldr	r3, [r5, #0]
 800bf78:	b903      	cbnz	r3, 800bf7c <__sflush_r+0x78>
 800bf7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf7e:	602f      	str	r7, [r5, #0]
 800bf80:	b1b9      	cbz	r1, 800bfb2 <__sflush_r+0xae>
 800bf82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf86:	4299      	cmp	r1, r3
 800bf88:	d002      	beq.n	800bf90 <__sflush_r+0x8c>
 800bf8a:	4628      	mov	r0, r5
 800bf8c:	f7ff fbf6 	bl	800b77c <_free_r>
 800bf90:	2300      	movs	r3, #0
 800bf92:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf94:	e00d      	b.n	800bfb2 <__sflush_r+0xae>
 800bf96:	2301      	movs	r3, #1
 800bf98:	4628      	mov	r0, r5
 800bf9a:	47b0      	blx	r6
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	1c50      	adds	r0, r2, #1
 800bfa0:	d1c9      	bne.n	800bf36 <__sflush_r+0x32>
 800bfa2:	682b      	ldr	r3, [r5, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d0c6      	beq.n	800bf36 <__sflush_r+0x32>
 800bfa8:	2b1d      	cmp	r3, #29
 800bfaa:	d001      	beq.n	800bfb0 <__sflush_r+0xac>
 800bfac:	2b16      	cmp	r3, #22
 800bfae:	d11e      	bne.n	800bfee <__sflush_r+0xea>
 800bfb0:	602f      	str	r7, [r5, #0]
 800bfb2:	2000      	movs	r0, #0
 800bfb4:	e022      	b.n	800bffc <__sflush_r+0xf8>
 800bfb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfba:	b21b      	sxth	r3, r3
 800bfbc:	e01b      	b.n	800bff6 <__sflush_r+0xf2>
 800bfbe:	690f      	ldr	r7, [r1, #16]
 800bfc0:	2f00      	cmp	r7, #0
 800bfc2:	d0f6      	beq.n	800bfb2 <__sflush_r+0xae>
 800bfc4:	0793      	lsls	r3, r2, #30
 800bfc6:	680e      	ldr	r6, [r1, #0]
 800bfc8:	bf08      	it	eq
 800bfca:	694b      	ldreq	r3, [r1, #20]
 800bfcc:	600f      	str	r7, [r1, #0]
 800bfce:	bf18      	it	ne
 800bfd0:	2300      	movne	r3, #0
 800bfd2:	eba6 0807 	sub.w	r8, r6, r7
 800bfd6:	608b      	str	r3, [r1, #8]
 800bfd8:	f1b8 0f00 	cmp.w	r8, #0
 800bfdc:	dde9      	ble.n	800bfb2 <__sflush_r+0xae>
 800bfde:	6a21      	ldr	r1, [r4, #32]
 800bfe0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bfe2:	4643      	mov	r3, r8
 800bfe4:	463a      	mov	r2, r7
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	47b0      	blx	r6
 800bfea:	2800      	cmp	r0, #0
 800bfec:	dc08      	bgt.n	800c000 <__sflush_r+0xfc>
 800bfee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bff6:	81a3      	strh	r3, [r4, #12]
 800bff8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c000:	4407      	add	r7, r0
 800c002:	eba8 0800 	sub.w	r8, r8, r0
 800c006:	e7e7      	b.n	800bfd8 <__sflush_r+0xd4>
 800c008:	dfbffffe 	.word	0xdfbffffe

0800c00c <_fflush_r>:
 800c00c:	b538      	push	{r3, r4, r5, lr}
 800c00e:	690b      	ldr	r3, [r1, #16]
 800c010:	4605      	mov	r5, r0
 800c012:	460c      	mov	r4, r1
 800c014:	b913      	cbnz	r3, 800c01c <_fflush_r+0x10>
 800c016:	2500      	movs	r5, #0
 800c018:	4628      	mov	r0, r5
 800c01a:	bd38      	pop	{r3, r4, r5, pc}
 800c01c:	b118      	cbz	r0, 800c026 <_fflush_r+0x1a>
 800c01e:	6a03      	ldr	r3, [r0, #32]
 800c020:	b90b      	cbnz	r3, 800c026 <_fflush_r+0x1a>
 800c022:	f7ff f97b 	bl	800b31c <__sinit>
 800c026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d0f3      	beq.n	800c016 <_fflush_r+0xa>
 800c02e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c030:	07d0      	lsls	r0, r2, #31
 800c032:	d404      	bmi.n	800c03e <_fflush_r+0x32>
 800c034:	0599      	lsls	r1, r3, #22
 800c036:	d402      	bmi.n	800c03e <_fflush_r+0x32>
 800c038:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c03a:	f7ff fb7e 	bl	800b73a <__retarget_lock_acquire_recursive>
 800c03e:	4628      	mov	r0, r5
 800c040:	4621      	mov	r1, r4
 800c042:	f7ff ff5f 	bl	800bf04 <__sflush_r>
 800c046:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c048:	07da      	lsls	r2, r3, #31
 800c04a:	4605      	mov	r5, r0
 800c04c:	d4e4      	bmi.n	800c018 <_fflush_r+0xc>
 800c04e:	89a3      	ldrh	r3, [r4, #12]
 800c050:	059b      	lsls	r3, r3, #22
 800c052:	d4e1      	bmi.n	800c018 <_fflush_r+0xc>
 800c054:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c056:	f7ff fb71 	bl	800b73c <__retarget_lock_release_recursive>
 800c05a:	e7dd      	b.n	800c018 <_fflush_r+0xc>

0800c05c <__malloc_lock>:
 800c05c:	4801      	ldr	r0, [pc, #4]	@ (800c064 <__malloc_lock+0x8>)
 800c05e:	f7ff bb6c 	b.w	800b73a <__retarget_lock_acquire_recursive>
 800c062:	bf00      	nop
 800c064:	2000594c 	.word	0x2000594c

0800c068 <__malloc_unlock>:
 800c068:	4801      	ldr	r0, [pc, #4]	@ (800c070 <__malloc_unlock+0x8>)
 800c06a:	f7ff bb67 	b.w	800b73c <__retarget_lock_release_recursive>
 800c06e:	bf00      	nop
 800c070:	2000594c 	.word	0x2000594c

0800c074 <__sread>:
 800c074:	b510      	push	{r4, lr}
 800c076:	460c      	mov	r4, r1
 800c078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c07c:	f000 f98a 	bl	800c394 <_read_r>
 800c080:	2800      	cmp	r0, #0
 800c082:	bfab      	itete	ge
 800c084:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c086:	89a3      	ldrhlt	r3, [r4, #12]
 800c088:	181b      	addge	r3, r3, r0
 800c08a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c08e:	bfac      	ite	ge
 800c090:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c092:	81a3      	strhlt	r3, [r4, #12]
 800c094:	bd10      	pop	{r4, pc}

0800c096 <__swrite>:
 800c096:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c09a:	461f      	mov	r7, r3
 800c09c:	898b      	ldrh	r3, [r1, #12]
 800c09e:	05db      	lsls	r3, r3, #23
 800c0a0:	4605      	mov	r5, r0
 800c0a2:	460c      	mov	r4, r1
 800c0a4:	4616      	mov	r6, r2
 800c0a6:	d505      	bpl.n	800c0b4 <__swrite+0x1e>
 800c0a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0ac:	2302      	movs	r3, #2
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f000 f95e 	bl	800c370 <_lseek_r>
 800c0b4:	89a3      	ldrh	r3, [r4, #12]
 800c0b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c0be:	81a3      	strh	r3, [r4, #12]
 800c0c0:	4632      	mov	r2, r6
 800c0c2:	463b      	mov	r3, r7
 800c0c4:	4628      	mov	r0, r5
 800c0c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ca:	f000 b985 	b.w	800c3d8 <_write_r>

0800c0ce <__sseek>:
 800c0ce:	b510      	push	{r4, lr}
 800c0d0:	460c      	mov	r4, r1
 800c0d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0d6:	f000 f94b 	bl	800c370 <_lseek_r>
 800c0da:	1c43      	adds	r3, r0, #1
 800c0dc:	89a3      	ldrh	r3, [r4, #12]
 800c0de:	bf15      	itete	ne
 800c0e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c0e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c0e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c0ea:	81a3      	strheq	r3, [r4, #12]
 800c0ec:	bf18      	it	ne
 800c0ee:	81a3      	strhne	r3, [r4, #12]
 800c0f0:	bd10      	pop	{r4, pc}

0800c0f2 <__sclose>:
 800c0f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0f6:	f000 b909 	b.w	800c30c <_close_r>
	...

0800c0fc <fiprintf>:
 800c0fc:	b40e      	push	{r1, r2, r3}
 800c0fe:	b503      	push	{r0, r1, lr}
 800c100:	4601      	mov	r1, r0
 800c102:	ab03      	add	r3, sp, #12
 800c104:	4805      	ldr	r0, [pc, #20]	@ (800c11c <fiprintf+0x20>)
 800c106:	f853 2b04 	ldr.w	r2, [r3], #4
 800c10a:	6800      	ldr	r0, [r0, #0]
 800c10c:	9301      	str	r3, [sp, #4]
 800c10e:	f7ff fba9 	bl	800b864 <_vfiprintf_r>
 800c112:	b002      	add	sp, #8
 800c114:	f85d eb04 	ldr.w	lr, [sp], #4
 800c118:	b003      	add	sp, #12
 800c11a:	4770      	bx	lr
 800c11c:	200000fc 	.word	0x200000fc

0800c120 <__swbuf_r>:
 800c120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c122:	460e      	mov	r6, r1
 800c124:	4614      	mov	r4, r2
 800c126:	4605      	mov	r5, r0
 800c128:	b118      	cbz	r0, 800c132 <__swbuf_r+0x12>
 800c12a:	6a03      	ldr	r3, [r0, #32]
 800c12c:	b90b      	cbnz	r3, 800c132 <__swbuf_r+0x12>
 800c12e:	f7ff f8f5 	bl	800b31c <__sinit>
 800c132:	69a3      	ldr	r3, [r4, #24]
 800c134:	60a3      	str	r3, [r4, #8]
 800c136:	89a3      	ldrh	r3, [r4, #12]
 800c138:	071a      	lsls	r2, r3, #28
 800c13a:	d501      	bpl.n	800c140 <__swbuf_r+0x20>
 800c13c:	6923      	ldr	r3, [r4, #16]
 800c13e:	b943      	cbnz	r3, 800c152 <__swbuf_r+0x32>
 800c140:	4621      	mov	r1, r4
 800c142:	4628      	mov	r0, r5
 800c144:	f000 f82a 	bl	800c19c <__swsetup_r>
 800c148:	b118      	cbz	r0, 800c152 <__swbuf_r+0x32>
 800c14a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c14e:	4638      	mov	r0, r7
 800c150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c152:	6823      	ldr	r3, [r4, #0]
 800c154:	6922      	ldr	r2, [r4, #16]
 800c156:	1a98      	subs	r0, r3, r2
 800c158:	6963      	ldr	r3, [r4, #20]
 800c15a:	b2f6      	uxtb	r6, r6
 800c15c:	4283      	cmp	r3, r0
 800c15e:	4637      	mov	r7, r6
 800c160:	dc05      	bgt.n	800c16e <__swbuf_r+0x4e>
 800c162:	4621      	mov	r1, r4
 800c164:	4628      	mov	r0, r5
 800c166:	f7ff ff51 	bl	800c00c <_fflush_r>
 800c16a:	2800      	cmp	r0, #0
 800c16c:	d1ed      	bne.n	800c14a <__swbuf_r+0x2a>
 800c16e:	68a3      	ldr	r3, [r4, #8]
 800c170:	3b01      	subs	r3, #1
 800c172:	60a3      	str	r3, [r4, #8]
 800c174:	6823      	ldr	r3, [r4, #0]
 800c176:	1c5a      	adds	r2, r3, #1
 800c178:	6022      	str	r2, [r4, #0]
 800c17a:	701e      	strb	r6, [r3, #0]
 800c17c:	6962      	ldr	r2, [r4, #20]
 800c17e:	1c43      	adds	r3, r0, #1
 800c180:	429a      	cmp	r2, r3
 800c182:	d004      	beq.n	800c18e <__swbuf_r+0x6e>
 800c184:	89a3      	ldrh	r3, [r4, #12]
 800c186:	07db      	lsls	r3, r3, #31
 800c188:	d5e1      	bpl.n	800c14e <__swbuf_r+0x2e>
 800c18a:	2e0a      	cmp	r6, #10
 800c18c:	d1df      	bne.n	800c14e <__swbuf_r+0x2e>
 800c18e:	4621      	mov	r1, r4
 800c190:	4628      	mov	r0, r5
 800c192:	f7ff ff3b 	bl	800c00c <_fflush_r>
 800c196:	2800      	cmp	r0, #0
 800c198:	d0d9      	beq.n	800c14e <__swbuf_r+0x2e>
 800c19a:	e7d6      	b.n	800c14a <__swbuf_r+0x2a>

0800c19c <__swsetup_r>:
 800c19c:	b538      	push	{r3, r4, r5, lr}
 800c19e:	4b29      	ldr	r3, [pc, #164]	@ (800c244 <__swsetup_r+0xa8>)
 800c1a0:	4605      	mov	r5, r0
 800c1a2:	6818      	ldr	r0, [r3, #0]
 800c1a4:	460c      	mov	r4, r1
 800c1a6:	b118      	cbz	r0, 800c1b0 <__swsetup_r+0x14>
 800c1a8:	6a03      	ldr	r3, [r0, #32]
 800c1aa:	b90b      	cbnz	r3, 800c1b0 <__swsetup_r+0x14>
 800c1ac:	f7ff f8b6 	bl	800b31c <__sinit>
 800c1b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1b4:	0719      	lsls	r1, r3, #28
 800c1b6:	d422      	bmi.n	800c1fe <__swsetup_r+0x62>
 800c1b8:	06da      	lsls	r2, r3, #27
 800c1ba:	d407      	bmi.n	800c1cc <__swsetup_r+0x30>
 800c1bc:	2209      	movs	r2, #9
 800c1be:	602a      	str	r2, [r5, #0]
 800c1c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1c4:	81a3      	strh	r3, [r4, #12]
 800c1c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1ca:	e033      	b.n	800c234 <__swsetup_r+0x98>
 800c1cc:	0758      	lsls	r0, r3, #29
 800c1ce:	d512      	bpl.n	800c1f6 <__swsetup_r+0x5a>
 800c1d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1d2:	b141      	cbz	r1, 800c1e6 <__swsetup_r+0x4a>
 800c1d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1d8:	4299      	cmp	r1, r3
 800c1da:	d002      	beq.n	800c1e2 <__swsetup_r+0x46>
 800c1dc:	4628      	mov	r0, r5
 800c1de:	f7ff facd 	bl	800b77c <_free_r>
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1e6:	89a3      	ldrh	r3, [r4, #12]
 800c1e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1ec:	81a3      	strh	r3, [r4, #12]
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	6063      	str	r3, [r4, #4]
 800c1f2:	6923      	ldr	r3, [r4, #16]
 800c1f4:	6023      	str	r3, [r4, #0]
 800c1f6:	89a3      	ldrh	r3, [r4, #12]
 800c1f8:	f043 0308 	orr.w	r3, r3, #8
 800c1fc:	81a3      	strh	r3, [r4, #12]
 800c1fe:	6923      	ldr	r3, [r4, #16]
 800c200:	b94b      	cbnz	r3, 800c216 <__swsetup_r+0x7a>
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c20c:	d003      	beq.n	800c216 <__swsetup_r+0x7a>
 800c20e:	4621      	mov	r1, r4
 800c210:	4628      	mov	r0, r5
 800c212:	f000 f83f 	bl	800c294 <__smakebuf_r>
 800c216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c21a:	f013 0201 	ands.w	r2, r3, #1
 800c21e:	d00a      	beq.n	800c236 <__swsetup_r+0x9a>
 800c220:	2200      	movs	r2, #0
 800c222:	60a2      	str	r2, [r4, #8]
 800c224:	6962      	ldr	r2, [r4, #20]
 800c226:	4252      	negs	r2, r2
 800c228:	61a2      	str	r2, [r4, #24]
 800c22a:	6922      	ldr	r2, [r4, #16]
 800c22c:	b942      	cbnz	r2, 800c240 <__swsetup_r+0xa4>
 800c22e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c232:	d1c5      	bne.n	800c1c0 <__swsetup_r+0x24>
 800c234:	bd38      	pop	{r3, r4, r5, pc}
 800c236:	0799      	lsls	r1, r3, #30
 800c238:	bf58      	it	pl
 800c23a:	6962      	ldrpl	r2, [r4, #20]
 800c23c:	60a2      	str	r2, [r4, #8]
 800c23e:	e7f4      	b.n	800c22a <__swsetup_r+0x8e>
 800c240:	2000      	movs	r0, #0
 800c242:	e7f7      	b.n	800c234 <__swsetup_r+0x98>
 800c244:	200000fc 	.word	0x200000fc

0800c248 <__swhatbuf_r>:
 800c248:	b570      	push	{r4, r5, r6, lr}
 800c24a:	460c      	mov	r4, r1
 800c24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c250:	2900      	cmp	r1, #0
 800c252:	b096      	sub	sp, #88	@ 0x58
 800c254:	4615      	mov	r5, r2
 800c256:	461e      	mov	r6, r3
 800c258:	da0d      	bge.n	800c276 <__swhatbuf_r+0x2e>
 800c25a:	89a3      	ldrh	r3, [r4, #12]
 800c25c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c260:	f04f 0100 	mov.w	r1, #0
 800c264:	bf14      	ite	ne
 800c266:	2340      	movne	r3, #64	@ 0x40
 800c268:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c26c:	2000      	movs	r0, #0
 800c26e:	6031      	str	r1, [r6, #0]
 800c270:	602b      	str	r3, [r5, #0]
 800c272:	b016      	add	sp, #88	@ 0x58
 800c274:	bd70      	pop	{r4, r5, r6, pc}
 800c276:	466a      	mov	r2, sp
 800c278:	f000 f858 	bl	800c32c <_fstat_r>
 800c27c:	2800      	cmp	r0, #0
 800c27e:	dbec      	blt.n	800c25a <__swhatbuf_r+0x12>
 800c280:	9901      	ldr	r1, [sp, #4]
 800c282:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c286:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c28a:	4259      	negs	r1, r3
 800c28c:	4159      	adcs	r1, r3
 800c28e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c292:	e7eb      	b.n	800c26c <__swhatbuf_r+0x24>

0800c294 <__smakebuf_r>:
 800c294:	898b      	ldrh	r3, [r1, #12]
 800c296:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c298:	079d      	lsls	r5, r3, #30
 800c29a:	4606      	mov	r6, r0
 800c29c:	460c      	mov	r4, r1
 800c29e:	d507      	bpl.n	800c2b0 <__smakebuf_r+0x1c>
 800c2a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	6123      	str	r3, [r4, #16]
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	6163      	str	r3, [r4, #20]
 800c2ac:	b003      	add	sp, #12
 800c2ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2b0:	ab01      	add	r3, sp, #4
 800c2b2:	466a      	mov	r2, sp
 800c2b4:	f7ff ffc8 	bl	800c248 <__swhatbuf_r>
 800c2b8:	9f00      	ldr	r7, [sp, #0]
 800c2ba:	4605      	mov	r5, r0
 800c2bc:	4639      	mov	r1, r7
 800c2be:	4630      	mov	r0, r6
 800c2c0:	f7ff fc12 	bl	800bae8 <_malloc_r>
 800c2c4:	b948      	cbnz	r0, 800c2da <__smakebuf_r+0x46>
 800c2c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2ca:	059a      	lsls	r2, r3, #22
 800c2cc:	d4ee      	bmi.n	800c2ac <__smakebuf_r+0x18>
 800c2ce:	f023 0303 	bic.w	r3, r3, #3
 800c2d2:	f043 0302 	orr.w	r3, r3, #2
 800c2d6:	81a3      	strh	r3, [r4, #12]
 800c2d8:	e7e2      	b.n	800c2a0 <__smakebuf_r+0xc>
 800c2da:	89a3      	ldrh	r3, [r4, #12]
 800c2dc:	6020      	str	r0, [r4, #0]
 800c2de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2e2:	81a3      	strh	r3, [r4, #12]
 800c2e4:	9b01      	ldr	r3, [sp, #4]
 800c2e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c2ea:	b15b      	cbz	r3, 800c304 <__smakebuf_r+0x70>
 800c2ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2f0:	4630      	mov	r0, r6
 800c2f2:	f000 f82d 	bl	800c350 <_isatty_r>
 800c2f6:	b128      	cbz	r0, 800c304 <__smakebuf_r+0x70>
 800c2f8:	89a3      	ldrh	r3, [r4, #12]
 800c2fa:	f023 0303 	bic.w	r3, r3, #3
 800c2fe:	f043 0301 	orr.w	r3, r3, #1
 800c302:	81a3      	strh	r3, [r4, #12]
 800c304:	89a3      	ldrh	r3, [r4, #12]
 800c306:	431d      	orrs	r5, r3
 800c308:	81a5      	strh	r5, [r4, #12]
 800c30a:	e7cf      	b.n	800c2ac <__smakebuf_r+0x18>

0800c30c <_close_r>:
 800c30c:	b538      	push	{r3, r4, r5, lr}
 800c30e:	4d06      	ldr	r5, [pc, #24]	@ (800c328 <_close_r+0x1c>)
 800c310:	2300      	movs	r3, #0
 800c312:	4604      	mov	r4, r0
 800c314:	4608      	mov	r0, r1
 800c316:	602b      	str	r3, [r5, #0]
 800c318:	f7f5 fba0 	bl	8001a5c <_close>
 800c31c:	1c43      	adds	r3, r0, #1
 800c31e:	d102      	bne.n	800c326 <_close_r+0x1a>
 800c320:	682b      	ldr	r3, [r5, #0]
 800c322:	b103      	cbz	r3, 800c326 <_close_r+0x1a>
 800c324:	6023      	str	r3, [r4, #0]
 800c326:	bd38      	pop	{r3, r4, r5, pc}
 800c328:	20005948 	.word	0x20005948

0800c32c <_fstat_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	4d07      	ldr	r5, [pc, #28]	@ (800c34c <_fstat_r+0x20>)
 800c330:	2300      	movs	r3, #0
 800c332:	4604      	mov	r4, r0
 800c334:	4608      	mov	r0, r1
 800c336:	4611      	mov	r1, r2
 800c338:	602b      	str	r3, [r5, #0]
 800c33a:	f7f5 fb9b 	bl	8001a74 <_fstat>
 800c33e:	1c43      	adds	r3, r0, #1
 800c340:	d102      	bne.n	800c348 <_fstat_r+0x1c>
 800c342:	682b      	ldr	r3, [r5, #0]
 800c344:	b103      	cbz	r3, 800c348 <_fstat_r+0x1c>
 800c346:	6023      	str	r3, [r4, #0]
 800c348:	bd38      	pop	{r3, r4, r5, pc}
 800c34a:	bf00      	nop
 800c34c:	20005948 	.word	0x20005948

0800c350 <_isatty_r>:
 800c350:	b538      	push	{r3, r4, r5, lr}
 800c352:	4d06      	ldr	r5, [pc, #24]	@ (800c36c <_isatty_r+0x1c>)
 800c354:	2300      	movs	r3, #0
 800c356:	4604      	mov	r4, r0
 800c358:	4608      	mov	r0, r1
 800c35a:	602b      	str	r3, [r5, #0]
 800c35c:	f7f5 fb9a 	bl	8001a94 <_isatty>
 800c360:	1c43      	adds	r3, r0, #1
 800c362:	d102      	bne.n	800c36a <_isatty_r+0x1a>
 800c364:	682b      	ldr	r3, [r5, #0]
 800c366:	b103      	cbz	r3, 800c36a <_isatty_r+0x1a>
 800c368:	6023      	str	r3, [r4, #0]
 800c36a:	bd38      	pop	{r3, r4, r5, pc}
 800c36c:	20005948 	.word	0x20005948

0800c370 <_lseek_r>:
 800c370:	b538      	push	{r3, r4, r5, lr}
 800c372:	4d07      	ldr	r5, [pc, #28]	@ (800c390 <_lseek_r+0x20>)
 800c374:	4604      	mov	r4, r0
 800c376:	4608      	mov	r0, r1
 800c378:	4611      	mov	r1, r2
 800c37a:	2200      	movs	r2, #0
 800c37c:	602a      	str	r2, [r5, #0]
 800c37e:	461a      	mov	r2, r3
 800c380:	f7f5 fb93 	bl	8001aaa <_lseek>
 800c384:	1c43      	adds	r3, r0, #1
 800c386:	d102      	bne.n	800c38e <_lseek_r+0x1e>
 800c388:	682b      	ldr	r3, [r5, #0]
 800c38a:	b103      	cbz	r3, 800c38e <_lseek_r+0x1e>
 800c38c:	6023      	str	r3, [r4, #0]
 800c38e:	bd38      	pop	{r3, r4, r5, pc}
 800c390:	20005948 	.word	0x20005948

0800c394 <_read_r>:
 800c394:	b538      	push	{r3, r4, r5, lr}
 800c396:	4d07      	ldr	r5, [pc, #28]	@ (800c3b4 <_read_r+0x20>)
 800c398:	4604      	mov	r4, r0
 800c39a:	4608      	mov	r0, r1
 800c39c:	4611      	mov	r1, r2
 800c39e:	2200      	movs	r2, #0
 800c3a0:	602a      	str	r2, [r5, #0]
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	f7f5 fb21 	bl	80019ea <_read>
 800c3a8:	1c43      	adds	r3, r0, #1
 800c3aa:	d102      	bne.n	800c3b2 <_read_r+0x1e>
 800c3ac:	682b      	ldr	r3, [r5, #0]
 800c3ae:	b103      	cbz	r3, 800c3b2 <_read_r+0x1e>
 800c3b0:	6023      	str	r3, [r4, #0]
 800c3b2:	bd38      	pop	{r3, r4, r5, pc}
 800c3b4:	20005948 	.word	0x20005948

0800c3b8 <_sbrk_r>:
 800c3b8:	b538      	push	{r3, r4, r5, lr}
 800c3ba:	4d06      	ldr	r5, [pc, #24]	@ (800c3d4 <_sbrk_r+0x1c>)
 800c3bc:	2300      	movs	r3, #0
 800c3be:	4604      	mov	r4, r0
 800c3c0:	4608      	mov	r0, r1
 800c3c2:	602b      	str	r3, [r5, #0]
 800c3c4:	f7f5 fb7e 	bl	8001ac4 <_sbrk>
 800c3c8:	1c43      	adds	r3, r0, #1
 800c3ca:	d102      	bne.n	800c3d2 <_sbrk_r+0x1a>
 800c3cc:	682b      	ldr	r3, [r5, #0]
 800c3ce:	b103      	cbz	r3, 800c3d2 <_sbrk_r+0x1a>
 800c3d0:	6023      	str	r3, [r4, #0]
 800c3d2:	bd38      	pop	{r3, r4, r5, pc}
 800c3d4:	20005948 	.word	0x20005948

0800c3d8 <_write_r>:
 800c3d8:	b538      	push	{r3, r4, r5, lr}
 800c3da:	4d07      	ldr	r5, [pc, #28]	@ (800c3f8 <_write_r+0x20>)
 800c3dc:	4604      	mov	r4, r0
 800c3de:	4608      	mov	r0, r1
 800c3e0:	4611      	mov	r1, r2
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	602a      	str	r2, [r5, #0]
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	f7f5 fb1c 	bl	8001a24 <_write>
 800c3ec:	1c43      	adds	r3, r0, #1
 800c3ee:	d102      	bne.n	800c3f6 <_write_r+0x1e>
 800c3f0:	682b      	ldr	r3, [r5, #0]
 800c3f2:	b103      	cbz	r3, 800c3f6 <_write_r+0x1e>
 800c3f4:	6023      	str	r3, [r4, #0]
 800c3f6:	bd38      	pop	{r3, r4, r5, pc}
 800c3f8:	20005948 	.word	0x20005948

0800c3fc <abort>:
 800c3fc:	b508      	push	{r3, lr}
 800c3fe:	2006      	movs	r0, #6
 800c400:	f000 f82c 	bl	800c45c <raise>
 800c404:	2001      	movs	r0, #1
 800c406:	f7f5 fae5 	bl	80019d4 <_exit>

0800c40a <_raise_r>:
 800c40a:	291f      	cmp	r1, #31
 800c40c:	b538      	push	{r3, r4, r5, lr}
 800c40e:	4605      	mov	r5, r0
 800c410:	460c      	mov	r4, r1
 800c412:	d904      	bls.n	800c41e <_raise_r+0x14>
 800c414:	2316      	movs	r3, #22
 800c416:	6003      	str	r3, [r0, #0]
 800c418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c41c:	bd38      	pop	{r3, r4, r5, pc}
 800c41e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c420:	b112      	cbz	r2, 800c428 <_raise_r+0x1e>
 800c422:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c426:	b94b      	cbnz	r3, 800c43c <_raise_r+0x32>
 800c428:	4628      	mov	r0, r5
 800c42a:	f000 f831 	bl	800c490 <_getpid_r>
 800c42e:	4622      	mov	r2, r4
 800c430:	4601      	mov	r1, r0
 800c432:	4628      	mov	r0, r5
 800c434:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c438:	f000 b818 	b.w	800c46c <_kill_r>
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d00a      	beq.n	800c456 <_raise_r+0x4c>
 800c440:	1c59      	adds	r1, r3, #1
 800c442:	d103      	bne.n	800c44c <_raise_r+0x42>
 800c444:	2316      	movs	r3, #22
 800c446:	6003      	str	r3, [r0, #0]
 800c448:	2001      	movs	r0, #1
 800c44a:	e7e7      	b.n	800c41c <_raise_r+0x12>
 800c44c:	2100      	movs	r1, #0
 800c44e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c452:	4620      	mov	r0, r4
 800c454:	4798      	blx	r3
 800c456:	2000      	movs	r0, #0
 800c458:	e7e0      	b.n	800c41c <_raise_r+0x12>
	...

0800c45c <raise>:
 800c45c:	4b02      	ldr	r3, [pc, #8]	@ (800c468 <raise+0xc>)
 800c45e:	4601      	mov	r1, r0
 800c460:	6818      	ldr	r0, [r3, #0]
 800c462:	f7ff bfd2 	b.w	800c40a <_raise_r>
 800c466:	bf00      	nop
 800c468:	200000fc 	.word	0x200000fc

0800c46c <_kill_r>:
 800c46c:	b538      	push	{r3, r4, r5, lr}
 800c46e:	4d07      	ldr	r5, [pc, #28]	@ (800c48c <_kill_r+0x20>)
 800c470:	2300      	movs	r3, #0
 800c472:	4604      	mov	r4, r0
 800c474:	4608      	mov	r0, r1
 800c476:	4611      	mov	r1, r2
 800c478:	602b      	str	r3, [r5, #0]
 800c47a:	f7f5 fa9b 	bl	80019b4 <_kill>
 800c47e:	1c43      	adds	r3, r0, #1
 800c480:	d102      	bne.n	800c488 <_kill_r+0x1c>
 800c482:	682b      	ldr	r3, [r5, #0]
 800c484:	b103      	cbz	r3, 800c488 <_kill_r+0x1c>
 800c486:	6023      	str	r3, [r4, #0]
 800c488:	bd38      	pop	{r3, r4, r5, pc}
 800c48a:	bf00      	nop
 800c48c:	20005948 	.word	0x20005948

0800c490 <_getpid_r>:
 800c490:	f7f5 ba88 	b.w	80019a4 <_getpid>

0800c494 <_init>:
 800c494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c496:	bf00      	nop
 800c498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c49a:	bc08      	pop	{r3}
 800c49c:	469e      	mov	lr, r3
 800c49e:	4770      	bx	lr

0800c4a0 <_fini>:
 800c4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4a2:	bf00      	nop
 800c4a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4a6:	bc08      	pop	{r3}
 800c4a8:	469e      	mov	lr, r3
 800c4aa:	4770      	bx	lr
