Running: xsim.dir/uart_loopback_tb_behav/xsimk -simmode gui -wdb uart_loopback_tb_behav.wdb -simrunnum 0 -socket 40401
Design successfully loaded
Design Loading Memory Usage: 35156 KB (Peak: 35280 KB)
Design Loading CPU Usage: 60 ms
Simulation completed
Simulation Memory Usage: 116468 KB (Peak: 174424 KB)
Simulation CPU Usage: 160 ms
