<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>mul_v2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>77</Best-caseLatency>
            <Average-caseLatency>77</Average-caseLatency>
            <Worst-caseLatency>77</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
            <Interval-min>78</Interval-min>
            <Interval-max>78</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <mul_v2_label0_mul_v2_label1_mul_v2_label2>
                <TripCount>60</TripCount>
                <Latency>75</Latency>
                <AbsoluteTimeLatency>750</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>17</PipelineDepth>
            </mul_v2_label0_mul_v2_label1_mul_v2_label2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>68</BRAM_18K>
            <DSP>14</DSP>
            <FF>3257</FF>
            <LUT>3845</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mul_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mul_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mul_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>mul_v2</ModuleName>
            <BindInstances>mul_6s_6s_6_1_1_U1 mul_8s_8s_8_1_1_U2 mul_6s_6s_6_1_1_U3 mul_3ns_8s_8_1_1_U6 mul_8s_8s_8_1_1_U7 add_ln87_1_fu_762_p2 add_ln87_2_fu_870_p2 mac_muladd_3ns_8s_8ns_8_4_1_U21 ama_addmuladd_3ns_8ns_8s_8ns_8_4_1_U22 ama_addmuladd_3ns_8ns_8s_8ns_8_4_1_U22 ty_3_fu_923_p2 mul_3ns_8s_8_1_1_U8 mul_8s_8s_8_1_1_U9 mul_8s_8s_8_1_1_U10 mac_muladd_3ns_8s_8ns_8_4_1_U21 add_ln91_1_fu_984_p2 mul_6s_6s_6_1_1_U11 mac_muladd_3ns_3ns_6ns_6_4_1_U23 add_ln92_fu_1312_p2 add_ln92_1_fu_1322_p2 mul_3ns_3ns_6_1_1_U12 add_ln93_fu_1332_p2 add_ln93_1_fu_1342_p2 mul_3ns_3ns_6_1_1_U13 add_ln94_fu_1019_p2 add_ln94_1_fu_1030_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U24 add_ln95_fu_1352_p2 add_ln95_1_fu_1362_p2 mul_3ns_3ns_6_1_1_U14 add_ln96_fu_1041_p2 add_ln96_1_fu_1052_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U25 add_ln97_fu_1372_p2 add_ln97_1_fu_1382_p2 mul_3ns_3ns_6_1_1_U15 add_ln98_fu_1063_p2 add_ln98_1_fu_1074_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U26 add_ln99_fu_1085_p2 add_ln99_1_fu_1096_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U27 ama_addmuladd_3ns_8ns_8s_8ns_8_4_1_U22 add_ln100_1_fu_1107_p2 add_ln100_2_fu_1111_p2 add_ln102_fu_1400_p2 add_ln102_1_fu_1410_p2 mul_3ns_3ns_6_1_1_U16 add_ln103_fu_1116_p2 add_ln103_1_fu_1127_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U28 add_ln104_fu_1420_p2 add_ln104_1_fu_1430_p2 mul_3ns_3ns_6_1_1_U19 add_ln105_fu_1256_p2 add_ln105_1_fu_1266_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U30 add_ln106_fu_1276_p2 add_ln106_1_fu_1286_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U31 add_ln107_fu_1472_p2 add_ln107_1_fu_1482_p2 mul_3ns_3ns_6_1_1_U17 add_ln108_fu_1138_p2 add_ln108_1_fu_1149_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U29 mul_3ns_3ns_5_1_1_U18 mac_muladd_3ns_3ns_6ns_6_4_1_U23 mac_muladd_3ns_3ns_6ns_6_4_1_U24 add_ln107_5_fu_1686_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U25 mac_muladd_3ns_3ns_6ns_6_4_1_U26 add_ln107_8_fu_1702_p2 add_ln107_9_fu_1712_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U27 mac_muladd_3ns_3ns_6ns_6_4_1_U28 add_ln107_12_fu_1724_p2 mac_muladd_3ns_3ns_6ns_6_4_1_U30 mac_muladd_3ns_3ns_6ns_6_4_1_U29 mac_muladd_3ns_3ns_6ns_6_4_1_U31 add_ln107_16_fu_1808_p2 add_ln107_17_fu_1818_p2 add_ln107_2_fu_1828_p2 tmp1_fu_1748_p0 mul_32s_32s_32_1_1_U20 add_ln91_2_fu_1753_p2 add_ln91_3_fu_1771_p2 add_ln89_fu_832_p2 add_ln88_1_fu_838_p2 mul_v2_I_U mul_v2_filter_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mul_v2</Name>
            <Loops>
                <mul_v2_label0_mul_v2_label1_mul_v2_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77</Best-caseLatency>
                    <Average-caseLatency>77</Average-caseLatency>
                    <Worst-caseLatency>77</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>78</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mul_v2_label0_mul_v2_label1_mul_v2_label2>
                        <Name>mul_v2_label0_mul_v2_label1_mul_v2_label2</Name>
                        <TripCount>60</TripCount>
                        <Latency>75</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </mul_v2_label0_mul_v2_label1_mul_v2_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>68</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3257</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3845</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U1" SOURCE="mul_v2/mul_v2.cl:87" URAM="0" VARIABLE="mul_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U2" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="mul_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U3" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="mul_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8s_8_1_1_U6" SOURCE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U7" SOURCE="" URAM="0" VARIABLE="mul10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_762_p2" SOURCE="mul_v2/mul_v2.cl:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_870_p2" SOURCE="mul_v2/mul_v2.cl:87" URAM="0" VARIABLE="add_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8s_8ns_8_4_1_U21" SOURCE="mul_v2/mul_v2.cl:87" URAM="0" VARIABLE="mul_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_3ns_8ns_8s_8ns_8_4_1_U22" SOURCE="mul_v2/mul_v2.cl:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_3ns_8ns_8s_8ns_8_4_1_U22" SOURCE="mul_v2/mul_v2.cl:87" URAM="0" VARIABLE="mul_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="ty_3_fu_923_p2" SOURCE="mul_v2/mul_v2.cl:88" URAM="0" VARIABLE="ty_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8s_8_1_1_U8" SOURCE="mul_v2/mul_v2.cl:88" URAM="0" VARIABLE="tmp4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U9" SOURCE="mul_v2/mul_v2.cl:88" URAM="0" VARIABLE="mul10_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U10" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="mul_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8s_8ns_8_4_1_U21" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_984_p2" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6s_6s_6_1_1_U11" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="mul_ln91_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U23" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="mul_ln91_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_1312_p2" SOURCE="mul_v2/mul_v2.cl:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_1322_p2" SOURCE="mul_v2/mul_v2.cl:92" URAM="0" VARIABLE="add_ln92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U12" SOURCE="mul_v2/mul_v2.cl:92" URAM="0" VARIABLE="mul_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1332_p2" SOURCE="mul_v2/mul_v2.cl:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1342_p2" SOURCE="mul_v2/mul_v2.cl:93" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U13" SOURCE="mul_v2/mul_v2.cl:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_1019_p2" SOURCE="mul_v2/mul_v2.cl:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_1030_p2" SOURCE="mul_v2/mul_v2.cl:94" URAM="0" VARIABLE="add_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U24" SOURCE="mul_v2/mul_v2.cl:94" URAM="0" VARIABLE="mul_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1352_p2" SOURCE="mul_v2/mul_v2.cl:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_1362_p2" SOURCE="mul_v2/mul_v2.cl:95" URAM="0" VARIABLE="add_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U14" SOURCE="mul_v2/mul_v2.cl:95" URAM="0" VARIABLE="mul_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_1041_p2" SOURCE="mul_v2/mul_v2.cl:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_1052_p2" SOURCE="mul_v2/mul_v2.cl:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U25" SOURCE="mul_v2/mul_v2.cl:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_1372_p2" SOURCE="mul_v2/mul_v2.cl:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_1382_p2" SOURCE="mul_v2/mul_v2.cl:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U15" SOURCE="mul_v2/mul_v2.cl:97" URAM="0" VARIABLE="mul_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_1063_p2" SOURCE="mul_v2/mul_v2.cl:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_1074_p2" SOURCE="mul_v2/mul_v2.cl:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U26" SOURCE="mul_v2/mul_v2.cl:98" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1085_p2" SOURCE="mul_v2/mul_v2.cl:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_1096_p2" SOURCE="mul_v2/mul_v2.cl:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U27" SOURCE="mul_v2/mul_v2.cl:99" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_3ns_8ns_8s_8ns_8_4_1_U22" SOURCE="mul_v2/mul_v2.cl:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_1107_p2" SOURCE="mul_v2/mul_v2.cl:100" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_1111_p2" SOURCE="mul_v2/mul_v2.cl:100" URAM="0" VARIABLE="add_ln100_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_1400_p2" SOURCE="mul_v2/mul_v2.cl:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_1410_p2" SOURCE="mul_v2/mul_v2.cl:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U16" SOURCE="mul_v2/mul_v2.cl:102" URAM="0" VARIABLE="mul_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_1116_p2" SOURCE="mul_v2/mul_v2.cl:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_1127_p2" SOURCE="mul_v2/mul_v2.cl:103" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U28" SOURCE="mul_v2/mul_v2.cl:103" URAM="0" VARIABLE="mul_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_1420_p2" SOURCE="mul_v2/mul_v2.cl:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_1430_p2" SOURCE="mul_v2/mul_v2.cl:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U19" SOURCE="mul_v2/mul_v2.cl:104" URAM="0" VARIABLE="mul_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_1256_p2" SOURCE="mul_v2/mul_v2.cl:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_1266_p2" SOURCE="mul_v2/mul_v2.cl:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U30" SOURCE="mul_v2/mul_v2.cl:105" URAM="0" VARIABLE="mul_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_1276_p2" SOURCE="mul_v2/mul_v2.cl:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_1286_p2" SOURCE="mul_v2/mul_v2.cl:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U31" SOURCE="mul_v2/mul_v2.cl:106" URAM="0" VARIABLE="mul_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1472_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_1482_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U17" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1138_p2" SOURCE="mul_v2/mul_v2.cl:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_1149_p2" SOURCE="mul_v2/mul_v2.cl:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U29" SOURCE="mul_v2/mul_v2.cl:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_5_1_1_U18" SOURCE="mul_v2/mul_v2.cl:100" URAM="0" VARIABLE="factor1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U23" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U24" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_5_fu_1686_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U25" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U26" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_8_fu_1702_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_9_fu_1712_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U27" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U28" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_12_fu_1724_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U30" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U29" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_3ns_6ns_6_4_1_U31" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_16_fu_1808_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_17_fu_1818_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_1828_p2" SOURCE="mul_v2/mul_v2.cl:107" URAM="0" VARIABLE="add_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1748_p0" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U20" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_1753_p2" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="add_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_3_fu_1771_p2" SOURCE="mul_v2/mul_v2.cl:91" URAM="0" VARIABLE="add_ln91_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_832_p2" SOURCE="mul_v2/mul_v2.cl:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mul_v2_label0_mul_v2_label1_mul_v2_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_838_p2" SOURCE="mul_v2/mul_v2.cl:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="storage" BRAM="32" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mul_v2_I_U" SOURCE="" URAM="0" VARIABLE="mul_v2_I"/>
                <BindNode BINDTYPE="storage" BRAM="32" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mul_v2_filter_U" SOURCE="" URAM="0" VARIABLE="mul_v2_filter"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="sysgen" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Inp" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="Inp_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Inp_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wi" index="1" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="wi" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hi" index="2" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="hi" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ci" index="3" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ci" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wk" index="4" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="wk" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nk" index="5" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nk" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="O" index="6" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="O_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="O_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wo" index="7" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="wo" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ho" index="8" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ho" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="co" index="9" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="co" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s" index="10" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="s" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="Inp_1" access="W" description="Data signal of Inp" range="32">
                    <fields>
                        <field offset="0" width="32" name="Inp" access="W" description="Bit 31 to 0 of Inp"/>
                    </fields>
                </register>
                <register offset="0x14" name="Inp_2" access="W" description="Data signal of Inp" range="32">
                    <fields>
                        <field offset="0" width="32" name="Inp" access="W" description="Bit 63 to 32 of Inp"/>
                    </fields>
                </register>
                <register offset="0x1c" name="wi" access="W" description="Data signal of wi" range="32">
                    <fields>
                        <field offset="0" width="32" name="wi" access="W" description="Bit 31 to 0 of wi"/>
                    </fields>
                </register>
                <register offset="0x24" name="hi" access="W" description="Data signal of hi" range="32">
                    <fields>
                        <field offset="0" width="32" name="hi" access="W" description="Bit 31 to 0 of hi"/>
                    </fields>
                </register>
                <register offset="0x2c" name="ci" access="W" description="Data signal of ci" range="32">
                    <fields>
                        <field offset="0" width="32" name="ci" access="W" description="Bit 31 to 0 of ci"/>
                    </fields>
                </register>
                <register offset="0x34" name="wk" access="W" description="Data signal of wk" range="32">
                    <fields>
                        <field offset="0" width="32" name="wk" access="W" description="Bit 31 to 0 of wk"/>
                    </fields>
                </register>
                <register offset="0x3c" name="nk" access="W" description="Data signal of nk" range="32">
                    <fields>
                        <field offset="0" width="32" name="nk" access="W" description="Bit 31 to 0 of nk"/>
                    </fields>
                </register>
                <register offset="0x44" name="O_1" access="W" description="Data signal of O" range="32">
                    <fields>
                        <field offset="0" width="32" name="O" access="W" description="Bit 31 to 0 of O"/>
                    </fields>
                </register>
                <register offset="0x48" name="O_2" access="W" description="Data signal of O" range="32">
                    <fields>
                        <field offset="0" width="32" name="O" access="W" description="Bit 63 to 32 of O"/>
                    </fields>
                </register>
                <register offset="0x50" name="wo" access="W" description="Data signal of wo" range="32">
                    <fields>
                        <field offset="0" width="32" name="wo" access="W" description="Bit 31 to 0 of wo"/>
                    </fields>
                </register>
                <register offset="0x58" name="ho" access="W" description="Data signal of ho" range="32">
                    <fields>
                        <field offset="0" width="32" name="ho" access="W" description="Bit 31 to 0 of ho"/>
                    </fields>
                </register>
                <register offset="0x60" name="co" access="W" description="Data signal of co" range="32">
                    <fields>
                        <field offset="0" width="32" name="co" access="W" description="Bit 31 to 0 of co"/>
                    </fields>
                </register>
                <register offset="0x68" name="s" access="W" description="Data signal of s" range="32">
                    <fields>
                        <field offset="0" width="32" name="s" access="W" description="Bit 31 to 0 of s"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Inp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="wi"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="hi"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="ci"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="wk"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="nk"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="O"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="wo"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="ho"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="co"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" argName="Inp"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Inp"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" argName="O"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="O"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="4">Interface, Data Width (SW-&gt;HW), Address Width, Register</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Inp">out, int*</column>
                    <column name="wi">in, unsigned int const </column>
                    <column name="hi">in, unsigned int const </column>
                    <column name="ci">in, unsigned int const </column>
                    <column name="wk">in, unsigned int const </column>
                    <column name="nk">in, unsigned int const </column>
                    <column name="O">out, int*</column>
                    <column name="wo">in, unsigned int const </column>
                    <column name="ho">in, unsigned int const </column>
                    <column name="co">in, unsigned int const </column>
                    <column name="s">in, unsigned int const </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="Inp">m_axi_gmem, interface, , </column>
                    <column name="Inp">s_axi_control Inp_1, register, offset, offset=0x10 range=32</column>
                    <column name="Inp">s_axi_control Inp_2, register, offset, offset=0x14 range=32</column>
                    <column name="wi">s_axi_control wi, register, , offset=0x1c range=32</column>
                    <column name="hi">s_axi_control hi, register, , offset=0x24 range=32</column>
                    <column name="ci">s_axi_control ci, register, , offset=0x2c range=32</column>
                    <column name="wk">s_axi_control wk, register, , offset=0x34 range=32</column>
                    <column name="nk">s_axi_control nk, register, , offset=0x3c range=32</column>
                    <column name="O">m_axi_gmem, interface, , </column>
                    <column name="O">s_axi_control O_1, register, offset, offset=0x44 range=32</column>
                    <column name="O">s_axi_control O_2, register, offset, offset=0x48 range=32</column>
                    <column name="wo">s_axi_control wo, register, , offset=0x50 range=32</column>
                    <column name="ho">s_axi_control ho, register, , offset=0x58 range=32</column>
                    <column name="co">s_axi_control co, register, , offset=0x60 range=32</column>
                    <column name="s">s_axi_control s, register, , offset=0x68 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

