// Seed: 3938491840
module module_0 (
    input  wor   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_4 = 1'b0;
  if (!id_1) supply1 id_6;
  assign id_6 = 1;
  tri  id_7 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wor id_3
);
  assign id_0 = id_3;
  always id_0 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_2
  );
endmodule
