// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VMac64b(
  input         clock,
                io_fireIn,
                io_fireS1,
  input  [3:0]  io_sew_oneHot,
  input  [2:0]  io_uopIdx,
  input  [1:0]  io_vxrm,
  input  [63:0] io_vs1,
                io_vs2,
                io_oldVd,
  input         io_vs1_is_signed,
                io_vs2_is_signed,
                io_highHalf,
                io_isMacc,
                io_isSub,
                io_widen,
                io_isFixP,
  output [63:0] io_vd,
  output [7:0]  io_vxsat
);

  wire         adderChainOut_cin_7;	// @[VMac64b.scala:292:22]
  wire         adderChainOut_cin_6;	// @[VMac64b.scala:290:22]
  wire         adderChainOut_cin_5;	// @[VMac64b.scala:292:22]
  wire         adderChainOut_cin_4;	// @[VMac64b.scala:288:22]
  wire         adderChainOut_cin_3;	// @[VMac64b.scala:292:22]
  wire         adderChainOut_cin_2;	// @[VMac64b.scala:290:22]
  wire         adderChainOut_cin_1;	// @[VMac64b.scala:292:22]
  wire         adderChainOut_cin_0;	// @[VMac64b.scala:286:25]
  wire         cin_wo_6;	// @[VMac64b.scala:216:23]
  wire         cin_wo_5;	// @[VMac64b.scala:218:23]
  wire         cin_wo_4;	// @[VMac64b.scala:214:23]
  wire         cin_wo_3;	// @[VMac64b.scala:218:23]
  wire         cin_wo_2;	// @[VMac64b.scala:216:23]
  wire         cin_wo_1;	// @[VMac64b.scala:218:23]
  reg  [127:0] wallaceOut_mid_reg_0;	// @[Reg.scala:19:16]
  reg  [127:0] wallaceOut_mid_reg_1;	// @[Reg.scala:19:16]
  reg  [127:0] wallaceOut_mid_reg_2;	// @[Reg.scala:19:16]
  reg  [127:0] wallaceOut_mid_reg_3;	// @[Reg.scala:19:16]
  reg  [127:0] wallaceOut_mid_reg_4;	// @[Reg.scala:19:16]
  reg  [127:0] wallaceOut_mid_reg_5;	// @[Reg.scala:19:16]
  reg  [3:0]   sewS1_oneHot;	// @[Reg.scala:19:16]
  reg          highHalfS1;	// @[Reg.scala:19:16]
  reg          widenS1;	// @[Reg.scala:19:16]
  reg  [2:0]   uopIdxS1;	// @[Reg.scala:19:16]
  reg  [1:0]   vxrmS1;	// @[Reg.scala:19:16]
  reg          isSubS1;	// @[Reg.scala:19:16]
  reg          isFixPS1;	// @[Reg.scala:19:16]
  wire [126:0] _GEN = (sewS1_oneHot[0] ? 127'h7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF : 127'h0) | (sewS1_oneHot[1] ? 127'h7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF : 127'h0) | (sewS1_oneHot[2] ? 127'h7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF : 127'h0) | {127{sewS1_oneHot[3]}};	// @[Mux.scala:27:73, Reg.scala:19:16, VFuBundles.scala:58:19, :59:20, :60:20, :61:20, VMac64b.scala:156:40]
  wire [126:0] _wallaceOutReg_cin_T = (wallaceOut_mid_reg_0[126:0] & wallaceOut_mid_reg_1[126:0] | wallaceOut_mid_reg_1[126:0] & wallaceOut_mid_reg_2[126:0] | wallaceOut_mid_reg_0[126:0] & wallaceOut_mid_reg_2[126:0]) & _GEN;	// @[Mux.scala:27:73, Reg.scala:19:16, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOutReg_sum_0 = wallaceOut_mid_reg_0 ^ wallaceOut_mid_reg_1 ^ wallaceOut_mid_reg_2;	// @[Reg.scala:19:16, VMac64b.scala:140:21]
  wire [126:0] _wallaceOutReg_cin_T_1 = (wallaceOut_mid_reg_3[126:0] & wallaceOut_mid_reg_4[126:0] | wallaceOut_mid_reg_4[126:0] & wallaceOut_mid_reg_5[126:0] | wallaceOut_mid_reg_3[126:0] & wallaceOut_mid_reg_5[126:0]) & _GEN;	// @[Mux.scala:27:73, Reg.scala:19:16, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOutReg_sum_1 = wallaceOut_mid_reg_3 ^ wallaceOut_mid_reg_4 ^ wallaceOut_mid_reg_5;	// @[Reg.scala:19:16, VMac64b.scala:140:21]
  wire [126:0] _GEN_0 = {_wallaceOutReg_cin_T[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOutReg_cin_T_2 = (wallaceOutReg_sum_0[126:0] & wallaceOutReg_sum_1[126:0] | wallaceOutReg_sum_1[126:0] & _GEN_0 | wallaceOutReg_sum_0[126:0] & _GEN_0) & _GEN;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOutReg_sum_0_1 = wallaceOutReg_sum_0 ^ wallaceOutReg_sum_1 ^ {_wallaceOutReg_cin_T, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_1 = {_wallaceOutReg_cin_T_2[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_2 = {_wallaceOutReg_cin_T_1[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOutReg_cin_T_3 = (wallaceOutReg_sum_0_1[126:0] & _GEN_1 | _GEN_1 & _GEN_2 | wallaceOutReg_sum_0_1[126:0] & _GEN_2) & _GEN;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOutReg_0 = wallaceOutReg_sum_0_1 ^ {_wallaceOutReg_cin_T_2, 1'h0} ^ {_wallaceOutReg_cin_T_1, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [17:0]  _GEN_3 = {1'h0, wallaceOutReg_0[15:0], 1'h0} + {1'h0, _wallaceOutReg_cin_T_3[14:0], 2'h0};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}]
  wire [17:0]  _GEN_4 = {1'h0, wallaceOutReg_0[31:16], cin_wo_1} + {1'h0, _wallaceOutReg_cin_T_3[30:15], cin_wo_1};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :218:23]
  assign cin_wo_1 = ~(sewS1_oneHot[0]) & _GEN_3[17];	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VMac64b.scala:202:48, :203:28, :218:23]
  wire [17:0]  _GEN_5 = {1'h0, wallaceOutReg_0[47:32], cin_wo_2} + {1'h0, _wallaceOutReg_cin_T_3[46:31], cin_wo_2};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :216:23]
  assign cin_wo_2 = (sewS1_oneHot[3] | sewS1_oneHot[2]) & _GEN_4[17];	// @[Reg.scala:19:16, VFuBundles.scala:60:20, :61:20, VMac64b.scala:202:48, :203:28, :216:{23,35}]
  wire [17:0]  _GEN_6 = {1'h0, wallaceOutReg_0[63:48], cin_wo_3} + {1'h0, _wallaceOutReg_cin_T_3[62:47], cin_wo_3};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :218:23]
  assign cin_wo_3 = ~(sewS1_oneHot[0]) & _GEN_5[17];	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VMac64b.scala:202:48, :203:28, :218:23]
  wire [17:0]  _GEN_7 = {1'h0, wallaceOutReg_0[79:64], cin_wo_4} + {1'h0, _wallaceOutReg_cin_T_3[78:63], cin_wo_4};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :214:23]
  assign cin_wo_4 = sewS1_oneHot[3] & _GEN_6[17];	// @[Reg.scala:19:16, VFuBundles.scala:61:20, VMac64b.scala:202:48, :203:28, :214:23]
  wire [17:0]  _GEN_8 = {1'h0, wallaceOutReg_0[95:80], cin_wo_5} + {1'h0, _wallaceOutReg_cin_T_3[94:79], cin_wo_5};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :218:23]
  assign cin_wo_5 = ~(sewS1_oneHot[0]) & _GEN_7[17];	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VMac64b.scala:202:48, :203:28, :218:23]
  wire [17:0]  _GEN_9 = {1'h0, wallaceOutReg_0[111:96], cin_wo_6} + {1'h0, _wallaceOutReg_cin_T_3[110:95], cin_wo_6};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :216:23]
  assign cin_wo_6 = (sewS1_oneHot[3] | sewS1_oneHot[2]) & _GEN_8[17];	// @[Reg.scala:19:16, VFuBundles.scala:60:20, :61:20, VMac64b.scala:202:48, :203:28, :216:{23,35}]
  wire         cin_wo_7 = ~(sewS1_oneHot[0]) & _GEN_9[17];	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VMac64b.scala:202:48, :203:28, :218:23]
  reg  [127:0] walOut_r;	// @[Reg.scala:19:16]
  reg  [3:0]   sewS2_oneHot;	// @[Reg.scala:19:16]
  reg          highHalfS2;	// @[Reg.scala:19:16]
  reg          widenS2;	// @[Reg.scala:19:16]
  reg  [2:0]   uopIdxS2;	// @[Reg.scala:19:16]
  reg  [1:0]   vxrmS2;	// @[Reg.scala:19:16]
  reg          isSubS2;	// @[Reg.scala:19:16]
  reg          isFixPS2;	// @[Reg.scala:19:16]
  wire [63:0]  vdS2 = sewS2_oneHot[3] | widenS2 ? (sewS2_oneHot[3] & highHalfS2 | widenS2 & uopIdxS2[0] ? walOut_r[127:64] : walOut_r[63:0]) : sewS2_oneHot[2] ? {highHalfS2 ? walOut_r[127:96] : walOut_r[95:64], highHalfS2 ? walOut_r[63:32] : walOut_r[31:0]} : sewS2_oneHot[1] ? {highHalfS2 ? walOut_r[127:112] : walOut_r[111:96], highHalfS2 ? walOut_r[95:80] : walOut_r[79:64], highHalfS2 ? walOut_r[63:48] : walOut_r[47:32], highHalfS2 ? walOut_r[31:16] : walOut_r[15:0]} : {highHalfS2 ? walOut_r[127:120] : walOut_r[119:112], highHalfS2 ? walOut_r[111:104] : walOut_r[103:96], highHalfS2 ? walOut_r[95:88] : walOut_r[87:80], highHalfS2 ? walOut_r[79:72] : walOut_r[71:64], highHalfS2 ? walOut_r[63:56] : walOut_r[55:48], highHalfS2 ? walOut_r[47:40] : walOut_r[39:32], highHalfS2 ? walOut_r[31:24] : walOut_r[23:16], highHalfS2 ? walOut_r[15:8] : walOut_r[7:0]};	// @[Mux.scala:47:70, Reg.scala:19:16, VFuBundles.scala:59:20, :60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:238:{24,42,54,68,79,90}, :239:{49,66}, :240:{68,82,93,104}, :241:{68,82,93,104}, :242:{68,82,92,102}]
  wire         sat_1 = walOut_r[31:30] == 2'h1;	// @[Reg.scala:19:16, VFuUtils.scala:26:36, VMac64b.scala:245:{45,54}]
  wire         sat_3 = walOut_r[63:62] == 2'h1;	// @[Reg.scala:19:16, VFuUtils.scala:26:36, VMac64b.scala:245:{45,54}]
  wire         sat_5 = walOut_r[95:94] == 2'h1;	// @[Reg.scala:19:16, VFuUtils.scala:26:36, VMac64b.scala:245:{45,54}]
  wire         sat_7 = walOut_r[127:126] == 2'h1;	// @[Reg.scala:19:16, VFuUtils.scala:26:36, VMac64b.scala:245:{45,54}]
  wire [7:0]   vxsat = (sewS2_oneHot[0] ? {sat_7, walOut_r[111:110] == 2'h1, sat_5, walOut_r[79:78] == 2'h1, sat_3, walOut_r[47:46] == 2'h1, sat_1, walOut_r[15:14] == 2'h1} : 8'h0) | (sewS2_oneHot[1] ? {{2{sat_7}}, {2{sat_5}}, {2{sat_3}}, {2{sat_1}}} : 8'h0) | (sewS2_oneHot[2] ? {{4{sat_7}}, {4{sat_3}}} : 8'h0) | {8{sewS2_oneHot[3] & sat_7}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reg.scala:19:16, VFuBundles.scala:58:19, :59:20, :60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:245:{45,54}]
  wire         _rndInc64_T_3 = vxrmS2 == 2'h0;	// @[Bitwise.scala:77:12, Reg.scala:19:16, VMac64b.scala:258:23]
  wire         _rndInc64_T_4 = vxrmS2 == 2'h1;	// @[Reg.scala:19:16, VMac64b.scala:245:54, :259:23]
  wire [63:0]  adderChainData = isSubS2 ? ~vdS2 : (sewS2_oneHot[0] ? {walOut_r[126:119], walOut_r[110:103], walOut_r[94:87], walOut_r[78:71], walOut_r[62:55], walOut_r[46:39], walOut_r[30:23], walOut_r[14:7]} : 64'h0) | (sewS2_oneHot[1] ? {walOut_r[126:111], walOut_r[94:79], walOut_r[62:47], walOut_r[30:15]} : 64'h0) | (sewS2_oneHot[2] ? {walOut_r[126:95], walOut_r[62:31]} : 64'h0) | (sewS2_oneHot[3] ? walOut_r[126:63] : 64'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :47:70, Reg.scala:19:16, VFuBundles.scala:58:19, :59:20, :60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:239:{49,66}, :252:{60,70}, :253:{61,72}, :254:{61,72}, :255:27, :301:{27,37}]
  wire [7:0]   adderChainCin =
    isSubS2
      ? 8'hFF
      : (sewS2_oneHot[0] ? {_rndInc64_T_3 & walOut_r[118] | _rndInc64_T_4 & walOut_r[118] & ((|(walOut_r[117:112])) | walOut_r[119]) | (&vxrmS2) & ~(walOut_r[119]) & (|(walOut_r[118:112])), _rndInc64_T_3 & walOut_r[102] | _rndInc64_T_4 & walOut_r[102] & ((|(walOut_r[101:96])) | walOut_r[103]) | (&vxrmS2) & ~(walOut_r[103]) & (|(walOut_r[102:96])), _rndInc64_T_3 & walOut_r[86] | _rndInc64_T_4 & walOut_r[86] & ((|(walOut_r[85:80])) | walOut_r[87]) | (&vxrmS2) & ~(walOut_r[87]) & (|(walOut_r[86:80])), _rndInc64_T_3 & walOut_r[70] | _rndInc64_T_4 & walOut_r[70] & ((|(walOut_r[69:64])) | walOut_r[71]) | (&vxrmS2) & ~(walOut_r[71]) & (|(walOut_r[70:64])), _rndInc64_T_3 & walOut_r[54] | _rndInc64_T_4 & walOut_r[54] & ((|(walOut_r[53:48])) | walOut_r[55]) | (&vxrmS2) & ~(walOut_r[55]) & (|(walOut_r[54:48])), _rndInc64_T_3 & walOut_r[38] | _rndInc64_T_4 & walOut_r[38] & ((|(walOut_r[37:32])) | walOut_r[39]) | (&vxrmS2) & ~(walOut_r[39]) & (|(walOut_r[38:32])), _rndInc64_T_3 & walOut_r[22] | _rndInc64_T_4 & walOut_r[22] & ((|(walOut_r[21:16])) | walOut_r[23]) | (&vxrmS2) & ~(walOut_r[23]) & (|(walOut_r[22:16])), _rndInc64_T_3 & walOut_r[6] | _rndInc64_T_4 & walOut_r[6] & ((|(walOut_r[5:0])) | walOut_r[7]) | (&vxrmS2) & ~(walOut_r[7]) & (|(walOut_r[6:0]))} : 8'h0) | (sewS2_oneHot[1] ? {1'h0, _rndInc64_T_3 & walOut_r[110] | _rndInc64_T_4 & walOut_r[110] & ((|(walOut_r[109:96])) | walOut_r[111]) | (&vxrmS2) & ~(walOut_r[111]) & (|(walOut_r[110:96])), 1'h0, _rndInc64_T_3 & walOut_r[78] | _rndInc64_T_4 & walOut_r[78] & ((|(walOut_r[77:64])) | walOut_r[79]) | (&vxrmS2) & ~(walOut_r[79]) & (|(walOut_r[78:64])), 1'h0, _rndInc64_T_3 & walOut_r[46] | _rndInc64_T_4 & walOut_r[46] & ((|(walOut_r[45:32])) | walOut_r[47]) | (&vxrmS2) & ~(walOut_r[47]) & (|(walOut_r[46:32])), 1'h0, _rndInc64_T_3 & walOut_r[14] | _rndInc64_T_4 & walOut_r[14] & ((|(walOut_r[13:0])) | walOut_r[15]) | (&vxrmS2) & ~(walOut_r[15]) & (|(walOut_r[14:0]))} : 8'h0)
        | (sewS2_oneHot[2] ? {3'h0, _rndInc64_T_3 & walOut_r[94] | _rndInc64_T_4 & walOut_r[94] & ((|(walOut_r[93:64])) | walOut_r[95]) | (&vxrmS2) & ~(walOut_r[95]) & (|(walOut_r[94:64])), 3'h0, _rndInc64_T_3 & walOut_r[30] | _rndInc64_T_4 & walOut_r[30] & ((|(walOut_r[29:0])) | walOut_r[31]) | (&vxrmS2) & ~(walOut_r[31]) & (|(walOut_r[30:0]))} : 8'h0) | (sewS2_oneHot[3] ? {7'h0, _rndInc64_T_3 & walOut_r[62] | _rndInc64_T_4 & walOut_r[62] & ((|(walOut_r[61:0])) | walOut_r[63]) | (&vxrmS2) & ~(walOut_r[63]) & (|(walOut_r[62:0]))} : 8'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reg.scala:19:16, VFuBundles.scala:58:19, :59:20, :60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:239:{49,66}, :258:23, :259:{23,51,59}, :261:{23,36,61}, :263:{59,65,71}, :264:{60,67,74}, :265:{60,67,74}, :266:{34,46,58}, :302:26]
  wire [7:0]   _io_vd_WIRE_0 = adderChainData[7:0] + {7'h0, adderChainOut_cin_0};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :286:25, :301:27]
  assign adderChainOut_cin_0 = adderChainCin[0];	// @[VMac64b.scala:286:25, :302:26]
  wire [7:0]   _io_vd_WIRE_1 = adderChainData[15:8] + {7'h0, adderChainOut_cin_1};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :292:22, :301:27]
  assign adderChainOut_cin_1 = sewS2_oneHot[0] ? adderChainCin[1] : (&(adderChainData[7:0])) & adderChainOut_cin_0;	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :286:25, :292:{22,40}, :301:27, :302:26]
  wire [7:0]   _io_vd_WIRE_2 = adderChainData[23:16] + {7'h0, adderChainOut_cin_2};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :290:22, :301:27]
  assign adderChainOut_cin_2 = sewS2_oneHot[3] | sewS2_oneHot[2] ? (&(adderChainData[15:8])) & adderChainOut_cin_1 : adderChainCin[2];	// @[Reg.scala:19:16, VFuBundles.scala:60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :290:{22,34,66}, :292:22, :301:27, :302:26]
  wire [7:0]   _io_vd_WIRE_3 = adderChainData[31:24] + {7'h0, adderChainOut_cin_3};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :292:22, :301:27]
  assign adderChainOut_cin_3 = sewS2_oneHot[0] ? adderChainCin[3] : (&(adderChainData[23:16])) & adderChainOut_cin_2;	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :290:22, :292:{22,40}, :301:27, :302:26]
  wire [7:0]   _io_vd_WIRE_4 = adderChainData[39:32] + {7'h0, adderChainOut_cin_4};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :288:22, :301:27]
  assign adderChainOut_cin_4 = sewS2_oneHot[3] ? (&(adderChainData[31:24])) & adderChainOut_cin_3 : adderChainCin[4];	// @[Reg.scala:19:16, VFuBundles.scala:61:20, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :288:{22,52}, :292:22, :301:27, :302:26]
  wire [7:0]   _io_vd_WIRE_5 = adderChainData[47:40] + {7'h0, adderChainOut_cin_5};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :292:22, :301:27]
  assign adderChainOut_cin_5 = sewS2_oneHot[0] ? adderChainCin[5] : (&(adderChainData[39:32])) & adderChainOut_cin_4;	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :288:22, :292:{22,40}, :301:27, :302:26]
  wire [7:0]   _io_vd_WIRE_6 = adderChainData[55:48] + {7'h0, adderChainOut_cin_6};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :290:22, :301:27]
  assign adderChainOut_cin_6 = sewS2_oneHot[3] | sewS2_oneHot[2] ? (&(adderChainData[47:40])) & adderChainOut_cin_5 : adderChainCin[6];	// @[Reg.scala:19:16, VFuBundles.scala:60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :290:{22,34,66}, :292:22, :301:27, :302:26]
  wire [7:0]   _io_vd_WIRE_7 = adderChainData[63:56] + {7'h0, adderChainOut_cin_7};	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VMac64b.scala:275:28, :292:22, :301:27]
  assign adderChainOut_cin_7 = sewS2_oneHot[0] ? adderChainCin[7] : (&(adderChainData[55:48])) & adderChainOut_cin_6;	// @[Reg.scala:19:16, VFuBundles.scala:58:19, VFuUtils.scala:26:36, VMac64b.scala:276:{28,47}, :290:22, :292:{22,40}, :301:27, :302:26]
  wire [2:0]   vs1Booth3b_4 = io_sew_oneHot[0] ? {io_vs1[9:8], 1'h0} : io_vs1[9:7];	// @[Cat.scala:33:92, VFuBundles.scala:58:19, VMac64b.scala:79:{27,41,64}]
  wire [2:0]   vs1Booth3b_8 = io_sew_oneHot[3] | io_sew_oneHot[2] ? io_vs1[17:15] : {io_vs1[17:16], 1'h0};	// @[Cat.scala:33:92, VFuBundles.scala:60:20, :61:20, VMac64b.scala:77:{27,37,53,76}]
  wire [2:0]   vs1Booth3b_12 = io_sew_oneHot[0] ? {io_vs1[25:24], 1'h0} : io_vs1[25:23];	// @[Cat.scala:33:92, VFuBundles.scala:58:19, VMac64b.scala:79:{27,41,64}]
  wire [2:0]   vs1Booth3b_16 = io_sew_oneHot[3] ? io_vs1[33:31] : {io_vs1[33:32], 1'h0};	// @[Cat.scala:33:92, VFuBundles.scala:61:20, VMac64b.scala:75:{27,41,64}]
  wire [2:0]   vs1Booth3b_20 = io_sew_oneHot[0] ? {io_vs1[41:40], 1'h0} : io_vs1[41:39];	// @[Cat.scala:33:92, VFuBundles.scala:58:19, VMac64b.scala:79:{27,41,64}]
  wire [2:0]   vs1Booth3b_24 = io_sew_oneHot[3] | io_sew_oneHot[2] ? io_vs1[49:47] : {io_vs1[49:48], 1'h0};	// @[Cat.scala:33:92, VFuBundles.scala:60:20, :61:20, VMac64b.scala:77:{27,37,53,76}]
  wire [2:0]   vs1Booth3b_28 = io_sew_oneHot[0] ? {io_vs1[57:56], 1'h0} : io_vs1[57:55];	// @[Cat.scala:33:92, VFuBundles.scala:58:19, VMac64b.scala:79:{27,41,64}]
  wire         positive = ~(io_vs1[1]) & io_vs1[0];	// @[VMac64b.scala:64:{20,22,26,30}]
  wire         double = io_vs1[1] != io_vs1[0] & ~(io_vs1[0]);	// @[VMac64b.scala:64:22, :66:16, :67:{23,32,40}]
  wire         positive_1 = ~(io_vs1[3]) & (|(io_vs1[2:1]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_1 = io_vs1[3] & io_vs1[2:1] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_1 = io_vs1[2] != io_vs1[1];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_1 = io_vs1[3] != io_vs1[2] & io_vs1[2] == io_vs1[1];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_2 = ~(io_vs1[5]) & (|(io_vs1[4:3]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_2 = io_vs1[5] & io_vs1[4:3] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_2 = io_vs1[4] != io_vs1[3];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_2 = io_vs1[5] != io_vs1[4] & io_vs1[4] == io_vs1[3];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_3 = ~(io_vs1[7]) & (|(io_vs1[6:5]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_3 = io_vs1[7] & io_vs1[6:5] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_3 = io_vs1[6] != io_vs1[5];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_3 = io_vs1[7] != io_vs1[6] & io_vs1[6] == io_vs1[5];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_4 = ~(vs1Booth3b_4[2]) & (|(vs1Booth3b_4[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :79:27]
  wire         _booth_neg_WIRE_4 = vs1Booth3b_4[2] & vs1Booth3b_4[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :79:27]
  wire         one_4 = vs1Booth3b_4[1] != vs1Booth3b_4[0];	// @[VMac64b.scala:66:{16,20,25}, :79:27]
  wire         double_4 = vs1Booth3b_4[2] != vs1Booth3b_4[1] & vs1Booth3b_4[1] == vs1Booth3b_4[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :79:27]
  wire         positive_5 = ~(io_vs1[11]) & (|(io_vs1[10:9]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_5 = io_vs1[11] & io_vs1[10:9] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_5 = io_vs1[10] != io_vs1[9];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_5 = io_vs1[11] != io_vs1[10] & io_vs1[10] == io_vs1[9];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_6 = ~(io_vs1[13]) & (|(io_vs1[12:11]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_6 = io_vs1[13] & io_vs1[12:11] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_6 = io_vs1[12] != io_vs1[11];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_6 = io_vs1[13] != io_vs1[12] & io_vs1[12] == io_vs1[11];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_7 = ~(io_vs1[15]) & (|(io_vs1[14:13]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_7 = io_vs1[15] & io_vs1[14:13] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_7 = io_vs1[14] != io_vs1[13];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_7 = io_vs1[15] != io_vs1[14] & io_vs1[14] == io_vs1[13];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_8 = ~(vs1Booth3b_8[2]) & (|(vs1Booth3b_8[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :77:27]
  wire         _booth_neg_WIRE_8 = vs1Booth3b_8[2] & vs1Booth3b_8[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :77:27]
  wire         one_8 = vs1Booth3b_8[1] != vs1Booth3b_8[0];	// @[VMac64b.scala:66:{16,20,25}, :77:27]
  wire         double_8 = vs1Booth3b_8[2] != vs1Booth3b_8[1] & vs1Booth3b_8[1] == vs1Booth3b_8[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :77:27]
  wire         positive_9 = ~(io_vs1[19]) & (|(io_vs1[18:17]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_9 = io_vs1[19] & io_vs1[18:17] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_9 = io_vs1[18] != io_vs1[17];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_9 = io_vs1[19] != io_vs1[18] & io_vs1[18] == io_vs1[17];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_10 = ~(io_vs1[21]) & (|(io_vs1[20:19]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_10 = io_vs1[21] & io_vs1[20:19] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_10 = io_vs1[20] != io_vs1[19];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_10 = io_vs1[21] != io_vs1[20] & io_vs1[20] == io_vs1[19];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_11 = ~(io_vs1[23]) & (|(io_vs1[22:21]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_11 = io_vs1[23] & io_vs1[22:21] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_11 = io_vs1[22] != io_vs1[21];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_11 = io_vs1[23] != io_vs1[22] & io_vs1[22] == io_vs1[21];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_12 = ~(vs1Booth3b_12[2]) & (|(vs1Booth3b_12[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :79:27]
  wire         _booth_neg_WIRE_12 = vs1Booth3b_12[2] & vs1Booth3b_12[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :79:27]
  wire         one_12 = vs1Booth3b_12[1] != vs1Booth3b_12[0];	// @[VMac64b.scala:66:{16,20,25}, :79:27]
  wire         double_12 = vs1Booth3b_12[2] != vs1Booth3b_12[1] & vs1Booth3b_12[1] == vs1Booth3b_12[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :79:27]
  wire         positive_13 = ~(io_vs1[27]) & (|(io_vs1[26:25]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_13 = io_vs1[27] & io_vs1[26:25] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_13 = io_vs1[26] != io_vs1[25];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_13 = io_vs1[27] != io_vs1[26] & io_vs1[26] == io_vs1[25];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_14 = ~(io_vs1[29]) & (|(io_vs1[28:27]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_14 = io_vs1[29] & io_vs1[28:27] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_14 = io_vs1[28] != io_vs1[27];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_14 = io_vs1[29] != io_vs1[28] & io_vs1[28] == io_vs1[27];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_15 = ~(io_vs1[31]) & (|(io_vs1[30:29]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_15 = io_vs1[31] & io_vs1[30:29] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_15 = io_vs1[30] != io_vs1[29];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_15 = io_vs1[31] != io_vs1[30] & io_vs1[30] == io_vs1[29];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_16 = ~(vs1Booth3b_16[2]) & (|(vs1Booth3b_16[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :75:27]
  wire         _booth_neg_WIRE_16 = vs1Booth3b_16[2] & vs1Booth3b_16[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :75:27]
  wire         one_16 = vs1Booth3b_16[1] != vs1Booth3b_16[0];	// @[VMac64b.scala:66:{16,20,25}, :75:27]
  wire         double_16 = vs1Booth3b_16[2] != vs1Booth3b_16[1] & vs1Booth3b_16[1] == vs1Booth3b_16[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :75:27]
  wire         positive_17 = ~(io_vs1[35]) & (|(io_vs1[34:33]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_17 = io_vs1[35] & io_vs1[34:33] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_17 = io_vs1[34] != io_vs1[33];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_17 = io_vs1[35] != io_vs1[34] & io_vs1[34] == io_vs1[33];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_18 = ~(io_vs1[37]) & (|(io_vs1[36:35]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_18 = io_vs1[37] & io_vs1[36:35] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_18 = io_vs1[36] != io_vs1[35];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_18 = io_vs1[37] != io_vs1[36] & io_vs1[36] == io_vs1[35];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_19 = ~(io_vs1[39]) & (|(io_vs1[38:37]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_19 = io_vs1[39] & io_vs1[38:37] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_19 = io_vs1[38] != io_vs1[37];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_19 = io_vs1[39] != io_vs1[38] & io_vs1[38] == io_vs1[37];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_20 = ~(vs1Booth3b_20[2]) & (|(vs1Booth3b_20[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :79:27]
  wire         _booth_neg_WIRE_20 = vs1Booth3b_20[2] & vs1Booth3b_20[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :79:27]
  wire         one_20 = vs1Booth3b_20[1] != vs1Booth3b_20[0];	// @[VMac64b.scala:66:{16,20,25}, :79:27]
  wire         double_20 = vs1Booth3b_20[2] != vs1Booth3b_20[1] & vs1Booth3b_20[1] == vs1Booth3b_20[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :79:27]
  wire         positive_21 = ~(io_vs1[43]) & (|(io_vs1[42:41]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_21 = io_vs1[43] & io_vs1[42:41] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_21 = io_vs1[42] != io_vs1[41];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_21 = io_vs1[43] != io_vs1[42] & io_vs1[42] == io_vs1[41];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_22 = ~(io_vs1[45]) & (|(io_vs1[44:43]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_22 = io_vs1[45] & io_vs1[44:43] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_22 = io_vs1[44] != io_vs1[43];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_22 = io_vs1[45] != io_vs1[44] & io_vs1[44] == io_vs1[43];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_23 = ~(io_vs1[47]) & (|(io_vs1[46:45]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_23 = io_vs1[47] & io_vs1[46:45] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_23 = io_vs1[46] != io_vs1[45];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_23 = io_vs1[47] != io_vs1[46] & io_vs1[46] == io_vs1[45];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_24 = ~(vs1Booth3b_24[2]) & (|(vs1Booth3b_24[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :77:27]
  wire         _booth_neg_WIRE_24 = vs1Booth3b_24[2] & vs1Booth3b_24[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :77:27]
  wire         one_24 = vs1Booth3b_24[1] != vs1Booth3b_24[0];	// @[VMac64b.scala:66:{16,20,25}, :77:27]
  wire         double_24 = vs1Booth3b_24[2] != vs1Booth3b_24[1] & vs1Booth3b_24[1] == vs1Booth3b_24[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :77:27]
  wire         positive_25 = ~(io_vs1[51]) & (|(io_vs1[50:49]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_25 = io_vs1[51] & io_vs1[50:49] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_25 = io_vs1[50] != io_vs1[49];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_25 = io_vs1[51] != io_vs1[50] & io_vs1[50] == io_vs1[49];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_26 = ~(io_vs1[53]) & (|(io_vs1[52:51]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_26 = io_vs1[53] & io_vs1[52:51] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_26 = io_vs1[52] != io_vs1[51];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_26 = io_vs1[53] != io_vs1[52] & io_vs1[52] == io_vs1[51];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_27 = ~(io_vs1[55]) & (|(io_vs1[54:53]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_27 = io_vs1[55] & io_vs1[54:53] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_27 = io_vs1[54] != io_vs1[53];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_27 = io_vs1[55] != io_vs1[54] & io_vs1[54] == io_vs1[53];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_28 = ~(vs1Booth3b_28[2]) & (|(vs1Booth3b_28[1:0]));	// @[VMac64b.scala:64:{20,22,26,30,36}, :79:27]
  wire         _booth_neg_WIRE_28 = vs1Booth3b_28[2] & vs1Booth3b_28[1:0] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}, :79:27]
  wire         one_28 = vs1Booth3b_28[1] != vs1Booth3b_28[0];	// @[VMac64b.scala:66:{16,20,25}, :79:27]
  wire         double_28 = vs1Booth3b_28[2] != vs1Booth3b_28[1] & vs1Booth3b_28[1] == vs1Booth3b_28[0];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}, :79:27]
  wire         positive_29 = ~(io_vs1[59]) & (|(io_vs1[58:57]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_29 = io_vs1[59] & io_vs1[58:57] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_29 = io_vs1[58] != io_vs1[57];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_29 = io_vs1[59] != io_vs1[58] & io_vs1[58] == io_vs1[57];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_30 = ~(io_vs1[61]) & (|(io_vs1[60:59]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_30 = io_vs1[61] & io_vs1[60:59] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_30 = io_vs1[60] != io_vs1[59];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_30 = io_vs1[61] != io_vs1[60] & io_vs1[60] == io_vs1[59];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         positive_31 = ~(io_vs1[63]) & (|(io_vs1[62:61]));	// @[VMac64b.scala:64:{20,22,26,30,36}]
  wire         _booth_neg_WIRE_31 = io_vs1[63] & io_vs1[62:61] != 2'h3;	// @[VMac64b.scala:64:{22,30}, :65:{25,35}]
  wire         one_31 = io_vs1[62] != io_vs1[61];	// @[VMac64b.scala:66:{16,20,25}]
  wire         double_31 = io_vs1[63] != io_vs1[62] & io_vs1[62] == io_vs1[61];	// @[VMac64b.scala:64:22, :66:{16,25}, :67:{23,32,40}]
  wire         _partProd_0_elementVs2L_T_2 = io_vs2[7] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_0_boothDouble = (io_vs1[0] ? {{8{_partProd_0_elementVs2L_T_2}}, io_vs2[7:0]} : 16'h0) | (double ? {{7{_partProd_0_elementVs2L_T_2}}, io_vs2[7:0], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:16, :67:32, :91:67]
  wire         _partProd_0_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [31:0]  partProd_0_boothDouble_1 = (io_vs1[0] ? {{16{_partProd_0_elementVs2L_T_6}}, io_vs2[15:0]} : 32'h0) | (double ? {{15{_partProd_0_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 32'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:16, :67:32, :91:67]
  wire         _partProd_0_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [63:0]  partProd_0_boothDouble_2 = (io_vs1[0] ? {{32{_partProd_0_elementVs2L_T_10}}, io_vs2[31:0]} : 64'h0) | (double ? {{31{_partProd_0_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:16, :67:32, :91:67]
  wire         _partProd_0_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [127:0] partProd_0_boothDouble_3 = (io_vs1[0] ? {{64{_partProd_0_elementVs2L_T_14}}, io_vs2} : 128'h0) | (double ? {{63{_partProd_0_elementVs2L_T_14}}, io_vs2, 1'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:16, :67:32, :91:67, :156:40]
  wire [127:0] _partProd_0_WIRE = (io_sew_oneHot[0] ? {112'h0, (positive ? partProd_0_boothDouble : 16'h0) | (io_vs1[1] ? ~partProd_0_boothDouble : 16'h0)} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive ? partProd_0_boothDouble_1 : 32'h0) | (io_vs1[1] ? ~partProd_0_boothDouble_1 : 32'h0)} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive ? partProd_0_boothDouble_2 : 64'h0) | (io_vs1[1] ? ~partProd_0_boothDouble_2 : 64'h0)} : 128'h0) | (io_sew_oneHot[3] ? (positive ? partProd_0_boothDouble_3 : 128'h0) | (io_vs1[1] ? ~partProd_0_boothDouble_3 : 128'h0) : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:{22,26}, :93:60, :156:40]
  wire         _partProd_1_elementVs2L_T_2 = io_vs2[7] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_10 = (one_1 ? {{6{_partProd_1_elementVs2L_T_2}}, io_vs2[7:0]} : 14'h0) | (double_1 ? {{5{_partProd_1_elementVs2L_T_2}}, io_vs2[7:0], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_1_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [29:0]  _GEN_11 = (one_1 ? {{14{_partProd_1_elementVs2L_T_6}}, io_vs2[15:0]} : 30'h0) | (double_1 ? {{13{_partProd_1_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 30'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_1_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [61:0]  _GEN_12 = (one_1 ? {{30{_partProd_1_elementVs2L_T_10}}, io_vs2[31:0]} : 62'h0) | (double_1 ? {{29{_partProd_1_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 62'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_1_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [125:0] _GEN_13 = (one_1 ? {{62{_partProd_1_elementVs2L_T_14}}, io_vs2} : 126'h0) | (double_1 ? {{61{_partProd_1_elementVs2L_T_14}}, io_vs2, 1'h0} : 126'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67, :156:40]
  wire [127:0] _partProd_1_WIRE = (io_sew_oneHot[0] ? {112'h0, (positive_1 ? _GEN_10 : 14'h0) | (_booth_neg_WIRE_1 ? ~_GEN_10 : 14'h0), 2'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_1 ? _GEN_11 : 30'h0) | (_booth_neg_WIRE_1 ? ~_GEN_11 : 30'h0), 2'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_1 ? _GEN_12 : 62'h0) | (_booth_neg_WIRE_1 ? ~_GEN_12 : 62'h0), 2'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_1 ? _GEN_13 : 126'h0) | (_booth_neg_WIRE_1 ? ~_GEN_13 : 126'h0), 2'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_2_elementVs2L_T_2 = io_vs2[7] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_14 = (one_2 ? {{4{_partProd_2_elementVs2L_T_2}}, io_vs2[7:0]} : 12'h0) | (double_2 ? {{3{_partProd_2_elementVs2L_T_2}}, io_vs2[7:0], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_2_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [27:0]  _GEN_15 = (one_2 ? {{12{_partProd_2_elementVs2L_T_6}}, io_vs2[15:0]} : 28'h0) | (double_2 ? {{11{_partProd_2_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 28'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_2_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [59:0]  _GEN_16 = (one_2 ? {{28{_partProd_2_elementVs2L_T_10}}, io_vs2[31:0]} : 60'h0) | (double_2 ? {{27{_partProd_2_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 60'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_2_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [123:0] _GEN_17 = (one_2 ? {{60{_partProd_2_elementVs2L_T_14}}, io_vs2} : 124'h0) | (double_2 ? {{59{_partProd_2_elementVs2L_T_14}}, io_vs2, 1'h0} : 124'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67, :156:40]
  wire [127:0] _partProd_2_WIRE = (io_sew_oneHot[0] ? {112'h0, (positive_2 ? _GEN_14 : 12'h0) | (_booth_neg_WIRE_2 ? ~_GEN_14 : 12'h0), 4'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_2 ? _GEN_15 : 28'h0) | (_booth_neg_WIRE_2 ? ~_GEN_15 : 28'h0), 4'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_2 ? _GEN_16 : 60'h0) | (_booth_neg_WIRE_2 ? ~_GEN_16 : 60'h0), 4'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_2 ? _GEN_17 : 124'h0) | (_booth_neg_WIRE_2 ? ~_GEN_17 : 124'h0), 4'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_3_elementVs2L_T_2 = io_vs2[7] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_18 = (one_3 ? {{2{_partProd_3_elementVs2L_T_2}}, io_vs2[7:0]} : 10'h0) | (double_3 ? {_partProd_3_elementVs2L_T_2, io_vs2[7:0], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_3_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [25:0]  _GEN_19 = (one_3 ? {{10{_partProd_3_elementVs2L_T_6}}, io_vs2[15:0]} : 26'h0) | (double_3 ? {{9{_partProd_3_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 26'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_3_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [57:0]  _GEN_20 = (one_3 ? {{26{_partProd_3_elementVs2L_T_10}}, io_vs2[31:0]} : 58'h0) | (double_3 ? {{25{_partProd_3_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 58'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_3_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [121:0] _GEN_21 = (one_3 ? {{58{_partProd_3_elementVs2L_T_14}}, io_vs2} : 122'h0) | (double_3 ? {{57{_partProd_3_elementVs2L_T_14}}, io_vs2, 1'h0} : 122'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67, :156:40]
  wire [127:0] _partProd_3_WIRE = (io_sew_oneHot[0] ? {112'h0, (positive_3 ? _GEN_18 : 10'h0) | (_booth_neg_WIRE_3 ? ~_GEN_18 : 10'h0), 6'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_3 ? _GEN_19 : 26'h0) | (_booth_neg_WIRE_3 ? ~_GEN_19 : 26'h0), 6'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_3 ? _GEN_20 : 58'h0) | (_booth_neg_WIRE_3 ? ~_GEN_20 : 58'h0), 6'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_3 ? _GEN_21 : 122'h0) | (_booth_neg_WIRE_3 ? ~_GEN_21 : 122'h0), 6'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_4_elementVs2L_T_2 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_4_boothDouble = (one_4 ? {{8{_partProd_4_elementVs2L_T_2}}, io_vs2[15:8]} : 16'h0) | (double_4 ? {{7{_partProd_4_elementVs2L_T_2}}, io_vs2[15:8], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_4_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [23:0]  _GEN_22 = (one_4 ? {{8{_partProd_4_elementVs2L_T_6}}, io_vs2[15:0]} : 24'h0) | (double_4 ? {{7{_partProd_4_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 24'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_4_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [55:0]  _GEN_23 = (one_4 ? {{24{_partProd_4_elementVs2L_T_10}}, io_vs2[31:0]} : 56'h0) | (double_4 ? {{23{_partProd_4_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 56'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_4_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [119:0] _GEN_24 = (one_4 ? {{56{_partProd_4_elementVs2L_T_14}}, io_vs2} : 120'h0) | (double_4 ? {{55{_partProd_4_elementVs2L_T_14}}, io_vs2, 1'h0} : 120'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67, :156:40]
  wire [127:0] _partProd_4_WIRE = (io_sew_oneHot[0] ? {96'h0, (positive_4 ? partProd_4_boothDouble : 16'h0) | (_booth_neg_WIRE_4 ? ~partProd_4_boothDouble : 16'h0), 16'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_4 ? _GEN_22 : 24'h0) | (_booth_neg_WIRE_4 ? ~_GEN_22 : 24'h0), 8'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_4 ? _GEN_23 : 56'h0) | (_booth_neg_WIRE_4 ? ~_GEN_23 : 56'h0), 8'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_4 ? _GEN_24 : 120'h0) | (_booth_neg_WIRE_4 ? ~_GEN_24 : 120'h0), 8'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_5_elementVs2L_T_2 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_25 = (one_5 ? {{6{_partProd_5_elementVs2L_T_2}}, io_vs2[15:8]} : 14'h0) | (double_5 ? {{5{_partProd_5_elementVs2L_T_2}}, io_vs2[15:8], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_5_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [21:0]  _GEN_26 = (one_5 ? {{6{_partProd_5_elementVs2L_T_6}}, io_vs2[15:0]} : 22'h0) | (double_5 ? {{5{_partProd_5_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 22'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_5_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [53:0]  _GEN_27 = (one_5 ? {{22{_partProd_5_elementVs2L_T_10}}, io_vs2[31:0]} : 54'h0) | (double_5 ? {{21{_partProd_5_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 54'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_5_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [117:0] _GEN_28 = (one_5 ? {{54{_partProd_5_elementVs2L_T_14}}, io_vs2} : 118'h0) | (double_5 ? {{53{_partProd_5_elementVs2L_T_14}}, io_vs2, 1'h0} : 118'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_5_WIRE = (io_sew_oneHot[0] ? {96'h0, (positive_5 ? _GEN_25 : 14'h0) | (_booth_neg_WIRE_5 ? ~_GEN_25 : 14'h0), 18'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_5 ? _GEN_26 : 22'h0) | (_booth_neg_WIRE_5 ? ~_GEN_26 : 22'h0), 10'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_5 ? _GEN_27 : 54'h0) | (_booth_neg_WIRE_5 ? ~_GEN_27 : 54'h0), 10'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_5 ? _GEN_28 : 118'h0) | (_booth_neg_WIRE_5 ? ~_GEN_28 : 118'h0), 10'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_6_elementVs2L_T_2 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_29 = (one_6 ? {{4{_partProd_6_elementVs2L_T_2}}, io_vs2[15:8]} : 12'h0) | (double_6 ? {{3{_partProd_6_elementVs2L_T_2}}, io_vs2[15:8], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_6_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [19:0]  _GEN_30 = (one_6 ? {{4{_partProd_6_elementVs2L_T_6}}, io_vs2[15:0]} : 20'h0) | (double_6 ? {{3{_partProd_6_elementVs2L_T_6}}, io_vs2[15:0], 1'h0} : 20'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_6_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [51:0]  _GEN_31 = (one_6 ? {{20{_partProd_6_elementVs2L_T_10}}, io_vs2[31:0]} : 52'h0) | (double_6 ? {{19{_partProd_6_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 52'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_6_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [115:0] _GEN_32 = (one_6 ? {{52{_partProd_6_elementVs2L_T_14}}, io_vs2} : 116'h0) | (double_6 ? {{51{_partProd_6_elementVs2L_T_14}}, io_vs2, 1'h0} : 116'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_6_WIRE = (io_sew_oneHot[0] ? {96'h0, (positive_6 ? _GEN_29 : 12'h0) | (_booth_neg_WIRE_6 ? ~_GEN_29 : 12'h0), 20'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_6 ? _GEN_30 : 20'h0) | (_booth_neg_WIRE_6 ? ~_GEN_30 : 20'h0), 12'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_6 ? _GEN_31 : 52'h0) | (_booth_neg_WIRE_6 ? ~_GEN_31 : 52'h0), 12'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_6 ? _GEN_32 : 116'h0) | (_booth_neg_WIRE_6 ? ~_GEN_32 : 116'h0), 12'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_7_elementVs2L_T_2 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_33 = (one_7 ? {{2{_partProd_7_elementVs2L_T_2}}, io_vs2[15:8]} : 10'h0) | (double_7 ? {_partProd_7_elementVs2L_T_2, io_vs2[15:8], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_7_elementVs2L_T_6 = io_vs2[15] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [17:0]  _GEN_34 = (one_7 ? {{2{_partProd_7_elementVs2L_T_6}}, io_vs2[15:0]} : 18'h0) | (double_7 ? {_partProd_7_elementVs2L_T_6, io_vs2[15:0], 1'h0} : 18'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_7_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [49:0]  _GEN_35 = (one_7 ? {{18{_partProd_7_elementVs2L_T_10}}, io_vs2[31:0]} : 50'h0) | (double_7 ? {{17{_partProd_7_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 50'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_7_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [113:0] _GEN_36 = (one_7 ? {{50{_partProd_7_elementVs2L_T_14}}, io_vs2} : 114'h0) | (double_7 ? {{49{_partProd_7_elementVs2L_T_14}}, io_vs2, 1'h0} : 114'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_7_WIRE = (io_sew_oneHot[0] ? {96'h0, (positive_7 ? _GEN_33 : 10'h0) | (_booth_neg_WIRE_7 ? ~_GEN_33 : 10'h0), 22'h0} : 128'h0) | (io_sew_oneHot[1] ? {96'h0, (positive_7 ? _GEN_34 : 18'h0) | (_booth_neg_WIRE_7 ? ~_GEN_34 : 18'h0), 14'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_7 ? _GEN_35 : 50'h0) | (_booth_neg_WIRE_7 ? ~_GEN_35 : 50'h0), 14'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_7 ? _GEN_36 : 114'h0) | (_booth_neg_WIRE_7 ? ~_GEN_36 : 114'h0), 14'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_8_elementVs2L_T_2 = io_vs2[23] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_8_boothDouble = (one_8 ? {{8{_partProd_8_elementVs2L_T_2}}, io_vs2[23:16]} : 16'h0) | (double_8 ? {{7{_partProd_8_elementVs2L_T_2}}, io_vs2[23:16], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_8_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [31:0]  partProd_8_boothDouble_1 = (one_8 ? {{16{_partProd_8_elementVs2L_T_6}}, io_vs2[31:16]} : 32'h0) | (double_8 ? {{15{_partProd_8_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 32'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_8_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [47:0]  _GEN_37 = (one_8 ? {{16{_partProd_8_elementVs2L_T_10}}, io_vs2[31:0]} : 48'h0) | (double_8 ? {{15{_partProd_8_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 48'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_8_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [111:0] _GEN_38 = (one_8 ? {{48{_partProd_8_elementVs2L_T_14}}, io_vs2} : 112'h0) | (double_8 ? {{47{_partProd_8_elementVs2L_T_14}}, io_vs2, 1'h0} : 112'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_8_WIRE = (io_sew_oneHot[0] ? {80'h0, (positive_8 ? partProd_8_boothDouble : 16'h0) | (_booth_neg_WIRE_8 ? ~partProd_8_boothDouble : 16'h0), 32'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_8 ? partProd_8_boothDouble_1 : 32'h0) | (_booth_neg_WIRE_8 ? ~partProd_8_boothDouble_1 : 32'h0), 32'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_8 ? _GEN_37 : 48'h0) | (_booth_neg_WIRE_8 ? ~_GEN_37 : 48'h0), 16'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_8 ? _GEN_38 : 112'h0) | (_booth_neg_WIRE_8 ? ~_GEN_38 : 112'h0), 16'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:47, :156:40]
  wire         _partProd_9_elementVs2L_T_2 = io_vs2[23] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_39 = (one_9 ? {{6{_partProd_9_elementVs2L_T_2}}, io_vs2[23:16]} : 14'h0) | (double_9 ? {{5{_partProd_9_elementVs2L_T_2}}, io_vs2[23:16], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_9_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [29:0]  _GEN_40 = (one_9 ? {{14{_partProd_9_elementVs2L_T_6}}, io_vs2[31:16]} : 30'h0) | (double_9 ? {{13{_partProd_9_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 30'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_9_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [45:0]  _GEN_41 = (one_9 ? {{14{_partProd_9_elementVs2L_T_10}}, io_vs2[31:0]} : 46'h0) | (double_9 ? {{13{_partProd_9_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 46'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_9_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [109:0] _GEN_42 = (one_9 ? {{46{_partProd_9_elementVs2L_T_14}}, io_vs2} : 110'h0) | (double_9 ? {{45{_partProd_9_elementVs2L_T_14}}, io_vs2, 1'h0} : 110'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_9_WIRE = (io_sew_oneHot[0] ? {80'h0, (positive_9 ? _GEN_39 : 14'h0) | (_booth_neg_WIRE_9 ? ~_GEN_39 : 14'h0), 34'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_9 ? _GEN_40 : 30'h0) | (_booth_neg_WIRE_9 ? ~_GEN_40 : 30'h0), 34'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_9 ? _GEN_41 : 46'h0) | (_booth_neg_WIRE_9 ? ~_GEN_41 : 46'h0), 18'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_9 ? _GEN_42 : 110'h0) | (_booth_neg_WIRE_9 ? ~_GEN_42 : 110'h0), 18'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_10_elementVs2L_T_2 = io_vs2[23] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_43 = (one_10 ? {{4{_partProd_10_elementVs2L_T_2}}, io_vs2[23:16]} : 12'h0) | (double_10 ? {{3{_partProd_10_elementVs2L_T_2}}, io_vs2[23:16], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_10_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [27:0]  _GEN_44 = (one_10 ? {{12{_partProd_10_elementVs2L_T_6}}, io_vs2[31:16]} : 28'h0) | (double_10 ? {{11{_partProd_10_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 28'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_10_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [43:0]  _GEN_45 = (one_10 ? {{12{_partProd_10_elementVs2L_T_10}}, io_vs2[31:0]} : 44'h0) | (double_10 ? {{11{_partProd_10_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 44'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_10_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [107:0] _GEN_46 = (one_10 ? {{44{_partProd_10_elementVs2L_T_14}}, io_vs2} : 108'h0) | (double_10 ? {{43{_partProd_10_elementVs2L_T_14}}, io_vs2, 1'h0} : 108'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_10_WIRE = (io_sew_oneHot[0] ? {80'h0, (positive_10 ? _GEN_43 : 12'h0) | (_booth_neg_WIRE_10 ? ~_GEN_43 : 12'h0), 36'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_10 ? _GEN_44 : 28'h0) | (_booth_neg_WIRE_10 ? ~_GEN_44 : 28'h0), 36'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_10 ? _GEN_45 : 44'h0) | (_booth_neg_WIRE_10 ? ~_GEN_45 : 44'h0), 20'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_10 ? _GEN_46 : 108'h0) | (_booth_neg_WIRE_10 ? ~_GEN_46 : 108'h0), 20'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_11_elementVs2L_T_2 = io_vs2[23] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_47 = (one_11 ? {{2{_partProd_11_elementVs2L_T_2}}, io_vs2[23:16]} : 10'h0) | (double_11 ? {_partProd_11_elementVs2L_T_2, io_vs2[23:16], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_11_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [25:0]  _GEN_48 = (one_11 ? {{10{_partProd_11_elementVs2L_T_6}}, io_vs2[31:16]} : 26'h0) | (double_11 ? {{9{_partProd_11_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 26'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_11_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [41:0]  _GEN_49 = (one_11 ? {{10{_partProd_11_elementVs2L_T_10}}, io_vs2[31:0]} : 42'h0) | (double_11 ? {{9{_partProd_11_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 42'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_11_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [105:0] _GEN_50 = (one_11 ? {{42{_partProd_11_elementVs2L_T_14}}, io_vs2} : 106'h0) | (double_11 ? {{41{_partProd_11_elementVs2L_T_14}}, io_vs2, 1'h0} : 106'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_11_WIRE = (io_sew_oneHot[0] ? {80'h0, (positive_11 ? _GEN_47 : 10'h0) | (_booth_neg_WIRE_11 ? ~_GEN_47 : 10'h0), 38'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_11 ? _GEN_48 : 26'h0) | (_booth_neg_WIRE_11 ? ~_GEN_48 : 26'h0), 38'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_11 ? _GEN_49 : 42'h0) | (_booth_neg_WIRE_11 ? ~_GEN_49 : 42'h0), 22'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_11 ? _GEN_50 : 106'h0) | (_booth_neg_WIRE_11 ? ~_GEN_50 : 106'h0), 22'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_12_elementVs2L_T_2 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_12_boothDouble = (one_12 ? {{8{_partProd_12_elementVs2L_T_2}}, io_vs2[31:24]} : 16'h0) | (double_12 ? {{7{_partProd_12_elementVs2L_T_2}}, io_vs2[31:24], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_12_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [23:0]  _GEN_51 = (one_12 ? {{8{_partProd_12_elementVs2L_T_6}}, io_vs2[31:16]} : 24'h0) | (double_12 ? {{7{_partProd_12_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 24'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_12_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [39:0]  _GEN_52 = (one_12 ? {{8{_partProd_12_elementVs2L_T_10}}, io_vs2[31:0]} : 40'h0) | (double_12 ? {{7{_partProd_12_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 40'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_12_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [103:0] _GEN_53 = (one_12 ? {{40{_partProd_12_elementVs2L_T_14}}, io_vs2} : 104'h0) | (double_12 ? {{39{_partProd_12_elementVs2L_T_14}}, io_vs2, 1'h0} : 104'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_12_WIRE = (io_sew_oneHot[0] ? {64'h0, (positive_12 ? partProd_12_boothDouble : 16'h0) | (_booth_neg_WIRE_12 ? ~partProd_12_boothDouble : 16'h0), 48'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_12 ? _GEN_51 : 24'h0) | (_booth_neg_WIRE_12 ? ~_GEN_51 : 24'h0), 40'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_12 ? _GEN_52 : 40'h0) | (_booth_neg_WIRE_12 ? ~_GEN_52 : 40'h0), 24'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_12 ? _GEN_53 : 104'h0) | (_booth_neg_WIRE_12 ? ~_GEN_53 : 104'h0), 24'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_13_elementVs2L_T_2 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_54 = (one_13 ? {{6{_partProd_13_elementVs2L_T_2}}, io_vs2[31:24]} : 14'h0) | (double_13 ? {{5{_partProd_13_elementVs2L_T_2}}, io_vs2[31:24], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_13_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [21:0]  _GEN_55 = (one_13 ? {{6{_partProd_13_elementVs2L_T_6}}, io_vs2[31:16]} : 22'h0) | (double_13 ? {{5{_partProd_13_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 22'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_13_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [37:0]  _GEN_56 = (one_13 ? {{6{_partProd_13_elementVs2L_T_10}}, io_vs2[31:0]} : 38'h0) | (double_13 ? {{5{_partProd_13_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 38'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_13_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [101:0] _GEN_57 = (one_13 ? {{38{_partProd_13_elementVs2L_T_14}}, io_vs2} : 102'h0) | (double_13 ? {{37{_partProd_13_elementVs2L_T_14}}, io_vs2, 1'h0} : 102'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_13_WIRE = (io_sew_oneHot[0] ? {64'h0, (positive_13 ? _GEN_54 : 14'h0) | (_booth_neg_WIRE_13 ? ~_GEN_54 : 14'h0), 50'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_13 ? _GEN_55 : 22'h0) | (_booth_neg_WIRE_13 ? ~_GEN_55 : 22'h0), 42'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_13 ? _GEN_56 : 38'h0) | (_booth_neg_WIRE_13 ? ~_GEN_56 : 38'h0), 26'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_13 ? _GEN_57 : 102'h0) | (_booth_neg_WIRE_13 ? ~_GEN_57 : 102'h0), 26'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_14_elementVs2L_T_2 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_58 = (one_14 ? {{4{_partProd_14_elementVs2L_T_2}}, io_vs2[31:24]} : 12'h0) | (double_14 ? {{3{_partProd_14_elementVs2L_T_2}}, io_vs2[31:24], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_14_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [19:0]  _GEN_59 = (one_14 ? {{4{_partProd_14_elementVs2L_T_6}}, io_vs2[31:16]} : 20'h0) | (double_14 ? {{3{_partProd_14_elementVs2L_T_6}}, io_vs2[31:16], 1'h0} : 20'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_14_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [35:0]  _GEN_60 = (one_14 ? {{4{_partProd_14_elementVs2L_T_10}}, io_vs2[31:0]} : 36'h0) | (double_14 ? {{3{_partProd_14_elementVs2L_T_10}}, io_vs2[31:0], 1'h0} : 36'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_14_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [99:0]  _GEN_61 = (one_14 ? {{36{_partProd_14_elementVs2L_T_14}}, io_vs2} : 100'h0) | (double_14 ? {{35{_partProd_14_elementVs2L_T_14}}, io_vs2, 1'h0} : 100'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_14_WIRE = (io_sew_oneHot[0] ? {64'h0, (positive_14 ? _GEN_58 : 12'h0) | (_booth_neg_WIRE_14 ? ~_GEN_58 : 12'h0), 52'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_14 ? _GEN_59 : 20'h0) | (_booth_neg_WIRE_14 ? ~_GEN_59 : 20'h0), 44'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_14 ? _GEN_60 : 36'h0) | (_booth_neg_WIRE_14 ? ~_GEN_60 : 36'h0), 28'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_14 ? _GEN_61 : 100'h0) | (_booth_neg_WIRE_14 ? ~_GEN_61 : 100'h0), 28'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_15_elementVs2L_T_2 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_62 = (one_15 ? {{2{_partProd_15_elementVs2L_T_2}}, io_vs2[31:24]} : 10'h0) | (double_15 ? {_partProd_15_elementVs2L_T_2, io_vs2[31:24], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_15_elementVs2L_T_6 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [17:0]  _GEN_63 = (one_15 ? {{2{_partProd_15_elementVs2L_T_6}}, io_vs2[31:16]} : 18'h0) | (double_15 ? {_partProd_15_elementVs2L_T_6, io_vs2[31:16], 1'h0} : 18'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_15_elementVs2L_T_10 = io_vs2[31] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [33:0]  _GEN_64 = (one_15 ? {{2{_partProd_15_elementVs2L_T_10}}, io_vs2[31:0]} : 34'h0) | (double_15 ? {_partProd_15_elementVs2L_T_10, io_vs2[31:0], 1'h0} : 34'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_15_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [97:0]  _GEN_65 = (one_15 ? {{34{_partProd_15_elementVs2L_T_14}}, io_vs2} : 98'h0) | (double_15 ? {{33{_partProd_15_elementVs2L_T_14}}, io_vs2, 1'h0} : 98'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_15_WIRE = (io_sew_oneHot[0] ? {64'h0, (positive_15 ? _GEN_62 : 10'h0) | (_booth_neg_WIRE_15 ? ~_GEN_62 : 10'h0), 54'h0} : 128'h0) | (io_sew_oneHot[1] ? {64'h0, (positive_15 ? _GEN_63 : 18'h0) | (_booth_neg_WIRE_15 ? ~_GEN_63 : 18'h0), 46'h0} : 128'h0) | (io_sew_oneHot[2] ? {64'h0, (positive_15 ? _GEN_64 : 34'h0) | (_booth_neg_WIRE_15 ? ~_GEN_64 : 34'h0), 30'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_15 ? _GEN_65 : 98'h0) | (_booth_neg_WIRE_15 ? ~_GEN_65 : 98'h0), 30'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_16_elementVs2L_T_2 = io_vs2[39] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_16_boothDouble = (one_16 ? {{8{_partProd_16_elementVs2L_T_2}}, io_vs2[39:32]} : 16'h0) | (double_16 ? {{7{_partProd_16_elementVs2L_T_2}}, io_vs2[39:32], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_16_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [31:0]  partProd_16_boothDouble_1 = (one_16 ? {{16{_partProd_16_elementVs2L_T_6}}, io_vs2[47:32]} : 32'h0) | (double_16 ? {{15{_partProd_16_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 32'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_16_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [63:0]  partProd_16_boothDouble_2 = (one_16 ? {{32{_partProd_16_elementVs2L_T_10}}, io_vs2[63:32]} : 64'h0) | (double_16 ? {{31{_partProd_16_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_16_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [95:0]  _GEN_66 = (one_16 ? {{32{_partProd_16_elementVs2L_T_14}}, io_vs2} : 96'h0) | (double_16 ? {{31{_partProd_16_elementVs2L_T_14}}, io_vs2, 1'h0} : 96'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_16_WIRE = (io_sew_oneHot[0] ? {48'h0, (positive_16 ? partProd_16_boothDouble : 16'h0) | (_booth_neg_WIRE_16 ? ~partProd_16_boothDouble : 16'h0), 64'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_16 ? partProd_16_boothDouble_1 : 32'h0) | (_booth_neg_WIRE_16 ? ~partProd_16_boothDouble_1 : 32'h0), 64'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_16 ? partProd_16_boothDouble_2 : 64'h0) | (_booth_neg_WIRE_16 ? ~partProd_16_boothDouble_2 : 64'h0), 64'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_16 ? _GEN_66 : 96'h0) | (_booth_neg_WIRE_16 ? ~_GEN_66 : 96'h0), 32'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:47, :156:40]
  wire         _partProd_17_elementVs2L_T_2 = io_vs2[39] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_67 = (one_17 ? {{6{_partProd_17_elementVs2L_T_2}}, io_vs2[39:32]} : 14'h0) | (double_17 ? {{5{_partProd_17_elementVs2L_T_2}}, io_vs2[39:32], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_17_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [29:0]  _GEN_68 = (one_17 ? {{14{_partProd_17_elementVs2L_T_6}}, io_vs2[47:32]} : 30'h0) | (double_17 ? {{13{_partProd_17_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 30'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_17_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [61:0]  _GEN_69 = (one_17 ? {{30{_partProd_17_elementVs2L_T_10}}, io_vs2[63:32]} : 62'h0) | (double_17 ? {{29{_partProd_17_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 62'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_17_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [93:0]  _GEN_70 = (one_17 ? {{30{_partProd_17_elementVs2L_T_14}}, io_vs2} : 94'h0) | (double_17 ? {{29{_partProd_17_elementVs2L_T_14}}, io_vs2, 1'h0} : 94'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_17_WIRE = (io_sew_oneHot[0] ? {48'h0, (positive_17 ? _GEN_67 : 14'h0) | (_booth_neg_WIRE_17 ? ~_GEN_67 : 14'h0), 66'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_17 ? _GEN_68 : 30'h0) | (_booth_neg_WIRE_17 ? ~_GEN_68 : 30'h0), 66'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_17 ? _GEN_69 : 62'h0) | (_booth_neg_WIRE_17 ? ~_GEN_69 : 62'h0), 66'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_17 ? _GEN_70 : 94'h0) | (_booth_neg_WIRE_17 ? ~_GEN_70 : 94'h0), 34'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_18_elementVs2L_T_2 = io_vs2[39] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_71 = (one_18 ? {{4{_partProd_18_elementVs2L_T_2}}, io_vs2[39:32]} : 12'h0) | (double_18 ? {{3{_partProd_18_elementVs2L_T_2}}, io_vs2[39:32], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_18_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [27:0]  _GEN_72 = (one_18 ? {{12{_partProd_18_elementVs2L_T_6}}, io_vs2[47:32]} : 28'h0) | (double_18 ? {{11{_partProd_18_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 28'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_18_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [59:0]  _GEN_73 = (one_18 ? {{28{_partProd_18_elementVs2L_T_10}}, io_vs2[63:32]} : 60'h0) | (double_18 ? {{27{_partProd_18_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 60'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_18_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [91:0]  _GEN_74 = (one_18 ? {{28{_partProd_18_elementVs2L_T_14}}, io_vs2} : 92'h0) | (double_18 ? {{27{_partProd_18_elementVs2L_T_14}}, io_vs2, 1'h0} : 92'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_18_WIRE = (io_sew_oneHot[0] ? {48'h0, (positive_18 ? _GEN_71 : 12'h0) | (_booth_neg_WIRE_18 ? ~_GEN_71 : 12'h0), 68'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_18 ? _GEN_72 : 28'h0) | (_booth_neg_WIRE_18 ? ~_GEN_72 : 28'h0), 68'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_18 ? _GEN_73 : 60'h0) | (_booth_neg_WIRE_18 ? ~_GEN_73 : 60'h0), 68'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_18 ? _GEN_74 : 92'h0) | (_booth_neg_WIRE_18 ? ~_GEN_74 : 92'h0), 36'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_19_elementVs2L_T_2 = io_vs2[39] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_75 = (one_19 ? {{2{_partProd_19_elementVs2L_T_2}}, io_vs2[39:32]} : 10'h0) | (double_19 ? {_partProd_19_elementVs2L_T_2, io_vs2[39:32], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_19_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [25:0]  _GEN_76 = (one_19 ? {{10{_partProd_19_elementVs2L_T_6}}, io_vs2[47:32]} : 26'h0) | (double_19 ? {{9{_partProd_19_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 26'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_19_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [57:0]  _GEN_77 = (one_19 ? {{26{_partProd_19_elementVs2L_T_10}}, io_vs2[63:32]} : 58'h0) | (double_19 ? {{25{_partProd_19_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 58'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_19_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [89:0]  _GEN_78 = (one_19 ? {{26{_partProd_19_elementVs2L_T_14}}, io_vs2} : 90'h0) | (double_19 ? {{25{_partProd_19_elementVs2L_T_14}}, io_vs2, 1'h0} : 90'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_19_WIRE = (io_sew_oneHot[0] ? {48'h0, (positive_19 ? _GEN_75 : 10'h0) | (_booth_neg_WIRE_19 ? ~_GEN_75 : 10'h0), 70'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_19 ? _GEN_76 : 26'h0) | (_booth_neg_WIRE_19 ? ~_GEN_76 : 26'h0), 70'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_19 ? _GEN_77 : 58'h0) | (_booth_neg_WIRE_19 ? ~_GEN_77 : 58'h0), 70'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_19 ? _GEN_78 : 90'h0) | (_booth_neg_WIRE_19 ? ~_GEN_78 : 90'h0), 38'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_20_elementVs2L_T_2 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_20_boothDouble = (one_20 ? {{8{_partProd_20_elementVs2L_T_2}}, io_vs2[47:40]} : 16'h0) | (double_20 ? {{7{_partProd_20_elementVs2L_T_2}}, io_vs2[47:40], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_20_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [23:0]  _GEN_79 = (one_20 ? {{8{_partProd_20_elementVs2L_T_6}}, io_vs2[47:32]} : 24'h0) | (double_20 ? {{7{_partProd_20_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 24'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_20_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [55:0]  _GEN_80 = (one_20 ? {{24{_partProd_20_elementVs2L_T_10}}, io_vs2[63:32]} : 56'h0) | (double_20 ? {{23{_partProd_20_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 56'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_20_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [87:0]  _GEN_81 = (one_20 ? {{24{_partProd_20_elementVs2L_T_14}}, io_vs2} : 88'h0) | (double_20 ? {{23{_partProd_20_elementVs2L_T_14}}, io_vs2, 1'h0} : 88'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_20_WIRE = (io_sew_oneHot[0] ? {32'h0, (positive_20 ? partProd_20_boothDouble : 16'h0) | (_booth_neg_WIRE_20 ? ~partProd_20_boothDouble : 16'h0), 80'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_20 ? _GEN_79 : 24'h0) | (_booth_neg_WIRE_20 ? ~_GEN_79 : 24'h0), 72'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_20 ? _GEN_80 : 56'h0) | (_booth_neg_WIRE_20 ? ~_GEN_80 : 56'h0), 72'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_20 ? _GEN_81 : 88'h0) | (_booth_neg_WIRE_20 ? ~_GEN_81 : 88'h0), 40'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_21_elementVs2L_T_2 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_82 = (one_21 ? {{6{_partProd_21_elementVs2L_T_2}}, io_vs2[47:40]} : 14'h0) | (double_21 ? {{5{_partProd_21_elementVs2L_T_2}}, io_vs2[47:40], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_21_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [21:0]  _GEN_83 = (one_21 ? {{6{_partProd_21_elementVs2L_T_6}}, io_vs2[47:32]} : 22'h0) | (double_21 ? {{5{_partProd_21_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 22'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_21_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [53:0]  _GEN_84 = (one_21 ? {{22{_partProd_21_elementVs2L_T_10}}, io_vs2[63:32]} : 54'h0) | (double_21 ? {{21{_partProd_21_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 54'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_21_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [85:0]  _GEN_85 = (one_21 ? {{22{_partProd_21_elementVs2L_T_14}}, io_vs2} : 86'h0) | (double_21 ? {{21{_partProd_21_elementVs2L_T_14}}, io_vs2, 1'h0} : 86'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_21_WIRE = (io_sew_oneHot[0] ? {32'h0, (positive_21 ? _GEN_82 : 14'h0) | (_booth_neg_WIRE_21 ? ~_GEN_82 : 14'h0), 82'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_21 ? _GEN_83 : 22'h0) | (_booth_neg_WIRE_21 ? ~_GEN_83 : 22'h0), 74'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_21 ? _GEN_84 : 54'h0) | (_booth_neg_WIRE_21 ? ~_GEN_84 : 54'h0), 74'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_21 ? _GEN_85 : 86'h0) | (_booth_neg_WIRE_21 ? ~_GEN_85 : 86'h0), 42'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_22_elementVs2L_T_2 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_86 = (one_22 ? {{4{_partProd_22_elementVs2L_T_2}}, io_vs2[47:40]} : 12'h0) | (double_22 ? {{3{_partProd_22_elementVs2L_T_2}}, io_vs2[47:40], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_22_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [19:0]  _GEN_87 = (one_22 ? {{4{_partProd_22_elementVs2L_T_6}}, io_vs2[47:32]} : 20'h0) | (double_22 ? {{3{_partProd_22_elementVs2L_T_6}}, io_vs2[47:32], 1'h0} : 20'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_22_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [51:0]  _GEN_88 = (one_22 ? {{20{_partProd_22_elementVs2L_T_10}}, io_vs2[63:32]} : 52'h0) | (double_22 ? {{19{_partProd_22_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 52'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_22_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [83:0]  _GEN_89 = (one_22 ? {{20{_partProd_22_elementVs2L_T_14}}, io_vs2} : 84'h0) | (double_22 ? {{19{_partProd_22_elementVs2L_T_14}}, io_vs2, 1'h0} : 84'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_22_WIRE = (io_sew_oneHot[0] ? {32'h0, (positive_22 ? _GEN_86 : 12'h0) | (_booth_neg_WIRE_22 ? ~_GEN_86 : 12'h0), 84'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_22 ? _GEN_87 : 20'h0) | (_booth_neg_WIRE_22 ? ~_GEN_87 : 20'h0), 76'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_22 ? _GEN_88 : 52'h0) | (_booth_neg_WIRE_22 ? ~_GEN_88 : 52'h0), 76'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_22 ? _GEN_89 : 84'h0) | (_booth_neg_WIRE_22 ? ~_GEN_89 : 84'h0), 44'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_23_elementVs2L_T_2 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_90 = (one_23 ? {{2{_partProd_23_elementVs2L_T_2}}, io_vs2[47:40]} : 10'h0) | (double_23 ? {_partProd_23_elementVs2L_T_2, io_vs2[47:40], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_23_elementVs2L_T_6 = io_vs2[47] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [17:0]  _GEN_91 = (one_23 ? {{2{_partProd_23_elementVs2L_T_6}}, io_vs2[47:32]} : 18'h0) | (double_23 ? {_partProd_23_elementVs2L_T_6, io_vs2[47:32], 1'h0} : 18'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_23_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [49:0]  _GEN_92 = (one_23 ? {{18{_partProd_23_elementVs2L_T_10}}, io_vs2[63:32]} : 50'h0) | (double_23 ? {{17{_partProd_23_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 50'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_23_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [81:0]  _GEN_93 = (one_23 ? {{18{_partProd_23_elementVs2L_T_14}}, io_vs2} : 82'h0) | (double_23 ? {{17{_partProd_23_elementVs2L_T_14}}, io_vs2, 1'h0} : 82'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_23_WIRE = (io_sew_oneHot[0] ? {32'h0, (positive_23 ? _GEN_90 : 10'h0) | (_booth_neg_WIRE_23 ? ~_GEN_90 : 10'h0), 86'h0} : 128'h0) | (io_sew_oneHot[1] ? {32'h0, (positive_23 ? _GEN_91 : 18'h0) | (_booth_neg_WIRE_23 ? ~_GEN_91 : 18'h0), 78'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_23 ? _GEN_92 : 50'h0) | (_booth_neg_WIRE_23 ? ~_GEN_92 : 50'h0), 78'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_23 ? _GEN_93 : 82'h0) | (_booth_neg_WIRE_23 ? ~_GEN_93 : 82'h0), 46'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_24_elementVs2L_T_2 = io_vs2[55] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_24_boothDouble = (one_24 ? {{8{_partProd_24_elementVs2L_T_2}}, io_vs2[55:48]} : 16'h0) | (double_24 ? {{7{_partProd_24_elementVs2L_T_2}}, io_vs2[55:48], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_24_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [31:0]  partProd_24_boothDouble_1 = (one_24 ? {{16{_partProd_24_elementVs2L_T_6}}, io_vs2[63:48]} : 32'h0) | (double_24 ? {{15{_partProd_24_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 32'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_24_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [47:0]  _GEN_94 = (one_24 ? {{16{_partProd_24_elementVs2L_T_10}}, io_vs2[63:32]} : 48'h0) | (double_24 ? {{15{_partProd_24_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 48'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_24_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [79:0]  _GEN_95 = (one_24 ? {{16{_partProd_24_elementVs2L_T_14}}, io_vs2} : 80'h0) | (double_24 ? {{15{_partProd_24_elementVs2L_T_14}}, io_vs2, 1'h0} : 80'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_24_WIRE = (io_sew_oneHot[0] ? {16'h0, (positive_24 ? partProd_24_boothDouble : 16'h0) | (_booth_neg_WIRE_24 ? ~partProd_24_boothDouble : 16'h0), 96'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_24 ? partProd_24_boothDouble_1 : 32'h0) | (_booth_neg_WIRE_24 ? ~partProd_24_boothDouble_1 : 32'h0), 96'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_24 ? _GEN_94 : 48'h0) | (_booth_neg_WIRE_24 ? ~_GEN_94 : 48'h0), 80'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_24 ? _GEN_95 : 80'h0) | (_booth_neg_WIRE_24 ? ~_GEN_95 : 80'h0), 48'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:47, :156:40]
  wire         _partProd_25_elementVs2L_T_2 = io_vs2[55] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_96 = (one_25 ? {{6{_partProd_25_elementVs2L_T_2}}, io_vs2[55:48]} : 14'h0) | (double_25 ? {{5{_partProd_25_elementVs2L_T_2}}, io_vs2[55:48], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_25_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [29:0]  _GEN_97 = (one_25 ? {{14{_partProd_25_elementVs2L_T_6}}, io_vs2[63:48]} : 30'h0) | (double_25 ? {{13{_partProd_25_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 30'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_25_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [45:0]  _GEN_98 = (one_25 ? {{14{_partProd_25_elementVs2L_T_10}}, io_vs2[63:32]} : 46'h0) | (double_25 ? {{13{_partProd_25_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 46'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_25_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [77:0]  _GEN_99 = (one_25 ? {{14{_partProd_25_elementVs2L_T_14}}, io_vs2} : 78'h0) | (double_25 ? {{13{_partProd_25_elementVs2L_T_14}}, io_vs2, 1'h0} : 78'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_25_WIRE = (io_sew_oneHot[0] ? {16'h0, (positive_25 ? _GEN_96 : 14'h0) | (_booth_neg_WIRE_25 ? ~_GEN_96 : 14'h0), 98'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_25 ? _GEN_97 : 30'h0) | (_booth_neg_WIRE_25 ? ~_GEN_97 : 30'h0), 98'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_25 ? _GEN_98 : 46'h0) | (_booth_neg_WIRE_25 ? ~_GEN_98 : 46'h0), 82'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_25 ? _GEN_99 : 78'h0) | (_booth_neg_WIRE_25 ? ~_GEN_99 : 78'h0), 50'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_26_elementVs2L_T_2 = io_vs2[55] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_100 = (one_26 ? {{4{_partProd_26_elementVs2L_T_2}}, io_vs2[55:48]} : 12'h0) | (double_26 ? {{3{_partProd_26_elementVs2L_T_2}}, io_vs2[55:48], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_26_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [27:0]  _GEN_101 = (one_26 ? {{12{_partProd_26_elementVs2L_T_6}}, io_vs2[63:48]} : 28'h0) | (double_26 ? {{11{_partProd_26_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 28'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_26_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [43:0]  _GEN_102 = (one_26 ? {{12{_partProd_26_elementVs2L_T_10}}, io_vs2[63:32]} : 44'h0) | (double_26 ? {{11{_partProd_26_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 44'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_26_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [75:0]  _GEN_103 = (one_26 ? {{12{_partProd_26_elementVs2L_T_14}}, io_vs2} : 76'h0) | (double_26 ? {{11{_partProd_26_elementVs2L_T_14}}, io_vs2, 1'h0} : 76'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_26_WIRE = (io_sew_oneHot[0] ? {16'h0, (positive_26 ? _GEN_100 : 12'h0) | (_booth_neg_WIRE_26 ? ~_GEN_100 : 12'h0), 100'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_26 ? _GEN_101 : 28'h0) | (_booth_neg_WIRE_26 ? ~_GEN_101 : 28'h0), 100'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_26 ? _GEN_102 : 44'h0) | (_booth_neg_WIRE_26 ? ~_GEN_102 : 44'h0), 84'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_26 ? _GEN_103 : 76'h0) | (_booth_neg_WIRE_26 ? ~_GEN_103 : 76'h0), 52'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_27_elementVs2L_T_2 = io_vs2[55] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_104 = (one_27 ? {{2{_partProd_27_elementVs2L_T_2}}, io_vs2[55:48]} : 10'h0) | (double_27 ? {_partProd_27_elementVs2L_T_2, io_vs2[55:48], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_27_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [25:0]  _GEN_105 = (one_27 ? {{10{_partProd_27_elementVs2L_T_6}}, io_vs2[63:48]} : 26'h0) | (double_27 ? {{9{_partProd_27_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 26'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_27_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [41:0]  _GEN_106 = (one_27 ? {{10{_partProd_27_elementVs2L_T_10}}, io_vs2[63:32]} : 42'h0) | (double_27 ? {{9{_partProd_27_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 42'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_27_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [73:0]  _GEN_107 = (one_27 ? {{10{_partProd_27_elementVs2L_T_14}}, io_vs2} : 74'h0) | (double_27 ? {{9{_partProd_27_elementVs2L_T_14}}, io_vs2, 1'h0} : 74'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_27_WIRE = (io_sew_oneHot[0] ? {16'h0, (positive_27 ? _GEN_104 : 10'h0) | (_booth_neg_WIRE_27 ? ~_GEN_104 : 10'h0), 102'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_27 ? _GEN_105 : 26'h0) | (_booth_neg_WIRE_27 ? ~_GEN_105 : 26'h0), 102'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_27 ? _GEN_106 : 42'h0) | (_booth_neg_WIRE_27 ? ~_GEN_106 : 42'h0), 86'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_27 ? _GEN_107 : 74'h0) | (_booth_neg_WIRE_27 ? ~_GEN_107 : 74'h0), 54'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_28_elementVs2L_T_2 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [15:0]  partProd_28_boothDouble = (one_28 ? {{8{_partProd_28_elementVs2L_T_2}}, io_vs2[63:56]} : 16'h0) | (double_28 ? {{7{_partProd_28_elementVs2L_T_2}}, io_vs2[63:56], 1'h0} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire         _partProd_28_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [23:0]  _GEN_108 = (one_28 ? {{8{_partProd_28_elementVs2L_T_6}}, io_vs2[63:48]} : 24'h0) | (double_28 ? {{7{_partProd_28_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 24'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_28_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [39:0]  _GEN_109 = (one_28 ? {{8{_partProd_28_elementVs2L_T_10}}, io_vs2[63:32]} : 40'h0) | (double_28 ? {{7{_partProd_28_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 40'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_28_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [71:0]  _GEN_110 = (one_28 ? {{8{_partProd_28_elementVs2L_T_14}}, io_vs2} : 72'h0) | (double_28 ? {{7{_partProd_28_elementVs2L_T_14}}, io_vs2, 1'h0} : 72'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_28_WIRE = (io_sew_oneHot[0] ? {(positive_28 ? partProd_28_boothDouble : 16'h0) | (_booth_neg_WIRE_28 ? ~partProd_28_boothDouble : 16'h0), 112'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_28 ? _GEN_108 : 24'h0) | (_booth_neg_WIRE_28 ? ~_GEN_108 : 24'h0), 104'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_28 ? _GEN_109 : 40'h0) | (_booth_neg_WIRE_28 ? ~_GEN_109 : 40'h0), 88'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_28 ? _GEN_110 : 72'h0) | (_booth_neg_WIRE_28 ? ~_GEN_110 : 72'h0), 56'h0} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_29_elementVs2L_T_2 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [13:0]  _GEN_111 = (one_29 ? {{6{_partProd_29_elementVs2L_T_2}}, io_vs2[63:56]} : 14'h0) | (double_29 ? {{5{_partProd_29_elementVs2L_T_2}}, io_vs2[63:56], 1'h0} : 14'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_29_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [21:0]  _GEN_112 = (one_29 ? {{6{_partProd_29_elementVs2L_T_6}}, io_vs2[63:48]} : 22'h0) | (double_29 ? {{5{_partProd_29_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 22'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_29_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [37:0]  _GEN_113 = (one_29 ? {{6{_partProd_29_elementVs2L_T_10}}, io_vs2[63:32]} : 38'h0) | (double_29 ? {{5{_partProd_29_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 38'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_29_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [69:0]  _GEN_114 = (one_29 ? {{6{_partProd_29_elementVs2L_T_14}}, io_vs2} : 70'h0) | (double_29 ? {{5{_partProd_29_elementVs2L_T_14}}, io_vs2, 1'h0} : 70'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_29_WIRE = (io_sew_oneHot[0] ? {(positive_29 ? _GEN_111 : 14'h0) | (_booth_neg_WIRE_29 ? ~_GEN_111 : 14'h0), 114'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_29 ? _GEN_112 : 22'h0) | (_booth_neg_WIRE_29 ? ~_GEN_112 : 22'h0), 106'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_29 ? _GEN_113 : 38'h0) | (_booth_neg_WIRE_29 ? ~_GEN_113 : 38'h0), 90'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_29 ? _GEN_114 : 70'h0) | (_booth_neg_WIRE_29 ? ~_GEN_114 : 70'h0), 58'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_30_elementVs2L_T_2 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [11:0]  _GEN_115 = (one_30 ? {{4{_partProd_30_elementVs2L_T_2}}, io_vs2[63:56]} : 12'h0) | (double_30 ? {{3{_partProd_30_elementVs2L_T_2}}, io_vs2[63:56], 1'h0} : 12'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_30_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [19:0]  _GEN_116 = (one_30 ? {{4{_partProd_30_elementVs2L_T_6}}, io_vs2[63:48]} : 20'h0) | (double_30 ? {{3{_partProd_30_elementVs2L_T_6}}, io_vs2[63:48], 1'h0} : 20'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_30_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [35:0]  _GEN_117 = (one_30 ? {{4{_partProd_30_elementVs2L_T_10}}, io_vs2[63:32]} : 36'h0) | (double_30 ? {{3{_partProd_30_elementVs2L_T_10}}, io_vs2[63:32], 1'h0} : 36'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_30_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [67:0]  _GEN_118 = (one_30 ? {{4{_partProd_30_elementVs2L_T_14}}, io_vs2} : 68'h0) | (double_30 ? {{3{_partProd_30_elementVs2L_T_14}}, io_vs2, 1'h0} : 68'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_30_WIRE = (io_sew_oneHot[0] ? {(positive_30 ? _GEN_115 : 12'h0) | (_booth_neg_WIRE_30 ? ~_GEN_115 : 12'h0), 116'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_30 ? _GEN_116 : 20'h0) | (_booth_neg_WIRE_30 ? ~_GEN_116 : 20'h0), 108'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_30 ? _GEN_117 : 36'h0) | (_booth_neg_WIRE_30 ? ~_GEN_117 : 36'h0), 92'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_30 ? _GEN_118 : 68'h0) | (_booth_neg_WIRE_30 ? ~_GEN_118 : 68'h0), 60'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire         _partProd_31_elementVs2L_T_2 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [9:0]   _GEN_119 = (one_31 ? {{2{_partProd_31_elementVs2L_T_2}}, io_vs2[63:56]} : 10'h0) | (double_31 ? {_partProd_31_elementVs2L_T_2, io_vs2[63:56], 1'h0} : 10'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_31_elementVs2L_T_6 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [17:0]  _GEN_120 = (one_31 ? {{2{_partProd_31_elementVs2L_T_6}}, io_vs2[63:48]} : 18'h0) | (double_31 ? {_partProd_31_elementVs2L_T_6, io_vs2[63:48], 1'h0} : 18'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_31_elementVs2L_T_10 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:26:36, :34:{34,46}]
  wire [33:0]  _GEN_121 = (one_31 ? {{2{_partProd_31_elementVs2L_T_10}}, io_vs2[63:32]} : 34'h0) | (double_31 ? {_partProd_31_elementVs2L_T_10, io_vs2[63:32], 1'h0} : 34'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:26:36, :34:46, VMac64b.scala:66:20, :67:32, :91:67, :95:34]
  wire         _partProd_31_elementVs2L_T_14 = io_vs2[63] & io_vs2_is_signed;	// @[VFuUtils.scala:34:{34,46}]
  wire [65:0]  _GEN_122 = (one_31 ? {{2{_partProd_31_elementVs2L_T_14}}, io_vs2} : 66'h0) | (double_31 ? {_partProd_31_elementVs2L_T_14, io_vs2, 1'h0} : 66'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:34:46, VMac64b.scala:66:20, :67:32, :91:67]
  wire [127:0] _partProd_31_WIRE = (io_sew_oneHot[0] ? {(positive_31 ? _GEN_119 : 10'h0) | (_booth_neg_WIRE_31 ? ~_GEN_119 : 10'h0), 118'h0} : 128'h0) | (io_sew_oneHot[1] ? {(positive_31 ? _GEN_120 : 18'h0) | (_booth_neg_WIRE_31 ? ~_GEN_120 : 18'h0), 110'h0} : 128'h0) | (io_sew_oneHot[2] ? {(positive_31 ? _GEN_121 : 34'h0) | (_booth_neg_WIRE_31 ? ~_GEN_121 : 34'h0), 94'h0} : 128'h0) | (io_sew_oneHot[3] ? {(positive_31 ? _GEN_122 : 66'h0) | (_booth_neg_WIRE_31 ? ~_GEN_122 : 66'h0), 62'h0} : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:64:26, :65:25, :93:60, :95:{34,47}, :156:40]
  wire [1:0]   _GEN_123 = {1'h0, io_vs1[1]};	// @[Cat.scala:33:92, VMac64b.scala:64:22, :114:40]
  wire [1:0]   _GEN_124 = {1'h0, io_isSub};	// @[Cat.scala:33:92, VMac64b.scala:114:40]
  wire [1:0]   _GEN_125 = {1'h0, _booth_neg_WIRE_16};	// @[Cat.scala:33:92, VMac64b.scala:65:25, :114:40]
  wire [1:0]   _GEN_126 = {1'h0, _booth_neg_WIRE_8};	// @[Cat.scala:33:92, VMac64b.scala:65:25, :114:40]
  wire [1:0]   _GEN_127 = {1'h0, _booth_neg_WIRE_24};	// @[Cat.scala:33:92, VMac64b.scala:65:25, :114:40]
  wire [127:0] _partProd_32_WIRE =
    (io_sew_oneHot[0] ? {io_vs1[63] & ~io_vs1_is_signed ? io_vs2[63:56] : 8'h0, 1'h0, _booth_neg_WIRE_31, 1'h0, _booth_neg_WIRE_30, 1'h0, _booth_neg_WIRE_29, {1'h0, _booth_neg_WIRE_28} + _GEN_124, io_vs1[55] & ~io_vs1_is_signed ? io_vs2[55:48] : 8'h0, 1'h0, _booth_neg_WIRE_27, 1'h0, _booth_neg_WIRE_26, 1'h0, _booth_neg_WIRE_25, _GEN_127 + _GEN_124, io_vs1[47] & ~io_vs1_is_signed ? io_vs2[47:40] : 8'h0, 1'h0, _booth_neg_WIRE_23, 1'h0, _booth_neg_WIRE_22, 1'h0, _booth_neg_WIRE_21, {1'h0, _booth_neg_WIRE_20} + _GEN_124, io_vs1[39] & ~io_vs1_is_signed ? io_vs2[39:32] : 8'h0, 1'h0, _booth_neg_WIRE_19, 1'h0, _booth_neg_WIRE_18, 1'h0, _booth_neg_WIRE_17, _GEN_125 + _GEN_124, io_vs1[31] & ~io_vs1_is_signed ? io_vs2[31:24] : 8'h0, 1'h0, _booth_neg_WIRE_15, 1'h0, _booth_neg_WIRE_14, 1'h0, _booth_neg_WIRE_13, {1'h0, _booth_neg_WIRE_12} + _GEN_124, io_vs1[23] & ~io_vs1_is_signed ? io_vs2[23:16] : 8'h0, 1'h0, _booth_neg_WIRE_11, 1'h0, _booth_neg_WIRE_10, 1'h0, _booth_neg_WIRE_9, _GEN_126 + _GEN_124, io_vs1[15] & ~io_vs1_is_signed ? io_vs2[15:8] : 8'h0, 1'h0, _booth_neg_WIRE_7, 1'h0, _booth_neg_WIRE_6, 1'h0, _booth_neg_WIRE_5, {1'h0, _booth_neg_WIRE_4} + _GEN_124, io_vs1[7] & ~io_vs1_is_signed ? io_vs2[7:0] : 8'h0, 1'h0, _booth_neg_WIRE_3, 1'h0, _booth_neg_WIRE_2, 1'h0, _booth_neg_WIRE_1, _GEN_123 + _GEN_124} : 128'h0)
    | (io_sew_oneHot[1] ? {io_vs1[63] & ~io_vs1_is_signed ? io_vs2[63:48] : 16'h0, 1'h0, _booth_neg_WIRE_31, 1'h0, _booth_neg_WIRE_30, 1'h0, _booth_neg_WIRE_29, 1'h0, _booth_neg_WIRE_28, 1'h0, _booth_neg_WIRE_27, 1'h0, _booth_neg_WIRE_26, 1'h0, _booth_neg_WIRE_25, _GEN_127 + _GEN_124, io_vs1[47] & ~io_vs1_is_signed ? io_vs2[47:32] : 16'h0, 1'h0, _booth_neg_WIRE_23, 1'h0, _booth_neg_WIRE_22, 1'h0, _booth_neg_WIRE_21, 1'h0, _booth_neg_WIRE_20, 1'h0, _booth_neg_WIRE_19, 1'h0, _booth_neg_WIRE_18, 1'h0, _booth_neg_WIRE_17, _GEN_125 + _GEN_124, io_vs1[31] & ~io_vs1_is_signed ? io_vs2[31:16] : 16'h0, 1'h0, _booth_neg_WIRE_15, 1'h0, _booth_neg_WIRE_14, 1'h0, _booth_neg_WIRE_13, 1'h0, _booth_neg_WIRE_12, 1'h0, _booth_neg_WIRE_11, 1'h0, _booth_neg_WIRE_10, 1'h0, _booth_neg_WIRE_9, _GEN_126 + _GEN_124, io_vs1[15] & ~io_vs1_is_signed ? io_vs2[15:0] : 16'h0, 1'h0, _booth_neg_WIRE_7, 1'h0, _booth_neg_WIRE_6, 1'h0, _booth_neg_WIRE_5, 1'h0, _booth_neg_WIRE_4, 1'h0, _booth_neg_WIRE_3, 1'h0, _booth_neg_WIRE_2, 1'h0, _booth_neg_WIRE_1, _GEN_123 + _GEN_124} : 128'h0) | (io_sew_oneHot[2] ? {io_vs1[63] & ~io_vs1_is_signed ? io_vs2[63:32] : 32'h0, 1'h0, _booth_neg_WIRE_31, 1'h0, _booth_neg_WIRE_30, 1'h0, _booth_neg_WIRE_29, 1'h0, _booth_neg_WIRE_28, 1'h0, _booth_neg_WIRE_27, 1'h0, _booth_neg_WIRE_26, 1'h0, _booth_neg_WIRE_25, 1'h0, _booth_neg_WIRE_24, 1'h0, _booth_neg_WIRE_23, 1'h0, _booth_neg_WIRE_22, 1'h0, _booth_neg_WIRE_21, 1'h0, _booth_neg_WIRE_20, 1'h0, _booth_neg_WIRE_19, 1'h0, _booth_neg_WIRE_18, 1'h0, _booth_neg_WIRE_17, _GEN_125 + _GEN_124, io_vs1[31] & ~io_vs1_is_signed ? io_vs2[31:0] : 32'h0, 1'h0, _booth_neg_WIRE_15, 1'h0, _booth_neg_WIRE_14, 1'h0, _booth_neg_WIRE_13, 1'h0, _booth_neg_WIRE_12, 1'h0, _booth_neg_WIRE_11, 1'h0, _booth_neg_WIRE_10, 1'h0, _booth_neg_WIRE_9, 1'h0, _booth_neg_WIRE_8, 1'h0, _booth_neg_WIRE_7, 1'h0, _booth_neg_WIRE_6, 1'h0, _booth_neg_WIRE_5, 1'h0, _booth_neg_WIRE_4, 1'h0, _booth_neg_WIRE_3, 1'h0, _booth_neg_WIRE_2, 1'h0, _booth_neg_WIRE_1, _GEN_123 + _GEN_124} : 128'h0)
    | (io_sew_oneHot[3] ? {io_vs1[63] & ~io_vs1_is_signed ? io_vs2 : 64'h0, 1'h0, _booth_neg_WIRE_31, 1'h0, _booth_neg_WIRE_30, 1'h0, _booth_neg_WIRE_29, 1'h0, _booth_neg_WIRE_28, 1'h0, _booth_neg_WIRE_27, 1'h0, _booth_neg_WIRE_26, 1'h0, _booth_neg_WIRE_25, 1'h0, _booth_neg_WIRE_24, 1'h0, _booth_neg_WIRE_23, 1'h0, _booth_neg_WIRE_22, 1'h0, _booth_neg_WIRE_21, 1'h0, _booth_neg_WIRE_20, 1'h0, _booth_neg_WIRE_19, 1'h0, _booth_neg_WIRE_18, 1'h0, _booth_neg_WIRE_17, 1'h0, _booth_neg_WIRE_16, 1'h0, _booth_neg_WIRE_15, 1'h0, _booth_neg_WIRE_14, 1'h0, _booth_neg_WIRE_13, 1'h0, _booth_neg_WIRE_12, 1'h0, _booth_neg_WIRE_11, 1'h0, _booth_neg_WIRE_10, 1'h0, _booth_neg_WIRE_9, 1'h0, _booth_neg_WIRE_8, 1'h0, _booth_neg_WIRE_7, 1'h0, _booth_neg_WIRE_6, 1'h0, _booth_neg_WIRE_5, 1'h0, _booth_neg_WIRE_4, 1'h0, _booth_neg_WIRE_3, 1'h0, _booth_neg_WIRE_2, 1'h0, _booth_neg_WIRE_1, _GEN_123 + _GEN_124} : 128'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:65:25, :111:{14,23}, :114:40, :121:{46,52}, :123:{50,107}, :125:{50,107}, :127:{49,104}, :156:40]
  wire [126:0] _GEN_128 = (io_sew_oneHot[0] ? 127'h7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF : 127'h0) | (io_sew_oneHot[1] ? 127'h7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF : 127'h0) | (io_sew_oneHot[2] ? 127'h7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF : 127'h0) | {127{io_sew_oneHot[3]}};	// @[Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :60:20, :61:20, VMac64b.scala:156:40]
  wire [126:0] _wallaceOut_mid_cin_T = (_partProd_0_WIRE[126:0] & _partProd_1_WIRE[126:0] | _partProd_1_WIRE[126:0] & _partProd_2_WIRE[126:0] | _partProd_0_WIRE[126:0] & _partProd_2_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_0 = _partProd_0_WIRE ^ _partProd_1_WIRE ^ _partProd_2_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_1 = (_partProd_3_WIRE[126:0] & _partProd_4_WIRE[126:0] | _partProd_4_WIRE[126:0] & _partProd_5_WIRE[126:0] | _partProd_3_WIRE[126:0] & _partProd_5_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_1 = _partProd_3_WIRE ^ _partProd_4_WIRE ^ _partProd_5_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_2 = (_partProd_6_WIRE[126:0] & _partProd_7_WIRE[126:0] | _partProd_7_WIRE[126:0] & _partProd_8_WIRE[126:0] | _partProd_6_WIRE[126:0] & _partProd_8_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_2 = _partProd_6_WIRE ^ _partProd_7_WIRE ^ _partProd_8_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_3 = (_partProd_9_WIRE[126:0] & _partProd_10_WIRE[126:0] | _partProd_10_WIRE[126:0] & _partProd_11_WIRE[126:0] | _partProd_9_WIRE[126:0] & _partProd_11_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_3 = _partProd_9_WIRE ^ _partProd_10_WIRE ^ _partProd_11_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_4 = (_partProd_12_WIRE[126:0] & _partProd_13_WIRE[126:0] | _partProd_13_WIRE[126:0] & _partProd_14_WIRE[126:0] | _partProd_12_WIRE[126:0] & _partProd_14_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_4 = _partProd_12_WIRE ^ _partProd_13_WIRE ^ _partProd_14_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_5 = (_partProd_15_WIRE[126:0] & _partProd_16_WIRE[126:0] | _partProd_16_WIRE[126:0] & _partProd_17_WIRE[126:0] | _partProd_15_WIRE[126:0] & _partProd_17_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_5 = _partProd_15_WIRE ^ _partProd_16_WIRE ^ _partProd_17_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_6 = (_partProd_18_WIRE[126:0] & _partProd_19_WIRE[126:0] | _partProd_19_WIRE[126:0] & _partProd_20_WIRE[126:0] | _partProd_18_WIRE[126:0] & _partProd_20_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_6 = _partProd_18_WIRE ^ _partProd_19_WIRE ^ _partProd_20_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_7 = (_partProd_21_WIRE[126:0] & _partProd_22_WIRE[126:0] | _partProd_22_WIRE[126:0] & _partProd_23_WIRE[126:0] | _partProd_21_WIRE[126:0] & _partProd_23_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_7 = _partProd_21_WIRE ^ _partProd_22_WIRE ^ _partProd_23_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_8 = (_partProd_24_WIRE[126:0] & _partProd_25_WIRE[126:0] | _partProd_25_WIRE[126:0] & _partProd_26_WIRE[126:0] | _partProd_24_WIRE[126:0] & _partProd_26_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_8 = _partProd_24_WIRE ^ _partProd_25_WIRE ^ _partProd_26_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_9 = (_partProd_27_WIRE[126:0] & _partProd_28_WIRE[126:0] | _partProd_28_WIRE[126:0] & _partProd_29_WIRE[126:0] | _partProd_27_WIRE[126:0] & _partProd_29_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_9 = _partProd_27_WIRE ^ _partProd_28_WIRE ^ _partProd_29_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_10 = (_partProd_30_WIRE[126:0] & _partProd_31_WIRE[126:0] | _partProd_31_WIRE[126:0] & _partProd_32_WIRE[126:0] | _partProd_30_WIRE[126:0] & _partProd_32_WIRE[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_10 = _partProd_30_WIRE ^ _partProd_31_WIRE ^ _partProd_32_WIRE;	// @[Mux.scala:27:73, VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_11 = (wallaceOut_mid_sum_0[126:0] & wallaceOut_mid_sum_1[126:0] | wallaceOut_mid_sum_1[126:0] & wallaceOut_mid_sum_2[126:0] | wallaceOut_mid_sum_0[126:0] & wallaceOut_mid_sum_2[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_0_1 = wallaceOut_mid_sum_0 ^ wallaceOut_mid_sum_1 ^ wallaceOut_mid_sum_2;	// @[VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_12 = (wallaceOut_mid_sum_3[126:0] & wallaceOut_mid_sum_4[126:0] | wallaceOut_mid_sum_4[126:0] & wallaceOut_mid_sum_5[126:0] | wallaceOut_mid_sum_3[126:0] & wallaceOut_mid_sum_5[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_1_1 = wallaceOut_mid_sum_3 ^ wallaceOut_mid_sum_4 ^ wallaceOut_mid_sum_5;	// @[VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_13 = (wallaceOut_mid_sum_6[126:0] & wallaceOut_mid_sum_7[126:0] | wallaceOut_mid_sum_7[126:0] & wallaceOut_mid_sum_8[126:0] | wallaceOut_mid_sum_6[126:0] & wallaceOut_mid_sum_8[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_2_1 = wallaceOut_mid_sum_6 ^ wallaceOut_mid_sum_7 ^ wallaceOut_mid_sum_8;	// @[VMac64b.scala:140:21]
  wire [126:0] _GEN_129 = {_wallaceOut_mid_cin_T[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_14 = (wallaceOut_mid_sum_9[126:0] & wallaceOut_mid_sum_10[126:0] | wallaceOut_mid_sum_10[126:0] & _GEN_129 | wallaceOut_mid_sum_9[126:0] & _GEN_129) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_3_1 = wallaceOut_mid_sum_9 ^ wallaceOut_mid_sum_10 ^ {_wallaceOut_mid_cin_T, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_130 = {_wallaceOut_mid_cin_T_1[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_131 = {_wallaceOut_mid_cin_T_2[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_132 = {_wallaceOut_mid_cin_T_3[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_15 = (_GEN_130 & _GEN_131 | _GEN_131 & _GEN_132 | _GEN_130 & _GEN_132) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_4_1 = {_wallaceOut_mid_cin_T_1, 1'h0} ^ {_wallaceOut_mid_cin_T_2, 1'h0} ^ {_wallaceOut_mid_cin_T_3, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_133 = {_wallaceOut_mid_cin_T_4[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_134 = {_wallaceOut_mid_cin_T_5[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_135 = {_wallaceOut_mid_cin_T_6[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_16 = (_GEN_133 & _GEN_134 | _GEN_134 & _GEN_135 | _GEN_133 & _GEN_135) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_5_1 = {_wallaceOut_mid_cin_T_4, 1'h0} ^ {_wallaceOut_mid_cin_T_5, 1'h0} ^ {_wallaceOut_mid_cin_T_6, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_136 = {_wallaceOut_mid_cin_T_7[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_137 = {_wallaceOut_mid_cin_T_8[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_138 = {_wallaceOut_mid_cin_T_9[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_17 = (_GEN_136 & _GEN_137 | _GEN_137 & _GEN_138 | _GEN_136 & _GEN_138) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_6_1 = {_wallaceOut_mid_cin_T_7, 1'h0} ^ {_wallaceOut_mid_cin_T_8, 1'h0} ^ {_wallaceOut_mid_cin_T_9, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _wallaceOut_mid_cin_T_18 = (wallaceOut_mid_sum_0_1[126:0] & wallaceOut_mid_sum_1_1[126:0] | wallaceOut_mid_sum_1_1[126:0] & wallaceOut_mid_sum_2_1[126:0] | wallaceOut_mid_sum_0_1[126:0] & wallaceOut_mid_sum_2_1[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_0_2 = wallaceOut_mid_sum_0_1 ^ wallaceOut_mid_sum_1_1 ^ wallaceOut_mid_sum_2_1;	// @[VMac64b.scala:140:21]
  wire [126:0] _wallaceOut_mid_cin_T_19 = (wallaceOut_mid_sum_3_1[126:0] & wallaceOut_mid_sum_4_1[126:0] | wallaceOut_mid_sum_4_1[126:0] & wallaceOut_mid_sum_5_1[126:0] | wallaceOut_mid_sum_3_1[126:0] & wallaceOut_mid_sum_5_1[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_1_2 = wallaceOut_mid_sum_3_1 ^ wallaceOut_mid_sum_4_1 ^ wallaceOut_mid_sum_5_1;	// @[VMac64b.scala:140:21]
  wire [126:0] _GEN_139 = {_wallaceOut_mid_cin_T_11[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_140 = {_wallaceOut_mid_cin_T_12[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_20 = (wallaceOut_mid_sum_6_1[126:0] & _GEN_139 | _GEN_139 & _GEN_140 | wallaceOut_mid_sum_6_1[126:0] & _GEN_140) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_2_2 = wallaceOut_mid_sum_6_1 ^ {_wallaceOut_mid_cin_T_11, 1'h0} ^ {_wallaceOut_mid_cin_T_12, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_141 = {_wallaceOut_mid_cin_T_13[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_142 = {_wallaceOut_mid_cin_T_14[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_143 = {_wallaceOut_mid_cin_T_15[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_21 = (_GEN_141 & _GEN_142 | _GEN_142 & _GEN_143 | _GEN_141 & _GEN_143) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_3_2 = {_wallaceOut_mid_cin_T_13, 1'h0} ^ {_wallaceOut_mid_cin_T_14, 1'h0} ^ {_wallaceOut_mid_cin_T_15, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_144 = {_wallaceOut_mid_cin_T_16[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_145 = {_wallaceOut_mid_cin_T_17[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_146 = {_wallaceOut_mid_cin_T_10[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [127:0] wallaceOut_mid_sum_4_2 = {_wallaceOut_mid_cin_T_16, 1'h0} ^ {_wallaceOut_mid_cin_T_17, 1'h0} ^ {_wallaceOut_mid_cin_T_10, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _wallaceOut_mid_cin_T_23 = (wallaceOut_mid_sum_0_2[126:0] & wallaceOut_mid_sum_1_2[126:0] | wallaceOut_mid_sum_1_2[126:0] & wallaceOut_mid_sum_2_2[126:0] | wallaceOut_mid_sum_0_2[126:0] & wallaceOut_mid_sum_2_2[126:0]) & _GEN_128;	// @[Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_0_3 = wallaceOut_mid_sum_0_2 ^ wallaceOut_mid_sum_1_2 ^ wallaceOut_mid_sum_2_2;	// @[VMac64b.scala:140:21]
  wire [126:0] _GEN_147 = {_wallaceOut_mid_cin_T_18[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_24 = (wallaceOut_mid_sum_3_2[126:0] & wallaceOut_mid_sum_4_2[126:0] | wallaceOut_mid_sum_4_2[126:0] & _GEN_147 | wallaceOut_mid_sum_3_2[126:0] & _GEN_147) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
  wire [127:0] wallaceOut_mid_sum_1_3 = wallaceOut_mid_sum_3_2 ^ wallaceOut_mid_sum_4_2 ^ {_wallaceOut_mid_cin_T_18, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_148 = {_wallaceOut_mid_cin_T_19[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_149 = {_wallaceOut_mid_cin_T_20[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_150 = {_wallaceOut_mid_cin_T_21[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _wallaceOut_mid_cin_T_25 = (_GEN_148 & _GEN_149 | _GEN_149 & _GEN_150 | _GEN_148 & _GEN_150) & _GEN_128;	// @[Cat.scala:33:92, Mux.scala:27:73, VMac64b.scala:139:{19,29,34,39}, :152:68]
  wire [127:0] wallaceOut_mid_sum_2_3 = {_wallaceOut_mid_cin_T_19, 1'h0} ^ {_wallaceOut_mid_cin_T_20, 1'h0} ^ {_wallaceOut_mid_cin_T_21, 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:140:21, :152:68]
  wire [126:0] _GEN_151 = {_wallaceOut_mid_cin_T_23[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_152 = {_wallaceOut_mid_cin_T_24[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [126:0] _GEN_153 = {_wallaceOut_mid_cin_T_25[125:0], 1'h0};	// @[Cat.scala:33:92, VMac64b.scala:152:68]
  wire [16:0]  _GEN_154 = {wallaceOutReg_0[127:112], cin_wo_7} + {_wallaceOutReg_cin_T_3[126:111], cin_wo_7};	// @[VMac64b.scala:140:21, :152:68, :202:48, :209:{51,84}, :218:23]
  always @(posedge clock) begin
    if (io_fireIn) begin
      wallaceOut_mid_reg_0 <= wallaceOut_mid_sum_0_3 ^ wallaceOut_mid_sum_1_3 ^ wallaceOut_mid_sum_2_3;	// @[Reg.scala:19:16, VMac64b.scala:140:21]
      wallaceOut_mid_reg_1 <= {_wallaceOut_mid_cin_T_23, 1'h0} ^ {_wallaceOut_mid_cin_T_24, 1'h0} ^ {_wallaceOut_mid_cin_T_25, 1'h0};	// @[Cat.scala:33:92, Reg.scala:19:16, VMac64b.scala:140:21, :152:68]
      wallaceOut_mid_reg_2 <= {(wallaceOut_mid_sum_0_3[126:0] & wallaceOut_mid_sum_1_3[126:0] | wallaceOut_mid_sum_1_3[126:0] & wallaceOut_mid_sum_2_3[126:0] | wallaceOut_mid_sum_0_3[126:0] & wallaceOut_mid_sum_2_3[126:0]) & _GEN_128, 1'h0};	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:19:16, VMac64b.scala:139:{19,29,34,39}, :140:21, :152:68]
      wallaceOut_mid_reg_3 <= {(_GEN_151 & _GEN_152 | _GEN_152 & _GEN_153 | _GEN_151 & _GEN_153) & _GEN_128, 1'h0};	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:19:16, VMac64b.scala:139:{19,29,34,39}, :152:68]
      wallaceOut_mid_reg_4 <= {(_GEN_144 & _GEN_145 | _GEN_145 & _GEN_146 | _GEN_144 & _GEN_146) & _GEN_128, 1'h0};	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:19:16, VMac64b.scala:139:{19,29,34,39}, :152:68]
      if (io_isMacc) begin
        if (io_widen)
          wallaceOut_mid_reg_5 <= {2{io_oldVd}};	// @[Cat.scala:33:92, Reg.scala:19:16]
        else
          wallaceOut_mid_reg_5 <= {128{io_isSub}} ^ ((io_sew_oneHot[0] ? {8'h0, io_oldVd[63:56], 8'h0, io_oldVd[55:48], 8'h0, io_oldVd[47:40], 8'h0, io_oldVd[39:32], 8'h0, io_oldVd[31:24], 8'h0, io_oldVd[23:16], 8'h0, io_oldVd[15:8], 8'h0, io_oldVd[7:0]} : 128'h0) | (io_sew_oneHot[1] ? {16'h0, io_oldVd[63:48], 16'h0, io_oldVd[47:32], 16'h0, io_oldVd[31:16], 16'h0, io_oldVd[15:0]} : 128'h0) | (io_sew_oneHot[2] ? {32'h0, io_oldVd[63:32], 32'h0, io_oldVd[31:0]} : 128'h0) | (io_sew_oneHot[3] ? {64'h0, io_oldVd} : 128'h0));	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VFuBundles.scala:58:19, :60:20, :61:20, VFuUtils.scala:26:36, VMac64b.scala:131:91, :132:70, :156:40]
      end
      else
        wallaceOut_mid_reg_5 <= 128'h0;	// @[Reg.scala:19:16, VMac64b.scala:156:40]
      sewS1_oneHot <= io_sew_oneHot;	// @[Reg.scala:19:16]
      highHalfS1 <= io_highHalf;	// @[Reg.scala:19:16]
      widenS1 <= io_widen;	// @[Reg.scala:19:16]
      uopIdxS1 <= io_uopIdx;	// @[Reg.scala:19:16]
      vxrmS1 <= io_vxrm;	// @[Reg.scala:19:16]
      isSubS1 <= io_isSub;	// @[Reg.scala:19:16]
      isFixPS1 <= io_isFixP;	// @[Reg.scala:19:16]
    end
    if (io_fireS1) begin
      walOut_r <= {_GEN_154[16:1], _GEN_9[16:1], _GEN_8[16:1], _GEN_7[16:1], _GEN_6[16:1], _GEN_5[16:1], _GEN_4[16:1], _GEN_3[16:1]};	// @[Reg.scala:19:16, VMac64b.scala:202:48, :203:38, :229:30]
      sewS2_oneHot <= sewS1_oneHot;	// @[Reg.scala:19:16]
      highHalfS2 <= highHalfS1;	// @[Reg.scala:19:16]
      widenS2 <= widenS1;	// @[Reg.scala:19:16]
      uopIdxS2 <= uopIdxS1;	// @[Reg.scala:19:16]
      vxrmS2 <= vxrmS1;	// @[Reg.scala:19:16]
      isSubS2 <= isSubS1;	// @[Reg.scala:19:16]
      isFixPS2 <= isFixPS1;	// @[Reg.scala:19:16]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        wallaceOut_mid_reg_0 = {_RANDOM_0, _RANDOM_1, _RANDOM_2, _RANDOM_3};	// @[Reg.scala:19:16]
        wallaceOut_mid_reg_1 = {_RANDOM_4, _RANDOM_5, _RANDOM_6, _RANDOM_7};	// @[Reg.scala:19:16]
        wallaceOut_mid_reg_2 = {_RANDOM_8, _RANDOM_9, _RANDOM_10, _RANDOM_11};	// @[Reg.scala:19:16]
        wallaceOut_mid_reg_3 = {_RANDOM_12, _RANDOM_13, _RANDOM_14, _RANDOM_15};	// @[Reg.scala:19:16]
        wallaceOut_mid_reg_4 = {_RANDOM_16, _RANDOM_17, _RANDOM_18, _RANDOM_19};	// @[Reg.scala:19:16]
        wallaceOut_mid_reg_5 = {_RANDOM_20, _RANDOM_21, _RANDOM_22, _RANDOM_23};	// @[Reg.scala:19:16]
        sewS1_oneHot = _RANDOM_24[3:0];	// @[Reg.scala:19:16]
        highHalfS1 = _RANDOM_24[4];	// @[Reg.scala:19:16]
        widenS1 = _RANDOM_24[5];	// @[Reg.scala:19:16]
        uopIdxS1 = _RANDOM_24[8:6];	// @[Reg.scala:19:16]
        vxrmS1 = _RANDOM_24[10:9];	// @[Reg.scala:19:16]
        isSubS1 = _RANDOM_24[11];	// @[Reg.scala:19:16]
        isFixPS1 = _RANDOM_24[12];	// @[Reg.scala:19:16]
        walOut_r = {_RANDOM_24[31:13], _RANDOM_25, _RANDOM_26, _RANDOM_27, _RANDOM_28[12:0]};	// @[Reg.scala:19:16]
        sewS2_oneHot = _RANDOM_28[16:13];	// @[Reg.scala:19:16]
        highHalfS2 = _RANDOM_28[17];	// @[Reg.scala:19:16]
        widenS2 = _RANDOM_28[18];	// @[Reg.scala:19:16]
        uopIdxS2 = _RANDOM_28[21:19];	// @[Reg.scala:19:16]
        vxrmS2 = _RANDOM_28[23:22];	// @[Reg.scala:19:16]
        isSubS2 = _RANDOM_28[24];	// @[Reg.scala:19:16]
        isFixPS2 = _RANDOM_28[25];	// @[Reg.scala:19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_vd = isFixPS2 ? {vxsat[7] ? {sewS2_oneHot == 4'h0, 7'h7F} : _io_vd_WIRE_7, vxsat[6] ? {~(sewS2_oneHot[0]), 7'h7F} : _io_vd_WIRE_6, vxsat[5] ? {~(sewS2_oneHot[0] | sewS2_oneHot[1]), 7'h7F} : _io_vd_WIRE_5, vxsat[4] ? {~(sewS2_oneHot[0]), 7'h7F} : _io_vd_WIRE_4, vxsat[3] ? {~(sewS2_oneHot[0] | sewS2_oneHot[1] | sewS2_oneHot[2]), 7'h7F} : _io_vd_WIRE_3, vxsat[2] ? {~(sewS2_oneHot[0]), 7'h7F} : _io_vd_WIRE_2, vxsat[1] ? {~(sewS2_oneHot[0] | sewS2_oneHot[1]), 7'h7F} : _io_vd_WIRE_1, vxsat[0] ? {~(sewS2_oneHot[0]), 7'h7F} : _io_vd_WIRE_0} : isSubS2 ? {_io_vd_WIRE_7, _io_vd_WIRE_6, _io_vd_WIRE_5, _io_vd_WIRE_4, _io_vd_WIRE_3, _io_vd_WIRE_2, _io_vd_WIRE_1, _io_vd_WIRE_0} : vdS2;	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :47:70, Reg.scala:19:16, VFuBundles.scala:58:19, :59:20, :60:20, VMac64b.scala:275:28, :313:{21,27,36,50}, :316:{15,33,44,77}]
  assign io_vxsat = isFixPS2 ? vxsat : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reg.scala:19:16, VMac64b.scala:317:18]
endmodule

