Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Mar 17 17:50:39 2023
| Host              : eda running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
| Design            : top_wrapper
| Device            : xcvu19p-fsva3824
| Speed File        : -2  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
| Design State      : Routed
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Clock Region Cell Placement per Global Clock: Region X3Y4
12. Clock Region Cell Placement per Global Clock: Region X1Y5
13. Clock Region Cell Placement per Global Clock: Region X2Y5
14. Clock Region Cell Placement per Global Clock: Region X3Y5
15. Clock Region Cell Placement per Global Clock: Region X4Y5
16. Clock Region Cell Placement per Global Clock: Region X5Y5
17. Clock Region Cell Placement per Global Clock: Region X6Y5
18. Clock Region Cell Placement per Global Clock: Region X7Y5
19. Clock Region Cell Placement per Global Clock: Region X0Y6
20. Clock Region Cell Placement per Global Clock: Region X1Y6
21. Clock Region Cell Placement per Global Clock: Region X2Y6
22. Clock Region Cell Placement per Global Clock: Region X3Y6
23. Clock Region Cell Placement per Global Clock: Region X4Y6
24. Clock Region Cell Placement per Global Clock: Region X5Y6
25. Clock Region Cell Placement per Global Clock: Region X6Y6
26. Clock Region Cell Placement per Global Clock: Region X7Y6
27. Clock Region Cell Placement per Global Clock: Region X1Y7
28. Clock Region Cell Placement per Global Clock: Region X2Y7
29. Clock Region Cell Placement per Global Clock: Region X3Y7
30. Clock Region Cell Placement per Global Clock: Region X4Y7
31. Clock Region Cell Placement per Global Clock: Region X5Y7
32. Clock Region Cell Placement per Global Clock: Region X6Y7
33. Clock Region Cell Placement per Global Clock: Region X7Y7
34. Clock Region Cell Placement per Global Clock: Region X3Y8

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    3 |       976 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       160 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       320 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       480 |   0 |            0 |      0 |
| MMCM       |    1 |        40 |   0 |            0 |      0 |
| PLL        |    0 |        80 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                 | Driver Pin                                                     | Net                                                  |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y98  | X0Y4         | X3Y6 |                   |                20 |        1463 |               0 |       10.000 | clk_out1_top_clk_wiz_1_0                              | top_i/clk_wiz_1/inst/clkout1_buf/O                             | top_i/clk_wiz_1/inst/clk_out1                        |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y144 | X0Y6         | X3Y6 |                   |                 2 |         248 |               0 |       33.333 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X1Y143 | X7Y5         | X3Y6 |                   |                 2 |          40 |               1 |       66.666 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O         | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                          | Driver Pin                                            | Net                                           |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0 | None       | MMCM_X0Y4        | X0Y4         |           1 |               0 |              10.000 | clk_out1_top_clk_wiz_1_0                              | top_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0          | top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0 |
| src1      | g1        | BSCANE2/DRCK       | None       | CONFIG_SITE_X0Y1 | X8Y6         |           1 |               0 |              33.333 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | top_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK            |
| src2      | g2        | BSCANE2/UPDATE     | None       | CONFIG_SITE_X0Y1 | X8Y6         |           1 |               0 |              66.666 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0    |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y9              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y14             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y15             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y15             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y16             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y16             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y17             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y17             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y18             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y18             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y19             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y19             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y19             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y1              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y1              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y2              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y2              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y3              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y3              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |     17 |   46080 |      1 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y4              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y4              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y5              |      1 |      24 |      0 |   46080 |      0 |    4800 |     12 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |      0 |   46080 |      0 |    4800 |      8 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |      0 |   46080 |      0 |    4800 |     10 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y5              |      1 |      24 |      0 |   46080 |      0 |    4800 |      8 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y5              |      1 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y5              |      1 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y5              |      1 |      24 |      0 |   45120 |      0 |    4320 |      8 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y5              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y6              |      1 |      24 |      0 |   47040 |      0 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y6              |      1 |      24 |      4 |   48000 |      0 |    5760 |     24 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y6              |      1 |      24 |      2 |   48000 |      0 |    5760 |     16 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      3 |      24 |    421 |   48000 |     35 |    5760 |     24 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y6              |      1 |      24 |      4 |   48000 |      0 |    5760 |     24 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y6              |      1 |      24 |      2 |   46080 |      0 |    6240 |     24 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y6              |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y6              |      1 |      24 |      4 |   47040 |      0 |    5280 |     20 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y6              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y7              |      1 |      24 |      2 |   48000 |      0 |    5760 |     12 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y7              |      1 |      24 |      0 |   48000 |      0 |    5760 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      3 |      24 |    893 |   48000 |    106 |    5760 |     24 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y7              |      1 |      24 |      2 |   48000 |      0 |    5760 |     16 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y7              |      1 |      24 |      2 |   46080 |      0 |    6240 |     12 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y7              |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y7              |      1 |      24 |      0 |   47040 |      0 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y7              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y8              |      1 |      24 |      0 |   48000 |      0 |    5760 |      2 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y8              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y8              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y8              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y9              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y9              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y9              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y10             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y10             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y10             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y11             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y11             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y11             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y12             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y12             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y12             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y13             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y13             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y13             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y14             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y14             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y15             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y15             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y15             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y15             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y15             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y16             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y16             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y16             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y16             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y16             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y17             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y17             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y17             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y17             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y17             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y18             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y18             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y18             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y18             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y18             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y19             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y19             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y19             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y19             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y19             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 |
+-----+----+----+----+----+----+----+----+----+----+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  1 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  1 |  1 |  3 |  1 |  1 |  1 |  1 |  0 |
| Y6  |  2 |  2 |  2 |  3 |  1 |  1 |  1 |  1 |  0 |
| Y5  |  0 |  1 |  1 |  2 |  2 |  2 |  2 |  2 |  0 |
| Y4  |  0 |  0 |  0 |  1 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y5              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X4Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                           |
+-----------+-----------------+-------------------+--------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------+
| g0        | BUFGCE/O        | X0Y4              | clk_out1_top_clk_wiz_1_0 |      10.000 | {0.000 5.000} | X3Y6     |        1335 |        0 |              0 |        0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-----------------+-------------------+--------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+-----+-----+---------+-----+-----+----+-----+----+-----------------------+
|     | X0     | X1  | X2  | X3      | X4  | X5  | X6 | X7  | X8 | HORIZONTAL PROG DELAY |
+-----+--------+-----+-----+---------+-----+-----+----+-----+----+-----------------------+
| Y19 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y18 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y17 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y16 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y15 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y14 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y13 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y12 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y11 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y10 |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y9  |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y8  |      0 |   0 |   0 |       1 |   0 |   0 |  0 |   0 |  0 |                     1 |
| Y7  |      0 |   8 |   2 |     887 |  10 |   8 |  0 |   2 |  0 |                     2 |
| Y6  |      2 |  16 |  10 | (R) 304 |  16 |  14 |  0 |  14 |  0 |                     2 |
| Y5  |      0 |   6 |   4 |       5 |   4 |   0 |  0 |   4 |  0 |                     1 |
| Y4  |  (D) 0 |   0 |   0 |      18 |   0 |   0 |  0 |   0 |  0 |                     0 |
| Y3  |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y2  |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y1  |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
| Y0  |      0 |   0 |   0 |       0 |   0 |   0 |  0 |   0 |  0 |                     - |
+-----+--------+-----+-----+---------+-----+-----+----+-----+----+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                  |
+-----------+-----------------+-------------------+-----------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| g1        | BUFGCE/O        | X0Y6              | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} | X3Y6     |         248 |        0 |              0 |        0 | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-----------------+-------------------+-----------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+----+----+---------+----+----+----+----+----+-----------------------+
|     | X0     | X1 | X2 | X3      | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+--------+----+----+---------+----+----+----+----+----+-----------------------+
| Y19 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y18 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y17 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y16 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y15 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y14 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y13 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y12 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y11 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y10 |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y9  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y8  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y7  |      0 |  0 |  0 |     115 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |  (D) 0 |  0 |  0 | (R) 133 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y4  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y3  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y2  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y1  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
| Y0  |      0 |  0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |                     - |
+-----+--------+----+----+---------+----+----+----+----+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                 | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+-------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g2        | BUFGCE/O        | X7Y5              | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE |      66.666 | {0.000 33.333} | X3Y6     |          41 |        0 |              0 |        0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-----------------+-------------------+-------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3     | X4 | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+--------+----+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y18 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y17 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y16 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y15 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y14 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y11 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |      9 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 | (R) 32 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |  (D) 0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |      0 |  0 |  0 |  0 |      0 |  0 |                     - |
+-----+----+----+----+--------+----+----+----+--------+----+-----------------------+


11. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          18 |               0 | 17 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           6 |               0 |  0 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           4 |               0 |  0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           5 |               0 |  0 |           0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                     |
| g2+       | 23    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


15. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           4 |               0 |  0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                     |
| g2+       | 23    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


16. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                     |
| g2+       | 23    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


17. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                     |
| g2+       | 23    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


18. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           4 |               0 |  0 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                     |
| g2+       | 23    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


19. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           2 |               0 |  0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                        |
| g1+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


20. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          16 |               0 |  4 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                        |
| g1+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


21. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          10 |               0 |  2 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                        |
| g1+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


22. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         304 |               0 | 264 |          28 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                        |
| g1        | 0     | BUFGCE/O        | None       |         133 |               0 | 126 |           7 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
| g2        | 23    | BUFGCE/O        | None       |          31 |               1 |  31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          16 |               0 |  4 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          14 |               0 |  2 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          14 |               0 |  4 |           0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           8 |               0 |  2 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           2 |               0 |  0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         887 |               0 | 784 |          91 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1                        |
| g1        | 0     | BUFGCE/O        | None       |         115 |               0 | 100 |          15 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
| g2        | 23    | BUFGCE/O        | None       |           9 |               0 |   9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          10 |               0 |  2 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           8 |               0 |  2 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           2 |               0 |  0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           1 |               0 |  0 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | top_i/clk_wiz_1/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


