timestamp 1762404587
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use comp_p comp_p_0 1 0 2958 0 1 -1472
use comp_p comp_p_2 1 0 2958 0 -1 1456
use comp_p comp_p_4 1 0 2958 0 1 -8876
use res_ladder_vref res_ladder_vref_0 1 0 -4168 0 -1 -858
use comp_p comp_p_1 1 0 8342 0 1 -1472
use comp_p comp_p_3 1 0 8342 0 -1 1456
use comp_p comp_p_5 1 0 8342 0 1 -8876
use comp_p comp_p_6 1 0 8342 0 -1 -5948
use vbias_generation vbias_generation_0 -1 0 4418 0 -1 -6718
use tmux_7therm_to_3bin tmux_7therm_to_3bin_0 1 0 11620 0 1 2234
port "vref" 1 -3070 -10778 -760 -10688 m1
port "d6" 11 10656 -5924 10718 3900 m3
port "d5" 10 10778 -4264 10840 3900 m3
port "d4" 9 10902 -2910 10964 3900 m3
port "d3" 8 11026 -1324 11088 3900 m3
port "dout2" 4 15268 -100 15360 -20 m1
port "d2" 7 11152 -112 11214 3900 m3
port "dout1" 3 15268 1576 15360 1656 m1
port "d1" 6 11276 1628 11338 3900 m3
port "dout0" 2 15268 2816 15360 2896 m1
port "d0" 5 11402 2918 11464 3900 m3
port "vin" 0 -574 -11244 -412 -8820 m3
port "vss" 13 -44 188 982 3900 m3
port "vdd" 12 5444 3826 6118 3900 m3
node "m2_10384_n3312#" 0 37.4899 10384 -3312 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10296 500 0 0 0 0 0 0 0 0
node "m1_4466_n10772#" 8 981.27 4466 -10772 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38688 788 229808 7804 0 0 0 0 0 0 0 0
node "vref" 3 1030.83 -3070 -10778 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 207900 4800 0 0 0 0 0 0 0 0 0 0
node "m1_1376_n10760#" 16 10863.4 1376 -10760 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 285552 2936 2791020 34356 4696600 29972 0 0 0 0 0 0
node "m1_n1358_n10612#" 10 6051.12 -1358 -10612 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1892440 15324 1062668 14608 0 0 0 0 0 0 0 0
node "d6" 19 3302.58 10656 -5924 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42432 952 391016 11944 677680 21548 0 0 0 0 0 0
node "d5" 16 2256.11 10778 -4264 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120260 3484 193848 6768 548828 17456 0 0 0 0 0 0
node "m1_n1358_n6496#" 4 2983.1 -1358 -6496 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1269256 12880 0 0 0 0 0 0 0 0 0 0
node "m1_n2904_n7868#" 7 6006.07 -2904 -7868 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1288168 12472 180736 2656 180736 2656 1488468 17692 0 0 0 0
node "d4" 30 4714.87 10902 -2910 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101720 1900 1038312 28112 458420 14424 0 0 0 0 0 0
node "d3" 11 2109.53 11026 -1324 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140460 3124 174284 5580 361240 11044 0 0 0 0 0 0
node "m1_n1358_n3752#" 4 2943.46 -1358 -3752 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1269256 12880 0 0 0 0 0 0 0 0 0 0
node "m1_n2904_n5124#" 8 6408.72 -2904 -5124 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1287960 12464 213928 2820 629476 5536 1196076 17196 0 0 0 0
node "dout2" 0 71.6908 15268 -100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7360 344 0 0 0 0 0 0 0 0 0 0
node "d2" 22 2847.6 11152 -112 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64084 1136 669640 19932 289248 8812 0 0 0 0 0 0
node "m1_n2904_n2380#" 8 4745.49 -2904 -2380 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1574752 16380 562968 6992 0 0 0 0 0 0 0 0
node "dout1" 0 67.8564 15268 1576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7360 344 0 0 0 0 0 0 0 0 0 0
node "d1" 23 3122.11 11276 1628 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49592 1240 775132 22612 173232 5228 0 0 0 0 0 0
node "dout0" 0 64.8043 15268 2816 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7360 344 0 0 0 0 0 0 0 0 0 0
node "d0" 10 2018.76 11402 2918 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 137032 3036 210016 6940 102232 2732 0 0 0 0 0 0
node "m1_n1358_n1008#" 7 5882.59 -1358 -1008 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1880976 15220 129088 2256 129088 2256 1052820 14276 0 0 0 0
node "vin" 32 10521.7 -574 -11244 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828432 20024 1221124 19012 4405652 55364 0 0 0 0 0 0
node "vss" 15 39967.4 -44 188 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16641056 70900 2009664 15224 30130480 80616 0 0 0 0 0 0
node "vdd" 24 46449 5444 3826 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17447904 95332 1562516 17096 31021740 85216 0 0 0 0 0 0
node "w_2138_n11114#" 7581 10201.5 2138 -11114 nw 0 0 0 0 3400512 11724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5078_n6334#" 19029 4124.93 5078 -6334 nw 0 0 0 0 1374976 11020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5078_1070#" 9515 2062.46 5078 1070 nw 0 0 0 0 687488 5772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_n2904_n5124#" "d2" 242.152
cap "d3" "d0" 31.7689
cap "vdd" "d2" 1177.58
cap "m1_1376_n10760#" "w_5078_1070#" 16.3583
cap "m1_n2904_n2380#" "m1_n2904_n5124#" 602.354
cap "w_5078_1070#" "vss" 4.83267
cap "d2" "d6" 52.6941
cap "m1_n1358_n6496#" "vin" 324.412
cap "m1_n1358_n6496#" "m1_n1358_n3752#" 68.8696
cap "d3" "d1" 320.597
cap "d0" "vss" 115.084
cap "d5" "d2" 44.731
cap "vin" "m1_1376_n10760#" 693.002
cap "vin" "vss" 9893.86
cap "d1" "m1_1376_n10760#" 8.125
cap "vref" "vss" 1.56868
cap "m1_n1358_n3752#" "m1_1376_n10760#" 109.292
cap "m1_n1358_n3752#" "vss" 421.644
cap "d1" "vss" 3485.62
cap "vdd" "d4" 1514.42
cap "m1_n1358_n6496#" "m1_n1358_n10612#" 68.8696
cap "d4" "d6" 499.945
cap "vdd" "dout0" 5.27083
cap "w_5078_n6334#" "m1_n2904_n7868#" 178.801
cap "vdd" "m1_n2904_n5124#" 438.468
cap "m1_4466_n10772#" "vin" 39.1531
cap "m1_n1358_n1008#" "w_5078_1070#" 179.075
cap "vdd" "d6" 4056.3
cap "m1_1376_n10760#" "m1_n1358_n10612#" 319.875
cap "m1_n1358_n10612#" "vss" 1734.42
cap "d5" "d4" 4446.5
cap "w_2138_n11114#" "vss" 262.098
cap "w_2138_n11114#" "m1_1376_n10760#" 126.433
cap "d3" "d2" 2159.29
cap "d5" "vdd" 1318.14
cap "d5" "d6" 4408.88
cap "vin" "m1_n1358_n1008#" 887.619
cap "vin" "m1_n2904_n7868#" 592.273
cap "m1_n1358_n3752#" "m1_n1358_n1008#" 68.8696
cap "d1" "m1_n1358_n1008#" 251.455
cap "d2" "m1_1376_n10760#" 8.125
cap "d2" "vss" 3475.8
cap "w_2138_n11114#" "m1_4466_n10772#" 273.069
cap "m1_n2904_n2380#" "m1_1376_n10760#" 108.228
cap "m1_n2904_n2380#" "vss" 626.176
cap "w_5078_n6334#" "vin" 341.065
cap "d3" "d4" 2844.2
cap "vin" "w_5078_1070#" 170.461
cap "d1" "w_5078_1070#" 84.8345
cap "m1_n2904_n7868#" "m1_n1358_n10612#" 73.6893
cap "m1_n1358_n6496#" "m1_n2904_n5124#" 43.3196
cap "m1_n1358_n6496#" "vdd" 15.3906
cap "d3" "vdd" 893.525
cap "m1_1376_n10760#" "d4" 8.07453
cap "d4" "vss" 4383.36
cap "d1" "d0" 751.431
cap "d3" "d6" 69.6231
cap "m2_10384_n3312#" "d4" 20.5394
cap "m1_n2904_n5124#" "m1_1376_n10760#" 363.885
cap "m1_n2904_n5124#" "vss" 1991.19
cap "vin" "vref" 15.2242
cap "m1_n1358_n3752#" "vin" 320.502
cap "vin" "d1" 509.782
cap "vdd" "vss" 10853.7
cap "vdd" "m1_1376_n10760#" 13489.7
cap "d2" "m1_n1358_n1008#" 1.37645
cap "d5" "d3" 45.6595
cap "d6" "vss" 480.559
cap "m1_n2904_n2380#" "m1_n1358_n1008#" 837.341
cap "vdd" "m2_10384_n3312#" 214.262
cap "w_5078_n6334#" "d2" 86.0198
cap "m2_10384_n3312#" "d6" 2.6598
cap "m1_4466_n10772#" "vdd" 2208.59
cap "vin" "m1_n1358_n10612#" 1025.56
cap "d5" "vss" 158.283
cap "vref" "m1_n1358_n10612#" 150.857
cap "d5" "m2_10384_n3312#" 4.36479
cap "w_2138_n11114#" "vin" 667.744
cap "d4" "m1_n2904_n7868#" 248.582
cap "d0" "d2" 31.4559
cap "dout0" "dout1" 3.34545
cap "w_5078_n6334#" "d4" 85.1432
cap "m1_n2904_n5124#" "m1_n1358_n1008#" 33.2147
cap "m1_n2904_n5124#" "m1_n2904_n7868#" 91.4745
cap "vdd" "m1_n1358_n1008#" 431.696
cap "vdd" "m1_n2904_n7868#" 433.679
cap "vin" "d2" 520.048
cap "d1" "d2" 3540.33
cap "vin" "m1_n2904_n2380#" 612.521
cap "w_5078_n6334#" "m1_n2904_n5124#" 184.815
cap "w_2138_n11114#" "m1_n1358_n10612#" 287.018
cap "m1_n1358_n3752#" "m1_n2904_n2380#" 70.8567
cap "w_5078_n6334#" "vdd" 386.533
cap "m1_n1358_n6496#" "m1_1376_n10760#" 108.228
cap "m1_n1358_n6496#" "vss" 425.268
cap "d3" "vss" 121.878
cap "d0" "d4" 37.3826
cap "vdd" "w_5078_1070#" 192.029
cap "d3" "m2_10384_n3312#" 4.67626
cap "m1_1376_n10760#" "vss" 5885.05
cap "vin" "d4" 531.907
cap "vdd" "d0" 1418.96
cap "d1" "d4" 106.118
cap "d0" "d6" 77.1589
cap "vin" "m1_n2904_n5124#" 555.898
cap "d1" "m1_n2904_n5124#" 0.980046
cap "vin" "vdd" 2693.1
cap "m1_n1358_n3752#" "m1_n2904_n5124#" 227.605
cap "d1" "vdd" 1185.28
cap "m1_n1358_n3752#" "vdd" 30.0258
cap "m1_4466_n10772#" "vss" 312.961
cap "d1" "d6" 63.8544
cap "d5" "d0" 45.607
cap "d4" "m1_n1358_n10612#" 12.0534
cap "m1_n1358_n6496#" "m1_n2904_n7868#" 248.766
cap "w_2138_n11114#" "d4" 2.12623
cap "vdd" "m1_n1358_n10612#" 270.614
cap "d5" "d1" 67.5299
cap "dout2" "dout1" 2.4593
cap "m1_n1358_n1008#" "m1_1376_n10760#" 372.274
cap "m1_n1358_n1008#" "vss" 2351.99
cap "m1_1376_n10760#" "m1_n2904_n7868#" 393.245
cap "w_2138_n11114#" "vdd" 1012
cap "m1_n2904_n7868#" "vss" 2153.58
cap "d2" "d4" 45.9888
cap "w_5078_n6334#" "m1_1376_n10760#" 33.3238
cap "w_5078_n6334#" "vss" 9.05412
cap "res_ladder_vref_0/XR2/B" "vin" 13.0916
cap "res_ladder_vref_0/XR2/B" "vss" 1.27649
cap "res_ladder_vref_0/ref6" "vss" -8.88178e-16
cap "res_ladder_vref_0/vref" "res_ladder_vref_0/ref6" -150.857
cap "vss" "vbias_generation_0/bias_p" 1.32981
cap "vbias_generation_0/XMp_bias/B" "vss" -1.11546
cap "vbias_generation_0/XR_bias_2/B" "vin" 22.72
cap "vbias_generation_0/bias_p" "vss" 0.0493826
cap "vbias_generation_0/vdd" "vbias_generation_0/XR_bias_2/B" 0.183068
cap "vbias_generation_0/XR_bias_2/R2" "vbias_generation_0/bias_p" 10.9283
cap "vss" "vbias_generation_0/XR_bias_2/R2" 0.807783
cap "vss" "vbias_generation_0/bias_p" 0.431041
cap "vbias_generation_0/XR_bias_2/R2" "vin" 183.061
cap "vin" "vbias_generation_0/bias_p" 1.78446
cap "vbias_generation_0/bias_p" "vbias_generation_0/XMp_bias/D" 7.08826
cap "vin" "vbias_generation_0/XMp_bias/D" 0.339722
cap "vbias_generation_0/vdd" "vbias_generation_0/bias_p" -98.6667
cap "vbias_generation_0/XR_bias_2/R2" "vbias_generation_0/XR_bias_2/B" -2.84217e-14
cap "vbias_generation_0/vdd" "vss" 0.687778
cap "vbias_generation_0/XR_bias_2/B" "vbias_generation_0/bias_p" 12.749
cap "vbias_generation_0/vdd" "vin" -0.630191
cap "vss" "vbias_generation_0/XR_bias_2/B" 0.421676
cap "comp_p_6/vdd" "vss" -16.5876
cap "vbias_generation_0/XR_bias_4/B" "comp_p_6/vinp" 13.3806
cap "vss" "vbias_generation_0/XR_bias_2/R2" 3.74741
cap "comp_p_6/vbias_p" "comp_p_6/vinp" 31.1991
cap "vbias_generation_0/XR_bias_4/B" "vss" 7.1004
cap "comp_p_6/vbias_p" "vss" 84.461
cap "comp_p_6/vdd" "comp_p_6/vinp" -29.0523
cap "vbias_generation_0/XR_bias_2/R2" "comp_p_6/vinp" 169.358
cap "comp_p_6/vinp" "comp_p_6/vdd" -15.4557
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vbias_p" 5.39693
cap "comp_p_6/vdd" "vbias_generation_0/XR_bias_4/B" 31.1716
cap "comp_p_6/vbias_p" "vss" 377.757
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vss" 1.67887
cap "comp_p_6/vbias_p" "comp_p_6/vinp" 254.056
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vinp" 14.2411
cap "comp_p_6/vbias_p" "vbias_generation_0/XR_bias_4/B" 7.47664
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vbias_generation_0/XR_bias_4/B" 0.0322621
cap "comp_p_6/vbias_p" "comp_p_6/vdd" 14.6666
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vdd" 0.0211076
cap "vss" "vbias_generation_0/XR_bias_4/B" 12.4672
cap "comp_p_6/vinp" "vbias_generation_0/XR_bias_4/B" 32.9927
cap "vss" "comp_p_6/vdd" -36.7143
cap "comp_p_6/vinn" "comp_p_6/vinp" -6.22222
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vdd" 819.746
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vss" 6.65658
cap "comp_p_6/vinp" "comp_p_6/vdd" 98.2006
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vbias_p" -58.2163
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vbias_generation_0/XR_bias_4/B" 1.29304
cap "vss" "comp_p_6/vdd" -1.71463
cap "comp_p_6/vinp" "comp_p_6/vbias_p" -0.102302
cap "comp_p_6/vbias_p" "comp_p_6/vdd" -601.306
cap "vbias_generation_0/XR_bias_4/B" "comp_p_6/vdd" 10.0165
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vinp" 21.1689
cap "comp_p_6/tail" "comp_p_6/vdd" 1.40487
cap "vdd" "comp_p_6/vdd" 0.0426981
cap "comp_p_6/vdd" "comp_p_6/XMp_out/a_n158_n800#" 0.515304
cap "comp_p_6/tail" "comp_p_6/vdd" 0.986755
cap "comp_p_6/vbias_p" "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" -2.27374e-13
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vdd" 0.31229
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vdd" 2.54518
cap "comp_p_6/vbias_p" "vdd" 0.344035
cap "comp_p_6/vbias_p" "comp_p_6/vdd" -282.719
cap "comp_p_6/vbias_p" "comp_p_6/vdd" 31.6682
cap "comp_p_6/vinp" "comp_p_6/vdd" 28.9345
cap "comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_6/vdd" 67.9211
cap "comp_p_6/vdd" "comp_p_6/vout" 90.1205
cap "comp_p_6/vdd" "comp_p_6/tail" 5.56689
cap "comp_p_6/XMp_out/a_n100_n897#" "comp_p_6/vdd" 69.7437
cap "comp_p_6/vout" "comp_p_6/vdd" 380.025
cap "comp_p_6/vinp" "comp_p_6/vdd" 128.249
cap "comp_p_6/vout" "comp_p_6/vdd" 0.0150033
cap "vin" "res_ladder_vref_0/ref6" 5.68434e-14
cap "comp_p_4/vss" "res_ladder_vref_0/ref6" 22.5419
cap "comp_p_4/vss" "vin" 18.521
cap "res_ladder_vref_0/vref" "res_ladder_vref_0/ref6" 1.47751
cap "comp_p_4/out_left" "res_ladder_vref_0/ref6" 5.69697
cap "res_ladder_vref_0/ref6" "comp_p_4/vss" -0.0381407
cap "vbias_generation_0/bias_p" "comp_p_4/vss" 14.8645
cap "comp_p_4/vss" "vbias_generation_0/XR_bias_2/R2" 1.2241
cap "comp_p_4/XMn_out_left/a_n100_n588#" "m1_n1358_n10612#" 4.85452
cap "vbias_generation_0/XR_bias_4/R1" "m1_n1358_n10612#" 265.668
cap "vbias_generation_0/XR_bias_4/R1" "vin" 2.47111
cap "m1_n1358_n10612#" "vbias_generation_0/XR_bias_2/R2" 1.87422
cap "vbias_generation_0/bias_p" "m1_n1358_n10612#" -0.0413192
cap "vin" "vbias_generation_0/XR_bias_2/R2" 80.5875
cap "comp_p_4/vss" "m1_n1358_n10612#" 25.4271
cap "vbias_generation_0/bias_p" "vbias_generation_0/XR_bias_4/R1" 26.228
cap "vin" "comp_p_4/vss" 12.0095
cap "vbias_generation_0/XR_bias_4/R1" "comp_p_4/vss" 1.93868
cap "comp_p_4/out_left" "m1_n1358_n10612#" 18.1841
cap "vbias_generation_0/bias_p" "vbias_generation_0/XR_bias_2/R2" 16.5606
cap "vbias_generation_0/bias_n" "comp_p_6/vinn" 12.4877
cap "comp_p_4/vss" "comp_p_6/vinn" 51.9282
cap "comp_p_6/vinn" "vbias_generation_0/XR_bias_2/R2" 1.70836
cap "vbias_generation_0/XR_bias_4/R1" "comp_p_6/vinp" 2.25243
cap "comp_p_6/vinn" "comp_p_4/XMn_out_right/a_n100_n588#" 4.85452
cap "comp_p_4/vss" "vbias_generation_0/XR_bias_2/R2" 5.9598
cap "comp_p_4/XMn_out_right/a_100_n500#" "comp_p_6/vinn" 18.0932
cap "comp_p_6/vinn" "vbias_generation_0/XR_bias_4/R1" 244.974
cap "comp_p_4/vss" "comp_p_6/vinp" 33.3964
cap "comp_p_4/vss" "vbias_generation_0/XR_bias_4/R1" 9.45549
cap "vbias_generation_0/XR_bias_2/R2" "comp_p_6/vinp" 73.7455
cap "comp_p_6/vinn" "comp_p_6/vinp" -0.427281
cap "comp_p_4/vss" "comp_p_6/latch_right" 0.0230583
cap "vbias_generation_0/bias_n" "comp_p_6/vinp" 4.44055
cap "comp_p_6/vdd" "comp_p_4/vss" 76.222
cap "comp_p_6/vinn" "comp_p_4/XMn_out_right/a_100_n500#" 9.33333
cap "comp_p_6/out_left" "comp_p_6/vinn" 75.7215
cap "vbias_generation_0/bias_n" "comp_p_6/out_left" 0.0179407
cap "comp_p_6/vinn" "vbias_generation_0/XR_bias_3/R2" 49.3908
cap "comp_p_6/out_left" "comp_p_6/vinp" 8.92964
cap "comp_p_6/vinn" "comp_p_4/vss" 44.3832
cap "comp_p_6/vinn" "comp_p_6/latch_right" 1.55443
cap "vbias_generation_0/bias_n" "comp_p_6/latch_right" 0.00496302
cap "comp_p_6/vdd" "comp_p_6/vinn" 5.28845
cap "comp_p_4/vss" "comp_p_6/latch_left" 0.0329559
cap "vbias_generation_0/bias_n" "comp_p_4/vss" 98.6301
cap "vbias_generation_0/bias_n" "comp_p_6/vdd" 17.201
cap "vbias_generation_0/XR_bias_3/R2" "comp_p_6/tail" 0.423307
cap "comp_p_6/vinp" "vbias_generation_0/XR_bias_3/R2" 83.4032
cap "comp_p_6/vinp" "comp_p_4/vss" 46.6295
cap "comp_p_6/vdd" "comp_p_6/vinp" 9.22101
cap "comp_p_6/out_left" "vbias_generation_0/XR_bias_3/R2" 0.618765
cap "comp_p_6/out_left" "comp_p_4/vss" 0.130336
cap "vbias_generation_0/bias_n" "comp_p_6/vinn" 420.449
cap "comp_p_6/vinn" "comp_p_6/latch_left" 2.74592
cap "vbias_generation_0/bias_n" "comp_p_6/latch_left" 0.0207158
cap "comp_p_4/vss" "vbias_generation_0/XR_bias_3/R2" 388.762
cap "comp_p_6/vdd" "vbias_generation_0/XR_bias_3/R2" 80.5871
cap "comp_p_6/latch_left" "comp_p_6/vdd" 733.659
cap "comp_p_6/tail" "comp_p_4/vss" 0.186254
cap "comp_p_6/vinn" "comp_p_6/latch_right" 1.40196
cap "comp_p_4/vss" "comp_p_6/vdd" 24.0487
cap "comp_p_6/out_left" "comp_p_4/vss" 12.3342
cap "comp_p_6/vinn" "comp_p_6/latch_left" 1.98611
cap "comp_p_6/vinp" "comp_p_4/vss" 0.408494
cap "comp_p_6/tail" "comp_p_6/vdd" 130.3
cap "comp_p_6/vinn" "comp_p_4/vss" -35.8094
cap "comp_p_6/tail" "vbias_generation_0/XR_bias_3/R2" 0.378421
cap "comp_p_6/out_left" "comp_p_6/vdd" 399.211
cap "comp_p_6/tail" "comp_p_6/vinp" 0.183615
cap "comp_p_6/vinp" "comp_p_6/vdd" 442.747
cap "comp_p_6/out_left" "vbias_generation_0/XR_bias_4/R2" 0.152096
cap "vbias_generation_0/XR_bias_3/R2" "comp_p_6/out_left" 5.0086
cap "vbias_generation_0/XR_bias_3/R2" "comp_p_6/vinp" 0.272781
cap "comp_p_6/out_left" "comp_p_6/vinp" 8.87502
cap "comp_p_6/vinn" "comp_p_6/vdd" 133.575
cap "comp_p_6/vinn" "comp_p_6/out_left" 74.0023
cap "vbias_generation_0/XR_bias_3/R2" "comp_p_6/vinn" 14.7181
cap "comp_p_6/vinn" "comp_p_6/vinp" -1.45832
cap "comp_p_6/latch_right" "comp_p_6/vdd" 451.665
cap "d4" "comp_p_6/vinp" 1.01974
cap "comp_p_6/tail" "comp_p_6/vdd" 0.336152
cap "comp_p_6/vdd" "comp_p_6/vinn" 0.0194726
cap "vdd" "comp_p_6/vinn" 0.615661
cap "comp_p_6/tail" "comp_p_5/vss" -0.0149859
cap "comp_p_6/vinn" "comp_p_5/vss" -21.516
cap "vdd" "comp_p_6/vinp" 0.151081
cap "comp_p_6/tail" "d4" 1.25945
cap "d4" "comp_p_6/vinn" 1.30568
cap "comp_p_6/vinp" "comp_p_5/vss" 0.00498825
cap "vdd" "comp_p_6/vdd" 0.0853962
cap "vdd" "comp_p_6/vinp" 0.151081
cap "comp_p_6/vinp" "comp_p_6/vdd" 0.020144
cap "comp_p_6/tail" "comp_p_6/vdd" 88.2286
cap "comp_p_5/vss" "comp_p_6/vdd" 2.38981
cap "comp_p_6/vinp" "comp_p_6/vdd" 45.6861
cap "comp_p_6/latch_left" "comp_p_6/vdd" 63.1916
cap "comp_p_6/vdd" "comp_p_6/latch_right" 59.6794
cap "comp_p_6/vdd" "comp_p_6/vinn" 67.164
cap "comp_p_6/vinn" "comp_p_6/vdd" 349.885
cap "comp_p_5/vss" "comp_p_6/vdd" 4.90871
cap "comp_p_6/latch_right" "comp_p_6/vdd" 730.26
cap "comp_p_6/vout" "comp_p_6/vdd" -45.4545
cap "comp_p_6/XMp_tail/a_n158_n1000#" "comp_p_6/vdd" 129.406
cap "comp_p_6/vinn" "comp_p_5/vss" 0.0424237
cap "comp_p_6/vinp" "comp_p_6/vdd" 143.861
cap "comp_p_6/latch_left" "comp_p_6/vdd" 586.706
cap "res_ladder_vref_0/ref5" "res_ladder_vref_0/ref6" -15.5739
cap "comp_p_4/vss" "res_ladder_vref_0/ref6" 0.310501
cap "vin" "res_ladder_vref_0/ref6" -1.42109e-14
cap "res_ladder_vref_0/ref6" "res_ladder_vref_0/ref5" -15.5739
cap "comp_p_4/vss" "vin" 15.656
cap "res_ladder_vref_0/ref6" "comp_p_4/vss" -7.10543e-15
cap "comp_p_4/vss" "vin" 2.41006
cap "comp_p_4/vss" "comp_p_4/latch_left" 9.27051
cap "comp_p_4/out_left" "comp_p_4/vss" 89.3519
cap "comp_p_4/vss" "comp_p_4/vinn" -0.575773
cap "m1_n2904_n7868#" "comp_p_4/vss" -1.37201
cap "m1_n1358_n10612#" "comp_p_4/latch_left" 0.974682
cap "m1_n1358_n10612#" "comp_p_4/vss" 0.415965
cap "m1_1376_n10760#" "vbias_generation_0/bias_n" 0.0424919
cap "m1_1376_n10760#" "comp_p_4/latch_left" 95.428
cap "vbias_generation_0/XR_bias_4/R1" "m1_1376_n10760#" 1.00877
cap "vbias_generation_0/XR_bias_4/R1" "comp_p_4/latch_left" 0.248132
cap "m1_1376_n10760#" "comp_p_4/vss" 26.2156
cap "comp_p_4/latch_left" "comp_p_4/vss" 7.45289
cap "vbias_generation_0/XR_bias_4/R1" "comp_p_4/vss" 14.0017
cap "comp_p_4/XMn_out_right/a_n100_n588#" "m1_1376_n10760#" 7.40945
cap "comp_p_4/vinn" "comp_p_4/vss" -24.582
cap "vbias_generation_0/bias_n" "comp_p_4/latch_left" 0.0459925
cap "comp_p_4/latch_right" "vbias_generation_0/bias_n" 0.166658
cap "comp_p_4/vss" "vbias_generation_0/XR_bias_4/R1" 13.0406
cap "comp_p_6/vinn" "comp_p_4/latch_right" 0.974682
cap "comp_p_4/vss" "comp_p_5/vinn" -4.16205
cap "w_5078_n6334#" "vbias_generation_0/bias_n" 0.0341691
cap "comp_p_4/vss" "comp_p_4/vinn" -0.601286
cap "comp_p_4/vss" "vbias_generation_0/bias_n" 61.0995
cap "comp_p_4/latch_right" "vbias_generation_0/XR_bias_4/R1" 0.248132
cap "comp_p_6/vinn" "comp_p_4/vss" -1.58951
cap "comp_p_4/vss" "comp_p_4/XMn_diode_left1/a_n100_n488#" 0.636057
cap "comp_p_6/vinn" "vbias_generation_0/bias_n" 3.55392
cap "m1_1376_n10760#" "vbias_generation_0/bias_n" 0.0206839
cap "comp_p_4/XMn_out_right/a_100_n500#" "vbias_generation_0/bias_n" 0.0806857
cap "comp_p_4/vss" "comp_p_4/latch_right" 48.9898
cap "comp_p_4/latch_right" "comp_p_4/vss" 10.4582
cap "comp_p_4/XMn_out_right/a_100_n500#" "w_5078_n6334#" 0.50575
cap "comp_p_4/vss" "comp_p_6/vinp" 12.7522
cap "vbias_generation_0/bias_n" "comp_p_6/out_left" 0.447293
cap "vbias_generation_0/bias_n" "comp_p_4/vss" 341.286
cap "vbias_generation_0/bias_n" "comp_p_6/latch_right" 0.0190419
cap "comp_p_4/latch_right" "vbias_generation_0/bias_n" 0.139016
cap "comp_p_4/XMn_out_right/a_100_n500#" "comp_p_4/vss" 65.2299
cap "vbias_generation_0/bias_n" "comp_p_6/vinp" 16.9587
cap "vbias_generation_0/bias_n" "vdd" 1.62605
cap "comp_p_6/vinn" "comp_p_4/vss" -0.507837
cap "comp_p_4/latch_right" "comp_p_4/XMn_out_right/a_100_n500#" 0.575467
cap "comp_p_4/XMn_out_right/a_100_n500#" "comp_p_5/XMn_out_left/a_n100_n588#" 0.0456049
cap "comp_p_6/out_left" "comp_p_4/vss" 0.0788063
cap "vbias_generation_0/bias_n" "comp_p_6/vinn" 1.04277
cap "comp_p_6/latch_left" "vbias_generation_0/bias_n" 6.18879
cap "vbias_generation_0/bias_n" "w_5078_n6334#" 0.0341691
cap "comp_p_6/out_left" "comp_p_6/vinp" 3.41759
cap "comp_p_4/vss" "w_2138_n11114#" 1.38778e-17
cap "d4" "comp_p_5/vinn" -0.719177
cap "comp_p_4/vss" "comp_p_6/vinp" 3.27807
cap "comp_p_5/latch_left" "vdd" 19.0702
cap "comp_p_4/vss" "comp_p_6/vinn" -37.7373
cap "vdd" "comp_p_6/out_left" 486.749
cap "vbias_generation_0/XR_bias_4/R2" "comp_p_6/latch_left" 6.38185
cap "comp_p_4/vss" "vdd" 40.3146
cap "d4" "comp_p_6/latch_left" 4.43702
cap "comp_p_4/vss" "comp_p_5/vinn" -3.64309
cap "comp_p_5/latch_left" "comp_p_6/latch_left" 4.62409
cap "comp_p_5/latch_left" "d4" 4.83293
cap "vbias_generation_0/XR_bias_4/R2" "comp_p_6/out_left" 8.63723
cap "d4" "comp_p_6/out_left" 157.877
cap "comp_p_4/vss" "comp_p_6/latch_left" 3.38604
cap "comp_p_6/vinp" "comp_p_6/latch_left" 2.65669
cap "comp_p_4/vss" "vbias_generation_0/XR_bias_4/R2" 4.97355
cap "d4" "w_2138_n11114#" 0.437503
cap "d4" "w_5078_n6334#" 0.456711
cap "d4" "comp_p_4/vss" -28.7167
cap "d4" "comp_p_6/vinn" -0.701197
cap "vdd" "comp_p_6/latch_right" 28.0842
cap "comp_p_5/latch_left" "comp_p_4/vss" 1.09512
cap "comp_p_5/out_left" "d4" 81.9779
cap "vdd" "comp_p_6/latch_left" 546.495
cap "comp_p_4/vss" "comp_p_6/out_left" 5.86331
cap "comp_p_6/vinp" "comp_p_6/out_left" 5.34051
cap "d4" "vdd" -45.0475
cap "d4" "comp_p_6/XMn_out_right/a_100_n500#" 0.570323
cap "comp_p_5/vinp" "d4" 1.09082
cap "comp_p_5/vss" "d4" 286.794
cap "comp_p_5/XMn_out_right/a_n100_n588#" "d4" 15.1444
cap "d4" "comp_p_5/tail" 0.636437
cap "w_2138_n11114#" "d4" 2.44209
cap "d4" "comp_p_6/XMn_cs_right1/a_n100_n588#" 14.1144
cap "comp_p_5/vss" "comp_p_6/latch_left" 0.231232
cap "comp_p_6/out_left" "d4" 115.969
cap "comp_p_6/vinn" "d4" 0.905644
cap "comp_p_6/latch_right" "d4" 0.234634
cap "d4" "comp_p_5/vinn" 0.911093
cap "comp_p_5/XMn_out_right/a_n100_n588#" "vdd" 0.018872
cap "comp_p_5/latch_left" "d4" 59.601
cap "comp_p_5/vss" "comp_p_6/XMn_out_right/a_100_n500#" -0.0121664
cap "comp_p_6/XMn_cs_right1/a_n100_n588#" "vdd" 0.501996
cap "comp_p_5/XMn_out_right/a_n100_n588#" "comp_p_5/vss" -0.169678
cap "comp_p_5/latch_left" "comp_p_6/latch_left" 3.59184
cap "comp_p_5/latch_right" "d4" 0.241071
cap "comp_p_5/XMn_out_right/a_n100_n588#" "comp_p_6/XMn_cs_right1/a_n100_n588#" 3.59184
cap "comp_p_5/vss" "comp_p_6/XMn_cs_right1/a_n100_n588#" 0.231232
cap "comp_p_6/out_left" "vdd" 0.274138
cap "comp_p_6/vinp" "d4" 1.07878
cap "comp_p_5/XMn_out_right/a_100_n500#" "d4" 0.349421
cap "comp_p_6/out_left" "comp_p_5/vss" -2.97439
cap "comp_p_6/vinn" "comp_p_5/vss" -21.5402
cap "vdd" "comp_p_6/latch_right" 0.20755
cap "d4" "comp_p_6/latch_left" 56.2403
cap "comp_p_5/latch_left" "comp_p_5/vss" -0.169678
cap "comp_p_5/vss" "comp_p_5/vinn" -21.5402
cap "comp_p_6/tail" "d4" 1.26107
cap "d4" "comp_p_5/tail" 0.637487
cap "w_5078_n6334#" "d4" 2.52997
cap "comp_p_5/out_left" "d4" 60.3232
cap "vdd" "comp_p_6/latch_left" 38.2676
cap "comp_p_6/XMn_out_right/a_100_n500#" "comp_p_5/vss" -4.2423
cap "d4" "comp_p_5/vss" 258.845
cap "comp_p_6/XMn_out_right/a_100_n500#" "d4" 164.711
cap "comp_p_5/latch_right" "comp_p_5/vss" 0.948918
cap "comp_p_6/latch_right" "comp_p_5/vss" 1.33561
cap "vdd" "comp_p_5/vss" 49.06
cap "comp_p_6/XMn_out_right/a_100_n500#" "vdd" 63.8798
cap "comp_p_5/latch_right" "d4" 49.0193
cap "comp_p_6/latch_right" "d4" 46.3003
cap "vdd" "d4" -6.28259
cap "comp_p_5/latch_right" "comp_p_6/latch_right" 4.10797
cap "comp_p_5/XMn_out_right/a_100_n500#" "d4" 85.5815
cap "comp_p_5/latch_right" "vdd" 30.4511
cap "comp_p_6/latch_right" "vdd" 151.181
cap "comp_p_5/vss" "d4" -20.5557
cap "comp_p_5/vss" "tmux_7therm_to_3bin_0/d6" -116.027
cap "tmux_7therm_to_3bin_0/d6" "comp_p_6/vdd" 1.24008
cap "comp_p_5/latch_right" "comp_p_6/latch_right" 0.516129
cap "comp_p_5/vss" "vdd" 7.922
cap "vdd" "comp_p_6/latch_right" 533.886
cap "tmux_7therm_to_3bin_0/d6" "d4" 98.3796
cap "comp_p_5/vss" "vdd" 1.49721
cap "vdd" "comp_p_6/latch_right" 0.361579
cap "d4" "comp_p_5/vdd" 0.50575
cap "vdd" "d4" -56.948
cap "tmux_7therm_to_3bin_0/d6" "vdd" 389.759
cap "comp_p_5/vss" "comp_p_6/latch_right" 0.534923
cap "comp_p_6/latch_left" "vdd" 33.0032
cap "comp_p_5/XMn_out_right/a_100_n500#" "d4" 51.3221
cap "comp_p_5/vss" "tmux_7therm_to_3bin_0/d6" -1.42109e-14
cap "res_ladder_vref_0/XR5/R2" "res_ladder_vref_0/ref5" 3.55271e-15
cap "res_ladder_vref_0/ref4" "res_ladder_vref_0/ref5" -16.1031
cap "res_ladder_vref_0/XR3/R1" "res_ladder_vref_0/ref5" -6.08591
cap "res_ladder_vref_0/XR5/B" "res_ladder_vref_0/ref5" 20.2724
cap "res_ladder_vref_0/XR3/R1" "comp_p_4/out_left" 0.0910163
cap "comp_p_4/vinn" "comp_p_4/vdd" 6.51094
cap "comp_p_4/vss" "comp_p_4/vdd" 6.6726
cap "comp_p_4/vss" "comp_p_4/vinn" 19.2872
cap "comp_p_4/vinn" "comp_p_4/latch_right" 0.724282
cap "comp_p_4/vinn" "comp_p_4/latch_left" 1.58322
cap "comp_p_4/vss" "comp_p_4/vinp" 17.1828
cap "comp_p_4/vinn" "comp_p_4/out_left" 0.543381
cap "comp_p_4/vss" "comp_p_4/out_left" 0.0425601
cap "res_ladder_vref_0/ref5" "res_ladder_vref_0/XR3/R1" -6.08591
cap "comp_p_4/vinn" "res_ladder_vref_0/XR3/R1" -68.8696
cap "comp_p_4/vss" "res_ladder_vref_0/XR3/R1" 1.69261
cap "res_ladder_vref_0/XR3/R1" "comp_p_4/latch_left" 0.129689
cap "comp_p_4/vinn" "res_ladder_vref_0/ref5" -16.1031
cap "comp_p_4/vss" "res_ladder_vref_0/ref5" 15.2059
cap "comp_p_4/out_left" "m1_n2904_n7868#" 13.3298
cap "comp_p_4/vdd" "m1_n2904_n7868#" 11.075
cap "comp_p_4/vss" "comp_p_4/latch_right" 584.024
cap "comp_p_4/out_left" "res_ladder_vref_0/XR3/R1" 7.33073
cap "comp_p_4/vinn" "m1_n2904_n7868#" 3.53989
cap "comp_p_4/vss" "comp_p_4/vinp" 141.693
cap "comp_p_4/latch_right" "comp_p_4/vinp" 0.156256
cap "comp_p_4/latch_left" "m1_1376_n10760#" 0.132489
cap "comp_p_4/vinn" "comp_p_4/latch_left" 1.29606
cap "comp_p_4/latch_right" "m1_n2904_n7868#" 19.5524
cap "comp_p_4/vss" "m1_n2904_n7868#" 1.02579
cap "comp_p_4/vinp" "m1_n2904_n7868#" 2.54421
cap "comp_p_4/vss" "res_ladder_vref_0/XR3/R1" 2.23832
cap "comp_p_4/vss" "comp_p_4/latch_left" 1113.17
cap "comp_p_4/latch_left" "comp_p_4/vinp" 3.48187
cap "comp_p_4/latch_left" "m1_n2904_n7868#" 7.96784
cap "comp_p_4/vss" "comp_p_4/tail" 36.4781
cap "comp_p_4/latch_left" "res_ladder_vref_0/XR3/R1" 0.102913
cap "comp_p_4/tail" "m1_n2904_n7868#" 3.95085
cap "comp_p_4/out_left" "m1_1376_n10760#" 0.818575
cap "comp_p_4/vinn" "comp_p_4/out_left" 17.6044
cap "comp_p_4/vdd" "m1_1376_n10760#" 0.242489
cap "comp_p_4/vinn" "m1_1376_n10760#" 1.08439
cap "comp_p_4/out_left" "comp_p_4/vss" 938.852
cap "comp_p_4/vss" "comp_p_4/vdd" 141.351
cap "comp_p_4/out_left" "comp_p_4/vinp" 15.6043
cap "comp_p_4/vss" "m1_1376_n10760#" 0.565346
cap "comp_p_4/latch_right" "m1_1376_n10760#" 6.92813
cap "comp_p_4/vinn" "comp_p_4/latch_right" 0.715
cap "comp_p_4/vinn" "comp_p_4/vss" -161.595
cap "comp_p_4/vdd" "comp_p_4/vinp" 3.44525
cap "comp_p_4/vinp" "m1_1376_n10760#" 0.476882
cap "comp_p_4/vinn" "comp_p_4/vinp" -2.95688
cap "comp_p_4/latch_left" "m1_1376_n10760#" 232.763
cap "comp_p_4/out_left" "m1_n1358_n10612#" 18.1811
cap "comp_p_4/vss" "m1_n2904_n7868#" 27.6527
cap "m1_1376_n10760#" "comp_p_4/vinp" 34.7014
cap "comp_p_4/latch_left" "m1_n2904_n7868#" 58.8347
cap "m1_n2904_n7868#" "comp_p_4/vinp" 26.4752
cap "m1_1376_n10760#" "comp_p_4/XMn_out_right/a_100_n500#" 0.645195
cap "comp_p_4/vss" "comp_p_4/vinn" -25.0745
cap "comp_p_4/out_left" "vbias_generation_0/XR_bias_4/R1" 0.0262072
cap "m1_1376_n10760#" "comp_p_4/latch_left" 1.27788
cap "comp_p_4/XMn_out_right/a_n100_n588#" "m1_1376_n10760#" 10.2076
cap "comp_p_4/vss" "comp_p_4/tail" 0.452665
cap "comp_p_4/vdd" "comp_p_4/vss" 0.0426981
cap "comp_p_4/latch_right" "comp_p_4/vss" 0.84883
cap "comp_p_4/vss" "comp_p_4/out_left" 23.1455
cap "comp_p_4/XMp_tail/a_n100_n1097#" "m1_n2904_n7868#" 5.81019
cap "comp_p_4/vss" "comp_p_4/latch_left" 0.411595
cap "comp_p_4/vinn" "m1_1376_n10760#" -36.9854
cap "comp_p_4/XMn_cs_right1/a_100_n500#" "m1_1376_n10760#" 0.645195
cap "comp_p_4/vss" "comp_p_4/vinp" 0.324131
cap "comp_p_4/vinn" "m1_n2904_n7868#" 6.76357
cap "comp_p_4/latch_right" "m1_1376_n10760#" 0.874388
cap "m1_1376_n10760#" "comp_p_4/tail" 51.9593
cap "comp_p_4/vdd" "m1_1376_n10760#" 81.6042
cap "comp_p_4/latch_right" "m1_1376_n10760#" 329.758
cap "m1_n2904_n7868#" "comp_p_4/tail" 44.7301
cap "comp_p_4/vdd" "m1_n2904_n7868#" 67.1962
cap "comp_p_4/latch_right" "m1_n2904_n7868#" 68.9773
cap "comp_p_4/vinp" "m1_1376_n10760#" 1.75667
cap "comp_p_4/out_left" "m1_1376_n10760#" 214.279
cap "comp_p_4/out_left" "m1_n2904_n7868#" 5.09909
cap "comp_p_4/vss" "m1_1376_n10760#" 122.321
cap "m1_1376_n10760#" "comp_p_4/latch_right" 0.0360264
cap "comp_p_5/vinn" "comp_p_4/vout" 6.88842
cap "comp_p_4/vss" "comp_p_4/latch_left" 76.1427
cap "comp_p_4/vss" "comp_p_4/latch_left" 0.00193398
cap "comp_p_5/vinn" "comp_p_4/tail" 53.4322
cap "comp_p_4/XMn_cs_left/a_100_n500#" "comp_p_4/vss" 0.0406527
cap "comp_p_4/vss" "comp_p_4/latch_right" 99.9548
cap "comp_p_4/XMn_diode_left1/a_n100_n488#" "comp_p_4/vss" 1.02626
cap "comp_p_5/vinn" "comp_p_4/vinn" 77.3568
cap "comp_p_5/vinn" "comp_p_4/XMp_tail/a_n100_n1097#" 7.6607
cap "comp_p_5/vinn" "w_5078_n6334#" 82.4743
cap "comp_p_4/vinp" "comp_p_4/vss" 12.3437
cap "comp_p_4/vss" "comp_p_4/XMn_out_left/a_100_n500#" 0.0406527
cap "m1_1376_n10760#" "comp_p_4/tail" 0.011968
cap "comp_p_4/vout" "comp_p_5/vinp" 0.0425164
cap "vss" "comp_p_4/vinn" 0.0367321
cap "comp_p_4/vout" "comp_p_4/vss" 65.1442
cap "m1_1376_n10760#" "comp_p_4/vinn" 1.10828
cap "comp_p_4/vss" "comp_p_4/tail" 16.9715
cap "comp_p_4/vout" "m1_n1358_n10612#" 18.0902
cap "comp_p_4/vss" "comp_p_4/vinn" 37.2907
cap "comp_p_5/vinn" "comp_p_4/vss" 34.8918
cap "comp_p_5/vinn" "comp_p_4/latch_left" 78.5971
cap "comp_p_4/vss" "comp_p_4/vinn" 0.0367185
cap "comp_p_4/vss" "w_5078_n6334#" 40.8942
cap "comp_p_5/vinn" "comp_p_4/latch_right" 88.3499
cap "comp_p_4/vout" "vbias_generation_0/bias_n" 5.76881
cap "comp_p_4/vss" "comp_p_4/latch_right" 0.117074
cap "comp_p_5/vinn" "comp_p_4/vinp" 17.5158
cap "comp_p_4/vss" "comp_p_5/vinp" 0.394946
cap "comp_p_5/vinn" "comp_p_4/vinn" 27.707
cap "comp_p_4/vout" "comp_p_5/vinp" 92.6443
cap "comp_p_4/vout" "comp_p_5/XMn_out_left/a_n100_n588#" 0.00781272
cap "comp_p_5/out_left" "comp_p_4/latch_right" 0.957064
cap "comp_p_4/vss" "w_5078_n6334#" 44.4298
cap "comp_p_4/vout" "comp_p_4/latch_right" 0.232771
cap "comp_p_5/vinn" "comp_p_4/latch_left" 17.2012
cap "vbias_generation_0/bias_n" "comp_p_4/latch_right" 0.019827
cap "comp_p_4/vout" "vdd" -22.6243
cap "comp_p_5/vinn" "comp_p_5/out_left" 115.317
cap "comp_p_5/out_left" "comp_p_4/vinp" 0.0677143
cap "comp_p_4/vout" "comp_p_5/vinn" -1.32097
cap "comp_p_5/latch_left" "comp_p_4/latch_right" 12.9895
cap "comp_p_5/out_left" "comp_p_4/tail" 0.049609
cap "comp_p_4/vss" "comp_p_5/vinp" 5.34049
cap "w_5078_n6334#" "comp_p_5/vinp" 75.1952
cap "comp_p_4/vss" "comp_p_4/latch_right" 795.816
cap "comp_p_5/latch_left" "comp_p_5/vinn" 4.67027
cap "comp_p_4/latch_right" "w_5078_n6334#" 2.95414
cap "comp_p_4/vss" "vdd" 0.251167
cap "comp_p_4/vss" "comp_p_4/vinp" 8.08663
cap "comp_p_4/vss" "comp_p_5/vinn" -6.25471
cap "comp_p_4/latch_right" "comp_p_5/vinp" 188.375
cap "comp_p_4/vinp" "w_5078_n6334#" 3.31493
cap "comp_p_4/vss" "comp_p_4/tail" 37.3351
cap "comp_p_5/vinn" "w_5078_n6334#" 174.725
cap "comp_p_4/vout" "m1_n1358_n10612#" 9.33333
cap "comp_p_4/tail" "w_5078_n6334#" 1.71137
cap "comp_p_5/out_left" "comp_p_4/vinn" 0.0661475
cap "comp_p_5/vinn" "comp_p_5/vinp" 0.986853
cap "comp_p_4/vinp" "comp_p_5/vinp" 9.6475
cap "comp_p_4/latch_right" "vdd" 0.92295
cap "comp_p_4/tail" "comp_p_5/vinp" 1.69523
cap "comp_p_5/vinn" "comp_p_4/latch_right" 30.8833
cap "comp_p_4/vout" "comp_p_5/out_left" 59.6257
cap "comp_p_5/vinn" "comp_p_5/latch_right" 6.57386
cap "comp_p_5/vinn" "vdd" -39.0196
cap "comp_p_4/vss" "comp_p_4/vinn" 83.8716
cap "vdd" "comp_p_4/vinp" 0.236815
cap "comp_p_4/vout" "vbias_generation_0/bias_n" 2.16735
cap "comp_p_5/vinn" "comp_p_4/vinp" 2.51306
cap "comp_p_4/vinn" "w_5078_n6334#" 5.11707
cap "vdd" "comp_p_4/tail" 0.215771
cap "comp_p_5/vinn" "comp_p_4/tail" 1.30595
cap "comp_p_4/vss" "comp_p_4/latch_left" 666.929
cap "comp_p_4/latch_left" "w_5078_n6334#" 0.658605
cap "comp_p_4/vinn" "comp_p_5/vinp" 133.284
cap "comp_p_4/vout" "w_2138_n11114#" 0.856262
cap "comp_p_4/vss" "comp_p_5/out_left" 0.248017
cap "comp_p_4/vss" "comp_p_4/vout" 204.387
cap "comp_p_5/out_left" "w_5078_n6334#" 0.351826
cap "comp_p_4/vout" "w_5078_n6334#" 1.04451
cap "comp_p_4/latch_left" "comp_p_5/vinp" 2.59151
cap "comp_p_5/out_left" "comp_p_5/vinp" 4.77531
cap "comp_p_4/vinn" "vdd" 0.232132
cap "comp_p_4/vout" "comp_p_5/out_left" 141.597
cap "comp_p_5/vinp" "vdd" 140.933
cap "comp_p_5/vinn" "comp_p_4/vout" 0.439387
cap "comp_p_5/vinn" "comp_p_4/latch_right" 1.58606
cap "comp_p_5/latch_right" "comp_p_5/vinn" 1.44444
cap "comp_p_5/latch_left" "vdd" 983.265
cap "comp_p_5/vinp" "comp_p_4/vout" 0.0183953
cap "comp_p_5/latch_left" "comp_p_4/vout" 0.883981
cap "comp_p_5/latch_left" "comp_p_6/XMn_diode_left1/a_n100_n488#" 1.03226
cap "comp_p_5/latch_left" "comp_p_4/latch_right" 12.9895
cap "comp_p_4/vss" "w_5078_n6334#" -3.69149e-15
cap "w_5078_n6334#" "comp_p_5/out_left" 19.4527
cap "comp_p_4/vout" "vdd" 0.534312
cap "comp_p_5/vinn" "w_5078_n6334#" 27.1084
cap "comp_p_4/latch_right" "vdd" 2.01385
cap "comp_p_5/latch_right" "vdd" 352.682
cap "comp_p_5/vinp" "w_5078_n6334#" 2.46786
cap "comp_p_5/latch_left" "w_5078_n6334#" 0.526536
cap "comp_p_5/vinn" "comp_p_4/vinn" 1.04185
cap "comp_p_4/vss" "comp_p_5/out_left" 26.9051
cap "comp_p_5/vinn" "comp_p_4/vss" -71.5674
cap "comp_p_5/vinp" "comp_p_4/vinn" 0.610287
cap "comp_p_4/latch_left" "comp_p_5/vinn" 0.0595088
cap "comp_p_5/vinn" "comp_p_5/out_left" 80.97
cap "comp_p_5/vinp" "comp_p_4/vss" 0.513997
cap "w_5078_n6334#" "vdd" 133.119
cap "comp_p_5/latch_left" "comp_p_4/vss" 2.09773
cap "comp_p_5/vinn" "comp_p_5/vinp" -4.77041
cap "comp_p_5/latch_left" "comp_p_5/vinn" 2.07246
cap "comp_p_4/vout" "w_5078_n6334#" 0.441413
cap "comp_p_5/latch_right" "w_5078_n6334#" 0.298123
cap "comp_p_5/vinn" "comp_p_4/vinp" 1.29099
cap "comp_p_4/vss" "vdd" 35.1623
cap "comp_p_5/out_left" "vdd" 649.129
cap "comp_p_5/vinn" "comp_p_4/tail" 1.17583
cap "comp_p_4/vout" "comp_p_4/vss" 0.408371
cap "comp_p_5/tail" "vdd" 21.8849
cap "comp_p_5/vinn" "vdd" -40.0204
cap "w_5078_n6334#" "vdd" 0.0426981
cap "d4" "comp_p_5/XMn_out_right/a_100_n500#" 0.246305
cap "comp_p_5/vinp" "comp_p_5/vss" -0.00249392
cap "comp_p_5/tail" "comp_p_5/vss" -0.0237979
cap "comp_p_5/out_left" "vdd" 0.274138
cap "d4" "comp_p_5/vinn" 1.32193
cap "comp_p_5/XMn_out_right/a_n100_n588#" "vdd" 0.483124
cap "comp_p_5/out_left" "d4" 60.2187
cap "comp_p_5/XMn_out_right/a_100_n500#" "comp_p_5/vss" -0.0199654
cap "vdd" "comp_p_5/vinn" 0.453149
cap "comp_p_5/latch_right" "vdd" 0.20755
cap "vdd" "comp_p_5/vinp" 0.0841201
cap "d4" "comp_p_5/vinp" 1.03059
cap "comp_p_5/vinn" "comp_p_5/vss" -21.5187
cap "comp_p_5/tail" "d4" 1.27227
cap "comp_p_5/out_left" "comp_p_5/vss" -4.86618
cap "vdd" "comp_p_5/vdd" 45.613
cap "vdd" "comp_p_5/vinn" 44.2866
cap "comp_p_5/vinp" "vdd" 13.0211
cap "vdd" "comp_p_5/latch_left" 100.751
cap "comp_p_5/vss" "comp_p_5/latch_right" 0.589533
cap "vdd" "comp_p_5/latch_right" 159.758
cap "comp_p_5/latch_right" "comp_p_6/latch_right" 0.516129
cap "d4" "comp_p_5/vout" 85.5734
cap "comp_p_5/vss" "vdd" 29.6731
cap "vdd" "comp_p_5/tail" 21.533
cap "comp_p_5/vss" "comp_p_5/vout" -6.91098
cap "vdd" "comp_p_5/vout" 63.7107
cap "comp_p_5/vinn" "comp_p_5/vss" 0.614499
cap "comp_p_5/vss" "tmux_7therm_to_3bin_0/d6" 0.320972
cap "comp_p_5/latch_right" "tmux_7therm_to_3bin_0/d6" 0.700037
cap "d4" "comp_p_5/XMp_tail/a_n158_n1000#" 0.0602831
cap "d4" "comp_p_5/vdd" 4.78127
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vinn" 0.0429169
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "tmux_7therm_to_3bin_0/d6" 9.09421
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/XMp_tail/a_n158_n1000#" 0.138341
cap "d4" "comp_p_5/vinp" 0.133542
cap "tmux_7therm_to_3bin_0/d6" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 0.0454881
cap "comp_p_5/vout" "d4" 51.3221
cap "comp_p_5/latch_right" "vdd" 947.858
cap "comp_p_5/vss" "vdd" 13.4953
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/vdd" 3.16322
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/vinp" 0.225417
cap "comp_p_5/latch_right" "comp_p_5/vss" 2.71844
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "vdd" 11.5879
cap "comp_p_5/XMp_tail/a_n158_n1000#" "vdd" 21.903
cap "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" "vdd" 0.201215
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vss" 0.110561
cap "comp_p_5/vdd" "vdd" 119.411
cap "comp_p_5/latch_right" "tmux_7therm_to_3bin_0/buffer_5/vdd" 0.323418
cap "comp_p_5/vinp" "vdd" 15.9444
cap "comp_p_5/vout" "vdd" 361.589
cap "comp_p_5/vss" "comp_p_5/vdd" 1.4889
cap "d4" "comp_p_5/latch_left" 0.106616
cap "comp_p_5/vinn" "d4" 0.322092
cap "comp_p_5/vout" "comp_p_5/vss" -120.111
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/XMp_tail/a_n158_n1000#" 0.0387316
cap "comp_p_5/latch_right" "comp_p_6/latch_right" 0.516129
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/latch_left" 0.877967
cap "comp_p_5/vinn" "tmux_7therm_to_3bin_0/d6" 3.31253
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vdd" 2.74581
cap "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" "comp_p_5/vdd" 0.0377224
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vinp" 0.536137
cap "comp_p_5/vinp" "comp_p_5/vdd" 1.42109e-14
cap "comp_p_5/latch_left" "vdd" 510.187
cap "comp_p_5/latch_right" "d4" 1.42899
cap "comp_p_5/vinn" "vdd" 221.414
cap "tmux_7therm_to_3bin_0/d6" "vdd" 0.800391
cap "comp_p_5/vss" "d4" 0.954548
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vinp" 0.430555
cap "d4" "comp_p_5/vss" 1.15008
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/vss" 39.3063
cap "tmux_7therm_to_3bin_0/buffer_6/out" "tmux_7therm_to_3bin_0/d6" 0.836169
cap "d4" "tmux_7therm_to_3bin_0/buffer_6/out" 0.100722
cap "d4" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 0.444622
cap "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" "tmux_7therm_to_3bin_0/d6" 4.73503
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "vdd" 11.7117
cap "comp_p_5/vdd" "tmux_7therm_to_3bin_0/buffer_5/vdd" 2.40862
cap "comp_p_5/latch_right" "tmux_7therm_to_3bin_0/d6" 0.0534465
cap "comp_p_5/vss" "vdd" 1.17571
cap "comp_p_5/vdd" "comp_p_5/vss" 4.02906
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/vdd" 0.0237689
cap "d4" "tmux_7therm_to_3bin_0/d6" 0.981458
cap "comp_p_5/vinn" "tmux_7therm_to_3bin_0/buffer_5/vdd" 0.000151164
cap "comp_p_5/vout" "comp_p_5/vss" 0.157737
cap "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" "vdd" 0.0784152
cap "comp_p_5/vinn" "comp_p_5/vss" 0.564558
cap "comp_p_5/vdd" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 0.166743
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 0.018528
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vss" 73.9402
cap "tmux_7therm_to_3bin_0/d6" "vdd" -0.123904
cap "comp_p_5/vdd" "tmux_7therm_to_3bin_0/d6" 3.18747
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/d6" -0.156384
cap "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" "tmux_7therm_to_3bin_0/buffer_5/vdd" 1.37303
cap "comp_p_5/vinn" "tmux_7therm_to_3bin_0/d6" 1.3595
cap "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" "comp_p_5/vss" 1.04001
cap "comp_p_5/latch_left" "tmux_7therm_to_3bin_0/d6" 0.950071
cap "comp_p_5/latch_right" "comp_p_5/vss" 2.1758
cap "d4" "tmux_7therm_to_3bin_0/buffer_5/vdd" 10.2591
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "tmux_7therm_to_3bin_0/d6" 56.9443
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "tmux_7therm_to_3bin_0/buffer_6/vss" 2.88775
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/XMp/B" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vss" 69.6754
cap "res_ladder_vref_0/ref3" "res_ladder_vref_0/ref5" -68.8696
cap "res_ladder_vref_0/ref4" "res_ladder_vref_0/ref5" -5.5567
cap "res_ladder_vref_0/ref4" "res_ladder_vref_0/ref3" -16.6323
cap "comp_p_4/vinn" "comp_p_2/vdd" 6.83551
cap "comp_p_4/vss" "comp_p_2/vdd" 22.212
cap "comp_p_4/vinn" "comp_p_4/vss" -4.06779
cap "comp_p_4/tail" "comp_p_4/vinp" 1.47557
cap "comp_p_4/vinp" "comp_p_4/out_left" 23.091
cap "res_ladder_vref_0/ref3" "comp_p_4/vinn" -16.6323
cap "comp_p_4/vss" "comp_p_4/out_left" 0.0341258
cap "comp_p_4/vinn" "comp_p_4/out_left" 0.634397
cap "res_ladder_vref_0/ref5" "comp_p_4/vinn" -5.5567
cap "res_ladder_vref_0/ref5" "comp_p_4/vss" 0.135673
cap "comp_p_4/vinp" "comp_p_2/vdd" 14.4035
cap "comp_p_4/vinp" "comp_p_4/vss" 8.73635
cap "comp_p_4/vinn" "comp_p_4/vinp" 0.512131
cap "comp_p_4/vinp" "comp_p_4/out_left" 45.2944
cap "comp_p_4/vss" "comp_p_2/vdd" 582.46
cap "comp_p_2/vdd" "comp_p_2/vbias_p" -0.267183
cap "comp_p_4/out_left" "comp_p_4/vss" 456.699
cap "comp_p_4/out_left" "comp_p_2/vbias_p" 1.00703
cap "comp_p_4/vinp" "comp_p_4/vinn" -2.05008
cap "comp_p_4/vss" "comp_p_4/latch_right" 183.08
cap "comp_p_4/latch_right" "comp_p_2/vbias_p" 2.02947
cap "comp_p_4/vss" "comp_p_4/vinn" 105.98
cap "comp_p_4/vinn" "comp_p_2/vbias_p" 1.32855
cap "comp_p_2/vdd" "comp_p_4/vinn" 0.192334
cap "comp_p_4/vinp" "m1_n2904_n7868#" -2.77556e-17
cap "comp_p_4/out_left" "comp_p_4/vinn" 5.59984
cap "comp_p_4/vinp" "comp_p_4/tail" 1.20177
cap "comp_p_4/vinp" "comp_p_4/vss" 435.251
cap "comp_p_4/vss" "comp_p_4/tail" 158.317
cap "comp_p_4/vinp" "comp_p_2/vbias_p" 1.36622
cap "comp_p_4/latch_left" "comp_p_4/vss" 303.685
cap "comp_p_4/vinp" "comp_p_2/vdd" -6.42713
cap "comp_p_4/latch_left" "comp_p_2/vbias_p" 1.4078
cap "comp_p_2/vbias_p" "comp_p_4/latch_right" 45.7348
cap "comp_p_4/latch_right" "comp_p_2/vbias_p" 0.873621
cap "comp_p_4/vinn" "comp_p_2/vbias_p" 48.301
cap "comp_p_2/vbias_p" "comp_p_4/vinp" 98.3747
cap "comp_p_4/vss" "comp_p_4/tail" 4.11337
cap "comp_p_4/vss" "comp_p_2/vbias_p" 6.58498
cap "comp_p_4/vinp" "comp_p_2/vbias_p" 1.3175
cap "comp_p_2/vbias_p" "comp_p_4/vinp" 3.36464
cap "comp_p_4/latch_left" "comp_p_2/vbias_p" 0.880416
cap "m1_n2904_n7868#" "comp_p_4/vinp" 0.086169
cap "comp_p_2/vbias_p" "comp_p_2/vdd" 334.791
cap "comp_p_4/vss" "comp_p_4/vinp" 0.162831
cap "comp_p_4/vinn" "comp_p_4/vss" 0.2165
cap "comp_p_2/vbias_p" "comp_p_4/tail" 262.439
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vbias_p" 0.101894
cap "comp_p_4/latch_left" "comp_p_2/vbias_p" 45.7348
cap "comp_p_4/vinn" "comp_p_2/vdd" 0.0475252
cap "m1_n2904_n7868#" "comp_p_4/tail" 1.76181
cap "comp_p_4/vss" "comp_p_2/vdd" 1.18436
cap "comp_p_2/vbias_p" "comp_p_4/vinp" 0.0244821
cap "comp_p_4/latch_left" "comp_p_4/vss" 15.2664
cap "comp_p_4/vss" "comp_p_4/tail" 60.6039
cap "comp_p_4/latch_right" "comp_p_2/vbias_p" 0.0360264
cap "comp_p_5/vinn" "comp_p_2/vbias_p" 0.276422
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vbias_p" 0.050623
cap "comp_p_4/vss" "comp_p_4/vinn" 0.0642574
cap "comp_p_4/vss" "comp_p_4/vinp" 48.5385
cap "comp_p_4/vss" "comp_p_4/latch_right" 0.00193398
cap "comp_p_4/vss" "comp_p_4/latch_right" 15.3086
cap "comp_p_2/vbias_p" "comp_p_2/vout" 0.0512713
cap "comp_p_4/vout" "comp_p_2/vdd" -0.0123686
cap "comp_p_4/vss" "comp_p_4/vinn" 0.0275389
cap "comp_p_5/vinp" "comp_p_2/vdd" 0.809329
cap "comp_p_4/vss" "comp_p_4/vinn" 20.7268
cap "comp_p_2/vbias_p" "comp_p_2/vdd" -0.322569
cap "comp_p_5/vinn" "comp_p_4/tail" 2.19845
cap "comp_p_2/vbias_p" "comp_p_5/vinp" 7.66139
cap "comp_p_4/vout" "comp_p_2/vbias_p" -3.34123
cap "comp_p_5/vinn" "comp_p_4/vinp" 0.0581641
cap "comp_p_4/vss" "comp_p_2/vdd" 148.007
cap "comp_p_4/tail" "comp_p_2/vdd" -0.265454
cap "comp_p_4/vss" "comp_p_2/vbias_p" 43.8399
cap "comp_p_4/tail" "comp_p_5/vinp" 2.24668
cap "comp_p_4/vout" "comp_p_4/tail" -1.12291
cap "comp_p_4/latch_left" "comp_p_4/vss" 0.00193398
cap "comp_p_2/vbias_p" "comp_p_4/tail" 0.023936
cap "comp_p_4/vinp" "comp_p_2/vdd" 0.049164
cap "comp_p_2/vdd" "comp_p_4/vout" -144.378
cap "comp_p_4/vinn" "comp_p_2/vdd" 2.29065
cap "comp_p_2/vbias_p" "comp_p_4/vout" -3.34422
cap "comp_p_2/vdd" "comp_p_5/vinp" 826.483
cap "comp_p_2/vbias_p" "comp_p_5/vinp" 2.03411
cap "comp_p_4/vss" "comp_p_4/tail" 158.546
cap "comp_p_5/vinn" "comp_p_4/vinp" 14.2507
cap "comp_p_4/vss" "comp_p_4/vout" -11.7711
cap "comp_p_4/vinn" "comp_p_4/vss" 37.0749
cap "comp_p_4/vss" "comp_p_5/vinp" 0.129193
cap "comp_p_4/vss" "comp_p_4/latch_left" 157.439
cap "comp_p_4/vinp" "comp_p_5/out_left" 1.24568
cap "comp_p_4/vss" "comp_p_4/latch_right" 279.652
cap "comp_p_4/vout" "comp_p_5/out_left" 93.5829
cap "comp_p_4/vss" "comp_p_2/vdd" 360.925
cap "comp_p_4/vinn" "comp_p_5/out_left" 0.0147161
cap "comp_p_4/vinp" "comp_p_5/vinp" 104.676
cap "comp_p_4/vinp" "comp_p_5/tail" 1.21304
cap "comp_p_5/vinp" "comp_p_5/out_left" 8.1179
cap "comp_p_4/tail" "comp_p_4/vout" -1.11802
cap "comp_p_4/tail" "comp_p_5/vinp" 5.19056
cap "comp_p_4/vinn" "comp_p_4/vout" -0.117925
cap "comp_p_4/vout" "comp_p_5/vinp" 9.1344
cap "comp_p_4/vinn" "comp_p_5/vinp" 72.8579
cap "comp_p_4/latch_left" "comp_p_5/vinp" 0.567029
cap "comp_p_2/vdd" "comp_p_4/vinp" 39.421
cap "comp_p_2/vdd" "comp_p_5/out_left" 0.949765
cap "comp_p_4/latch_right" "comp_p_5/vinp" 27.753
cap "comp_p_4/vss" "comp_p_4/vinp" 170.106
cap "comp_p_5/vinn" "comp_p_4/vinn" 0.000229837
cap "comp_p_2/vdd" "comp_p_5/latch_left" 277.141
cap "comp_p_4/vout" "comp_p_5/out_left" 93.5829
cap "comp_p_4/vinp" "comp_p_5/tail" 1.01301
cap "comp_p_4/vinn" "comp_p_5/vinp" 0.610287
cap "comp_p_4/vout" "comp_p_5/tail" 0.0497422
cap "comp_p_5/vinn" "comp_p_5/vinp" -4.61924
cap "comp_p_4/vss" "comp_p_5/vinp" -0.815229
cap "comp_p_3/vbias_p" "comp_p_2/vdd" 13.5279
cap "comp_p_4/vout" "comp_p_2/vdd" 1.32838
cap "comp_p_5/out_left" "comp_p_2/vdd" 399.952
cap "comp_p_2/vdd" "comp_p_5/tail" 109.222
cap "comp_p_4/vinp" "comp_p_5/vinn" 14.1457
cap "comp_p_5/vinn" "comp_p_4/vout" 0.911408
cap "comp_p_4/vinp" "comp_p_5/vinp" 2.0212
cap "comp_p_4/vout" "comp_p_5/vinp" 0.0183953
cap "comp_p_5/latch_right" "comp_p_2/vdd" 126.682
cap "comp_p_5/out_left" "comp_p_5/vinp" 45.3817
cap "comp_p_5/tail" "comp_p_5/vinp" 0.102272
cap "comp_p_5/vinn" "comp_p_2/vdd" 136.899
cap "comp_p_2/vdd" "comp_p_5/vinp" 450.721
cap "comp_p_3/vbias_p" "comp_p_3/XMp_out/a_n158_n800#" 0.0111124
cap "comp_p_3/vbias_p" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.661447
cap "comp_p_3/vbias_p" "comp_p_3/vdd" 7.45767
cap "comp_p_5/vinp" "vdd" 0.066961
cap "comp_p_3/vbias_p" "vdd" 0.147096
cap "comp_p_5/vinp" "comp_p_3/vdd" 0.049164
cap "comp_p_5/vinp" "vdd" 0.151081
cap "comp_p_5/vinn" "comp_p_3/vdd" 0.0475252
cap "comp_p_5/vinn" "vdd" 0.162512
cap "comp_p_5/tail" "comp_p_3/vdd" 1.32291
cap "comp_p_3/vdd" "vdd" 0.0426981
cap "comp_p_3/vbias_p" "comp_p_5/vinn" 0.0125327
cap "comp_p_3/vdd" "comp_p_5/vout" 0.0857461
cap "comp_p_3/vdd" "comp_p_3/vbias_p" 32.3453
cap "comp_p_3/vbias_p" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.050623
cap "comp_p_5/vout" "comp_p_3/vbias_p" 2.29854
cap "comp_p_3/vbias_p" "comp_p_3/vout" 0.0512713
cap "comp_p_3/vdd" "comp_p_5/tail" 72.2626
cap "comp_p_3/vdd" "comp_p_5/vinp" 61.5996
cap "comp_p_3/vdd" "comp_p_5/vinn" 22.8774
cap "comp_p_3/vdd" "comp_p_5/latch_left" 20.6268
cap "comp_p_3/vdd" "comp_p_5/latch_right" 20.6514
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/vinp" 3.70259
cap "tmux_7therm_to_3bin_0/d6" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 0.53114
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/vinn" 0.113717
cap "comp_p_3/vdd" "comp_p_5/vinp" 256.293
cap "tmux_7therm_to_3bin_0/d4" "comp_p_5/vinp" 1.64598
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vinp" 11.884
cap "comp_p_3/vdd" "comp_p_5/vinn" 128.471
cap "tmux_7therm_to_3bin_0/d4" "comp_p_5/vinn" 0.115693
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vinn" 0.114542
cap "tmux_7therm_to_3bin_0/d6" "comp_p_3/vdd" 6.46157
cap "comp_p_5/latch_left" "comp_p_3/vdd" 134.527
cap "tmux_7therm_to_3bin_0/d6" "tmux_7therm_to_3bin_0/buffer_5/vdd" 56.0862
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/d6" 1.98228
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "tmux_7therm_to_3bin_0/d6" 0.576628
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vdd" 11.5224
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_5/vdd" 15.8635
cap "comp_p_5/vout" "comp_p_5/XMp_tail/a_n100_n1097#" 2.25717
cap "comp_p_5/vout" "comp_p_3/vdd" 49.9515
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/vdd" 2.37274
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "comp_p_3/vdd" 0.00419138
cap "comp_p_5/latch_right" "comp_p_3/vdd" 316.287
cap "comp_p_3/vdd" "comp_p_5/XMp_tail/a_n158_n1000#" 107.503
cap "comp_p_5/vinp" "tmux_7therm_to_3bin_0/buffer_5/vdd" 11.217
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 1.42738
cap "tmux_7therm_to_3bin_0/buffer_5/out" "tmux_7therm_to_3bin_0/d4" 11.7647
cap "tmux_7therm_to_3bin_0/d6" "tmux_7therm_to_3bin_0/d4" 1.00528
cap "tmux_7therm_to_3bin_0/buffer_6/out" "tmux_7therm_to_3bin_0/d4" 11.5498
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/out" 0.154237
cap "tmux_7therm_to_3bin_0/d6" "comp_p_5/vout" -0.118131
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/d4" 1.41922
cap "tmux_7therm_to_3bin_0/d6" "tmux_7therm_to_3bin_0/buffer_5/vdd" 43.4651
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_5/vdd" 52.3351
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "tmux_7therm_to_3bin_0/d4" 1.73183
cap "tmux_7therm_to_3bin_0/d6" "comp_p_3/vdd" 0.35434
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/vdd" 31.8334
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "comp_p_5/vout" 2.50331
cap "comp_p_5/vout" "comp_p_3/vdd" 3.3077
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_3/vdd" 21.6984
cap "tmux_7therm_to_3bin_0/buffer_5/vss" "tmux_7therm_to_3bin_0/buffer_6/out" 1.64454
cap "res_ladder_vref_0/XR7/B" "res_ladder_vref_0/ref3" 9.93345
cap "res_ladder_vref_0/ref3" "res_ladder_vref_0/ref2" -17.1615
cap "res_ladder_vref_0/ref3" "res_ladder_vref_0/ref4" -5.02749
cap "res_ladder_vref_0/ref4" "res_ladder_vref_0/ref3" -5.02749
cap "res_ladder_vref_0/XR7/B" "comp_p_2/vdd" 21.171
cap "res_ladder_vref_0/ref4" "res_ladder_vref_0/XR7/B" -2.84217e-14
cap "res_ladder_vref_0/ref4" "comp_p_2/vinn" -68.8696
cap "comp_p_2/vdd" "comp_p_2/vinn" 2.57644
cap "vss" "comp_p_2/vinn" -0.363919
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vinn" 0.18475
cap "comp_p_2/vinn" "res_ladder_vref_0/ref3" -17.1615
cap "res_ladder_vref_0/XR7/B" "comp_p_2/vinn" 5.68434e-14
cap "res_ladder_vref_0/XR7/B" "comp_p_2/vinp" 17.6211
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "res_ladder_vref_0/XR5/B" 0.920089
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vbias_p" 3.19603
cap "comp_p_2/vbias_p" "comp_p_2/vinp" -0.451099
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vinn" 2.64993
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vdd" 4.5033
cap "comp_p_2/vdd" "comp_p_2/vinp" -1.25255
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 3.95918
cap "vss" "comp_p_2/vbias_p" -94.1691
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vinp" 1.91512
cap "res_ladder_vref_0/XR5/B" "comp_p_2/vbias_p" 0.555951
cap "vss" "comp_p_2/vdd" 175.545
cap "vss" "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 632.573
cap "comp_p_2/vbias_p" "comp_p_2/vdd" -1134.67
cap "res_ladder_vref_0/XR5/B" "comp_p_2/vdd" 22.2256
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vinp" 5.70212
cap "res_ladder_vref_0/ref4" "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.774743
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "res_ladder_vref_0/XR5/B" 0.290037
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vbias_p" 2.66027
cap "vss" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 748.157
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vdd" 4.5033
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vbias_p" 330.435
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 3.95918
cap "comp_p_2/vbias_p" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 330.333
cap "vss" "comp_p_2/vdd" 1.22991
cap "comp_p_2/vbias_p" "comp_p_4/XMp_out/a_n158_n800#" 0.729551
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vss" 0.31229
cap "comp_p_2/vbias_p" "vss" 3.64597
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vdd" 4.5033
cap "comp_p_2/vbias_p" "comp_p_2/XMp_out/a_n158_n800#" 0.729551
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vss" 0.31229
cap "comp_p_2/vbias_p" "comp_p_2/vdd" -434.314
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vdd" 4.5033
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_2/vbias_p" 104.016
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "vss" 59.8722
cap "comp_p_2/vbias_p" "comp_p_3/vinp" 3.65152
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_2/vdd" 4.5033
cap "vss" "comp_p_2/vbias_p" 20.6269
cap "comp_p_3/vinp" "comp_p_2/vdd" 0.810631
cap "comp_p_2/vbias_p" "comp_p_2/vdd" 613.19
cap "vss" "comp_p_2/vdd" 118.929
cap "comp_p_4/vout" "comp_p_2/vbias_p" 198.279
cap "comp_p_2/vout" "comp_p_2/vbias_p" 197.908
cap "comp_p_4/vout" "vss" 42.6443
cap "vss" "comp_p_2/vout" 42.6288
cap "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 3.95918
cap "comp_p_4/vout" "comp_p_2/vdd" -25.8458
cap "comp_p_2/vout" "comp_p_2/vdd" -26.4327
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vbias_p" 105.416
cap "vss" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 59.8722
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vdd" 4.5033
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vout" 31.5431
cap "comp_p_2/vinp" "comp_p_2/vout" -0.459844
cap "comp_p_2/vdd" "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 10.2003
cap "comp_p_4/vout" "comp_p_4/vinp" -0.497175
cap "comp_p_2/vbias_p" "comp_p_4/vout" 171.884
cap "comp_p_4/vout" "vss" 358.754
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vinp" 3.0142
cap "comp_p_2/vout" "comp_p_3/vinp" 109.74
cap "comp_p_4/vout" "comp_p_2/vdd" -129.294
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vinp" 0.827467
cap "comp_p_2/vbias_p" "comp_p_2/vout" 171.359
cap "comp_p_2/vout" "vss" 358.47
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vdd" 0.22464
cap "comp_p_2/vinp" "comp_p_2/vdd" -1.97523
cap "comp_p_2/vbias_p" "comp_p_3/vinp" -24.3201
cap "comp_p_2/vbias_p" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 37.7134
cap "comp_p_2/vdd" "comp_p_2/vout" -211.878
cap "vss" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 83.6017
cap "comp_p_2/vdd" "comp_p_3/vinn" -0.0657439
cap "comp_p_4/vout" "comp_p_4/vinn" -0.117925
cap "comp_p_2/vdd" "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 10.2003
cap "comp_p_2/vdd" "comp_p_3/vinp" 233.341
cap "comp_p_2/vbias_p" "vss" -68.3345
cap "comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 3.95918
cap "comp_p_2/vbias_p" "comp_p_2/vdd" 169.366
cap "comp_p_2/vdd" "vss" 147.648
cap "comp_p_2/vbias_p" "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 37.1264
cap "comp_p_4/vout" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 9.35061
cap "vss" "comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 83.6561
cap "comp_p_4/vout" "comp_p_3/vinp" 97.2915
cap "comp_p_3/vbias_p" "vss" 0.0221763
cap "comp_p_2/vdd" "comp_p_4/vout" 0.756517
cap "comp_p_2/vdd" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 594.283
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 3.95918
cap "comp_p_3/vbias_p" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" -66.3137
cap "comp_p_3/vinp" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.0146615
cap "comp_p_2/vdd" "comp_p_4/XMp_out/a_n100_n897#" 1.17723
cap "vss" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.00452696
cap "comp_p_2/vdd" "comp_p_2/vout" 1.03836
cap "comp_p_2/vdd" "comp_p_2/XMp_out/a_n100_n897#" 1.1616
cap "comp_p_2/vdd" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 697.147
cap "comp_p_4/vout" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 9.35061
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_2/vout" 31.5431
cap "comp_p_2/vdd" "comp_p_3/vbias_p" -1232.03
cap "comp_p_3/vbias_p" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" -62.2512
cap "comp_p_2/vdd" "comp_p_3/vinp" -11.8556
cap "comp_p_3/vinp" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.0146615
cap "comp_p_3/vbias_p" "comp_p_3/vinp" -0.285116
cap "vss" "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.00452696
cap "comp_p_3/vbias_p" "comp_p_5/XMp_out/a_n158_n800#" 0.0111124
cap "comp_p_3/vdd" "comp_p_5/XMp_out/a_n158_n800#" 0.721537
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vbias_p" 2.05966
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vdd" 9.00659
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vbias_p" 1.39821
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vdd" 9.00659
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_5/XMp_out/a_n158_n800#" 0.720452
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 7.91837
cap "comp_p_3/XMp_out/a_n158_n800#" "comp_p_3/vdd" 0.721537
cap "comp_p_3/XMp_out/a_n158_n800#" "comp_p_5/XMp_out/a_n158_n800#" 3.11005
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/XMp_out/a_n158_n800#" 0.720452
cap "comp_p_3/vbias_p" "vdd" 0.542189
cap "comp_p_3/vdd" "vdd" 0.0853962
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vdd" 0.31229
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vdd" 0.31229
cap "comp_p_3/vbias_p" "comp_p_3/vdd" -587.071
cap "comp_p_5/vout" "comp_p_3/vdd" 96.5359
cap "comp_p_3/vbias_p" "comp_p_5/vout" 0.0512713
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_3/vout" 19.3968
cap "comp_p_5/vout" "comp_p_3/vout" 83.7321
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_3/vdd" 67.9211
cap "comp_p_3/vbias_p" "comp_p_3/vdd" 17.7616
cap "comp_p_3/vout" "comp_p_3/vdd" 96.5359
cap "comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_5/vout" 19.3968
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_3/vdd" 67.9211
cap "comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_3/vbias_p" 0.050623
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_3/vout" 0.365966
cap "comp_p_5/vout" "comp_p_5/XMp_out/a_n100_n897#" 0.15253
cap "d6" "comp_p_5/XMp_out/a_n100_n897#" 0.182077
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "comp_p_5/vout" 0.358755
cap "tmux_7therm_to_3bin_0/d4" "comp_p_5/XMp_out/a_n100_n897#" 1.82137
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "comp_p_3/vdd" 0.478872
cap "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "comp_p_5/vout" 0.358755
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_5/vss" 26.179
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/vss" 7.4942
cap "comp_p_3/vdd" "comp_p_3/vout" 476.787
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_3/vdd" 1.73838
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vout" 38.0297
cap "comp_p_5/vout" "comp_p_3/vout" 26.3427
cap "d6" "comp_p_3/vout" 3.7723
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vout" 26.3727
cap "comp_p_5/XMp_out/a_n100_n897#" "comp_p_3/vout" 2.96844
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "comp_p_3/vout" 0.00869052
cap "comp_p_3/vdd" "comp_p_3/XMp_out/a_n100_n897#" 66.6596
cap "comp_p_3/vdd" "comp_p_5/vout" 429.47
cap "comp_p_3/vdd" "d6" 6.02187
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/d4" 8.84633
cap "comp_p_5/vout" "comp_p_3/XMp_out/a_n100_n897#" 3.12097
cap "d6" "comp_p_3/XMp_out/a_n100_n897#" 0.182077
cap "comp_p_3/XMp_out/a_n100_n897#" "tmux_7therm_to_3bin_0/d4" 1.43313
cap "comp_p_5/vout" "d6" 0.145296
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/d4" 2.29566
cap "comp_p_3/vdd" "comp_p_5/XMp_out/a_n100_n897#" 62.5652
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "comp_p_3/vdd" 0.483063
cap "comp_p_3/XMp_out/a_n100_n897#" "comp_p_5/XMp_out/a_n100_n897#" 3.95918
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vout" 56.0811
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "d6" 0.0295145
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vdd" 1.81763
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_5/out" 0.305979
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" 1.03433
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" 0.444145
cap "tmux_7therm_to_3bin_0/buffer_5/vss" "d6" 1.83609
cap "tmux_7therm_to_3bin_0/d4" "comp_p_5/vout" 0.558775
cap "comp_p_3/vout" "tmux_7therm_to_3bin_0/d4" -0.478967
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_5/vdd" 45.2588
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" 0.036041
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_5/vss" 26.844
cap "d6" "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" 0.0295145
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "d6" 0.126072
cap "comp_p_5/vout" "d6" 0.260343
cap "comp_p_3/vout" "tmux_7therm_to_3bin_0/buffer_5/vss" 0.0120288
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" 0.444145
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/vss" 5.58736
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_4/out" 0.437757
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" 1.90672
cap "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_3/vdd" 1.12681
cap "comp_p_5/vout" "comp_p_3/vdd" 2.39246
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/out" 0.0883381
cap "comp_p_5/vout" "tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" 0.686518
cap "tmux_7therm_to_3bin_0/d4" "d6" 0.287546
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_5/vss" 23.2436
cap "comp_p_3/vout" "tmux_7therm_to_3bin_0/buffer_5/vdd" 0.0120288
cap "res_ladder_vref_0/ref3" "res_ladder_vref_0/ref1" -68.8696
cap "res_ladder_vref_0/ref3" "res_ladder_vref_0/ref2" -4.49828
cap "res_ladder_vref_0/ref2" "res_ladder_vref_0/ref1" -17.6907
cap "res_ladder_vref_0/XR8/B" "res_ladder_vref_0/ref3" 34.9999
cap "comp_p_2/vinn" "comp_p_2/tail" 0.455205
cap "comp_p_2/vinn" "res_ladder_vref_0/ref3" -4.49828
cap "comp_p_2/tail" "comp_p_2/vinp" 0.665642
cap "comp_p_0/vss" "comp_p_2/out_left" 0.0228945
cap "comp_p_2/vdd" "comp_p_0/vss" 22.212
cap "comp_p_0/vss" "comp_p_2/vinn" -6.28831
cap "comp_p_2/vinn" "comp_p_2/out_left" 0.675151
cap "comp_p_0/vss" "comp_p_2/vinp" 12.2224
cap "comp_p_2/out_left" "comp_p_2/vinp" 23.4113
cap "res_ladder_vref_0/ref1" "comp_p_2/vinn" -17.6907
cap "comp_p_2/vdd" "comp_p_2/vinn" 5.98738
cap "comp_p_2/vdd" "comp_p_2/vinp" 15.0612
cap "comp_p_2/vinn" "comp_p_2/vinp" 0.0186333
cap "comp_p_0/vss" "res_ladder_vref_0/ref3" 6.86714
cap "comp_p_2/vbias_p" "comp_p_2/vdd" 0.242489
cap "comp_p_2/vbias_p" "comp_p_2/latch_left" 1.54028
cap "m1_n2904_n5124#" "comp_p_2/tail" 5.52899
cap "comp_p_0/vss" "comp_p_2/tail" 194.805
cap "comp_p_2/vinp" "comp_p_2/vbias_p" 1.8431
cap "comp_p_2/vdd" "comp_p_2/vinn" 0.192334
cap "m1_n2904_n5124#" "comp_p_2/out_left" 8.64535
cap "comp_p_0/vss" "comp_p_2/out_left" 442.555
cap "comp_p_2/vinp" "comp_p_2/vinn" 0.108594
cap "m1_n2904_n5124#" "comp_p_2/latch_right" 10.5316
cap "comp_p_0/vss" "comp_p_2/latch_right" 399.886
cap "comp_p_2/vinp" "comp_p_2/vdd" 5.04015
cap "m1_n2904_n5124#" "comp_p_2/vinn" 5.46132
cap "comp_p_0/vss" "comp_p_2/vinn" 157.142
cap "comp_p_2/vbias_p" "comp_p_2/out_left" 0.471268
cap "comp_p_2/tail" "comp_p_2/vinn" 0.421518
cap "comp_p_2/vinn" "comp_p_2/out_left" 5.59984
cap "comp_p_2/vbias_p" "comp_p_2/latch_right" 5.14812
cap "m1_n2904_n5124#" "comp_p_2/vdd" 9.94268
cap "comp_p_0/vss" "comp_p_2/vdd" 421.964
cap "m1_n2904_n5124#" "comp_p_2/latch_left" 2.39979
cap "comp_p_0/vss" "comp_p_2/latch_left" 497.869
cap "comp_p_2/vinp" "m1_n2904_n5124#" 5.82672
cap "comp_p_2/vinp" "comp_p_0/vss" 573.128
cap "comp_p_2/tail" "comp_p_2/vdd" 5.68434e-14
cap "comp_p_2/vbias_p" "comp_p_2/vinn" 1.92822
cap "comp_p_2/vinp" "comp_p_2/tail" 0.645078
cap "comp_p_2/vinp" "comp_p_2/out_left" 45.3218
cap "m1_n2904_n5124#" "comp_p_2/tail" 63.0752
cap "comp_p_2/vbias_p" "comp_p_2/tail" 314.398
cap "comp_p_2/vbias_p" "comp_p_2/latch_right" 0.874388
cap "comp_p_2/vbias_p" "comp_p_2/vinp" 3.36464
cap "comp_p_2/vbias_p" "comp_p_2/latch_left" 0.880416
cap "comp_p_2/vdd" "m1_n2904_n5124#" 46.4536
cap "comp_p_2/vbias_p" "m1_n2904_n5124#" 7.1961
cap "comp_p_2/vbias_p" "comp_p_2/vdd" 181.973
cap "comp_p_2/vbias_p" "comp_p_2/latch_left" 1.10135
cap "m1_n2904_n5124#" "comp_p_2/vinp" 49.7954
cap "comp_p_2/vbias_p" "comp_p_2/latch_right" 0.873621
cap "comp_p_2/vinn" "comp_p_0/vss" 0.299954
cap "comp_p_2/vbias_p" "comp_p_2/vinp" 133.076
cap "comp_p_2/latch_right" "m1_n2904_n5124#" 29.9043
cap "comp_p_2/tail" "comp_p_0/vss" 4.56603
cap "comp_p_2/vbias_p" "comp_p_2/latch_right" 84.576
cap "comp_p_2/latch_left" "m1_n2904_n5124#" 12.7936
cap "comp_p_2/latch_left" "comp_p_2/vbias_p" 91.4697
cap "comp_p_2/vdd" "comp_p_0/vss" 0.0426981
cap "comp_p_2/vbias_p" "comp_p_0/vss" 3.34217
cap "comp_p_2/vbias_p" "comp_p_2/vinp" 3.07416
cap "m1_n2904_n5124#" "comp_p_2/vinn" 11.3292
cap "comp_p_2/vinp" "comp_p_0/vss" 0.461517
cap "comp_p_2/vbias_p" "comp_p_2/vinn" 71.0999
cap "comp_p_2/vdd" "comp_p_2/vinn" 0.0475252
cap "comp_p_2/vinp" "comp_p_0/vss" 60.8822
cap "comp_p_2/vdd" "comp_p_3/vinn" 56.7842
cap "comp_p_3/vinp" "comp_p_2/vbias_p" 3.9727
cap "comp_p_2/tail" "comp_p_2/vbias_p" 0.0359039
cap "comp_p_0/vss" "comp_p_2/vinn" 42.8424
cap "comp_p_2/vdd" "comp_p_0/vss" 92.6358
cap "comp_p_2/latch_left" "comp_p_0/vss" 0.00193398
cap "comp_p_3/vinn" "comp_p_2/tail" 75.6554
cap "comp_p_2/latch_right" "comp_p_2/vbias_p" 0.0720528
cap "comp_p_2/latch_left" "comp_p_0/vss" 0.00193398
cap "comp_p_2/latch_left" "comp_p_3/vinn" 39.8538
cap "comp_p_2/vdd" "comp_p_2/tail" -0.251681
cap "comp_p_2/vinp" "comp_p_2/vbias_p" 0.0246253
cap "comp_p_2/latch_right" "comp_p_0/vss" 0.00193398
cap "comp_p_2/vout" "comp_p_2/tail" -1.12291
cap "comp_p_2/vinn" "comp_p_2/vbias_p" 0.264361
cap "comp_p_0/vss" "comp_p_2/tail" 77.5754
cap "comp_p_3/vinn" "comp_p_2/vbias_p" 9.6302
cap "comp_p_2/latch_left" "comp_p_0/vss" 29.2398
cap "comp_p_2/vdd" "comp_p_2/vbias_p" -0.32113
cap "comp_p_2/latch_right" "comp_p_0/vss" 0.100331
cap "comp_p_2/vout" "comp_p_2/vbias_p" -1.74168
cap "comp_p_2/latch_right" "comp_p_3/vinn" 17.8834
cap "comp_p_0/vss" "comp_p_2/vbias_p" 21.3179
cap "comp_p_2/vinp" "comp_p_3/vinn" 20.6213
cap "comp_p_3/vinp" "comp_p_2/tail" 2.23614
cap "comp_p_2/vinn" "comp_p_0/vss" 0.0642574
cap "vss" "comp_p_2/vinn" 0.00876179
cap "comp_p_3/vinn" "comp_p_2/vinn" 60.7846
cap "comp_p_2/vdd" "comp_p_2/vinp" 0.049164
cap "comp_p_2/vinn" "comp_p_0/vss" 0.0642574
cap "comp_p_2/latch_right" "comp_p_0/vss" 30.6075
cap "comp_p_2/latch_right" "comp_p_3/vinn" 8.89585
cap "comp_p_2/vinn" "comp_p_3/vinn" 22.3355
cap "comp_p_2/vout" "comp_p_0/vss" -20.5729
cap "comp_p_3/latch_right" "comp_p_3/vinn" 2.07912
cap "comp_p_2/latch_right" "comp_p_3/vinp" 41.7336
cap "comp_p_3/vinn" "comp_p_2/vdd" 52.6034
cap "comp_p_3/vinp" "comp_p_2/vinn" 159.695
cap "comp_p_2/tail" "comp_p_2/vdd" 1.92714
cap "comp_p_3/vinp" "comp_p_2/vdd" 582.261
cap "comp_p_3/out_left" "comp_p_3/vinn" 29.2799
cap "comp_p_2/latch_left" "comp_p_0/vss" 380.832
cap "comp_p_3/vinp" "comp_p_3/out_left" 7.20884
cap "comp_p_2/tail" "comp_p_3/out_left" 0.049609
cap "comp_p_2/vinp" "comp_p_3/vinn" 17.1108
cap "comp_p_3/vinp" "comp_p_2/vinp" 107.3
cap "comp_p_3/vinn" "comp_p_2/vout" -2.46794
cap "comp_p_3/vinn" "comp_p_0/vss" -2.63891
cap "comp_p_2/latch_right" "comp_p_2/vdd" 2.84013
cap "comp_p_2/vinn" "comp_p_2/vdd" 6.1243
cap "comp_p_3/vinp" "comp_p_2/vout" -2.76322
cap "comp_p_2/tail" "comp_p_2/vout" -1.11802
cap "comp_p_2/tail" "comp_p_0/vss" 195.881
cap "comp_p_3/vinp" "comp_p_0/vss" 0.132362
cap "comp_p_2/latch_right" "comp_p_3/out_left" 0.0730829
cap "comp_p_3/out_left" "comp_p_2/vinn" 0.0408614
cap "comp_p_3/vinn" "comp_p_2/latch_left" 10.2882
cap "comp_p_3/out_left" "comp_p_2/vdd" 1.00592
cap "comp_p_2/vbias_p" "comp_p_2/vout" -1.7342
cap "comp_p_3/vinp" "comp_p_2/latch_left" 2.28642
cap "comp_p_2/vinp" "comp_p_2/vdd" 48.589
cap "comp_p_2/latch_right" "comp_p_0/vss" 451.26
cap "comp_p_3/out_left" "comp_p_2/vinp" 1.31339
cap "comp_p_2/vinn" "comp_p_0/vss" 72.8471
cap "comp_p_2/tail" "comp_p_3/vinn" 1.41529
cap "comp_p_2/vdd" "comp_p_2/vout" -67.2301
cap "comp_p_3/vinp" "comp_p_3/vinn" 2.11965
cap "comp_p_2/vdd" "comp_p_0/vss" 198.837
cap "comp_p_3/vinp" "comp_p_2/tail" 6.85727
cap "comp_p_2/vinp" "comp_p_3/tail" 1.21304
cap "comp_p_3/out_left" "comp_p_2/vout" 85.8289
cap "comp_p_2/vdd" "comp_p_2/latch_left" 0.419866
cap "comp_p_2/vinp" "comp_p_0/vss" 178.193
cap "comp_p_3/vinp" "comp_p_2/vbias_p" 4.00624
cap "comp_p_2/vdd" "comp_p_3/tail" 131.107
cap "comp_p_3/vinn" "comp_p_0/vss" 0.264175
cap "comp_p_3/vinn" "comp_p_2/vinp" 15.4367
cap "comp_p_0/vss" "comp_p_3/vinp" 0.0434382
cap "comp_p_2/vinn" "comp_p_3/vinn" 0.36066
cap "comp_p_3/latch_right" "comp_p_2/vdd" 278.696
cap "comp_p_3/vinn" "comp_p_2/vout" 1.30158
cap "comp_p_2/vinn" "comp_p_3/vinp" 1.22057
cap "comp_p_3/vinn" "comp_p_2/latch_left" 0.0595088
cap "comp_p_3/vinp" "comp_p_2/vout" 0.0367906
cap "comp_p_3/vinn" "comp_p_3/out_left" 18.5897
cap "comp_p_3/vinn" "comp_p_2/latch_right" 1.58606
cap "comp_p_3/vinp" "comp_p_3/out_left" 35.5097
cap "comp_p_2/vdd" "comp_p_3/latch_left" 455.864
cap "comp_p_3/vinn" "comp_p_2/vdd" 208.441
cap "comp_p_2/vdd" "comp_p_3/vinp" 588.225
cap "comp_p_3/vinp" "comp_p_3/tail" 0.102272
cap "comp_p_3/vbias_p" "comp_p_2/vdd" 6.44113
cap "comp_p_2/vinp" "comp_p_3/tail" 1.01301
cap "comp_p_3/out_left" "comp_p_2/vout" 85.8289
cap "comp_p_2/vdd" "comp_p_2/vout" 1.41335
cap "comp_p_3/tail" "comp_p_2/vout" 0.0497422
cap "comp_p_3/vinn" "comp_p_2/tail" 1.17583
cap "comp_p_2/vdd" "comp_p_3/out_left" 378.179
cap "comp_p_3/vinn" "comp_p_3/vinp" -3.06152
cap "comp_p_3/vinp" "d1" 0.0103741
cap "comp_p_3/vdd" "comp_p_3/vinp" 0.049164
cap "comp_p_1/vss" "comp_p_3/tail" -0.041992
cap "comp_p_3/vbias_p" "comp_p_3/vinn" 0.0125327
cap "vdd" "comp_p_3/vinn" 0.469921
cap "comp_p_3/vinp" "vdd" 0.151081
cap "comp_p_1/vss" "comp_p_3/vinn" 0.0287141
cap "comp_p_3/vdd" "comp_p_3/tail" 1.32291
cap "d2" "comp_p_3/vinp" 1.09929
cap "vdd" "comp_p_3/vinp" 0.151081
cap "d1" "comp_p_3/vinn" 0.0168334
cap "d2" "comp_p_3/tail" 1.33512
cap "comp_p_3/vdd" "comp_p_3/vbias_p" 1.97283
cap "comp_p_3/vdd" "comp_p_3/vinn" 0.0475252
cap "comp_p_3/vdd" "vdd" 0.0426981
cap "comp_p_1/vss" "comp_p_3/vinp" -0.0179656
cap "d2" "comp_p_3/vinn" 0.0249476
cap "comp_p_3/vdd" "comp_p_3/vinp" 74.6206
cap "comp_p_3/vinn" "comp_p_3/vdd" 46.6173
cap "comp_p_3/vdd" "comp_p_3/latch_right" 41.2932
cap "comp_p_3/tail" "comp_p_3/vdd" 93.7955
cap "comp_p_3/vbias_p" "comp_p_3/vdd" 15.2771
cap "comp_p_3/vdd" "comp_p_3/latch_left" 38.6279
cap "d6" "comp_p_3/XMp_tail/a_n158_n1000#" 0.138341
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/vdd" 15.8842
cap "comp_p_3/latch_left" "tmux_7therm_to_3bin_0/d5" 0.105765
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vdd" 4.10613
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/latch_left" 0.0812034
cap "comp_p_3/latch_left" "tmux_7therm_to_3bin_0/buffer_4/vdd" 0.0387316
cap "comp_p_3/latch_left" "comp_p_3/vdd" 337.737
cap "comp_p_3/vinn" "tmux_7therm_to_3bin_0/d5" 0.390792
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vinn" 0.305878
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/vinn" 1.0076
cap "comp_p_3/vinn" "comp_p_3/vdd" 259.713
cap "comp_p_3/latch_right" "tmux_7therm_to_3bin_0/d5" 0.15187
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/latch_right" 0.116482
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/latch_right" 0.965125
cap "comp_p_3/latch_right" "comp_p_3/vdd" 490.955
cap "d6" "comp_p_3/vout" 3.03594
cap "d6" "comp_p_3/vinp" 3.92801
cap "d6" "comp_p_3/vdd" 6.69097
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "comp_p_3/vout" 0.481558
cap "tmux_7therm_to_3bin_0/d5" "comp_p_3/XMp_tail/a_n158_n1000#" 0.103037
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/XMp_tail/a_n158_n1000#" 0.0790018
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/XMp_tail/a_n158_n1000#" 0.653421
cap "d6" "comp_p_3/latch_left" 0.14179
cap "comp_p_3/XMp_tail/a_n158_n1000#" "comp_p_3/vdd" 129.406
cap "d6" "comp_p_3/vinn" 0.50962
cap "d6" "comp_p_3/latch_right" 0.203829
cap "tmux_7therm_to_3bin_0/d5" "comp_p_3/vout" 1.51512
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/vout" 14.5121
cap "comp_p_3/vout" "comp_p_3/vdd" 37.3237
cap "comp_p_3/vinp" "tmux_7therm_to_3bin_0/d5" 2.7993
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vout" 1.35966
cap "comp_p_3/vinp" "tmux_7therm_to_3bin_0/d4" 2.06604
cap "comp_p_3/vinp" "tmux_7therm_to_3bin_0/buffer_4/vdd" 12.5126
cap "comp_p_3/vinp" "comp_p_3/vdd" 272.237
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "comp_p_3/vout" 0.485034
cap "comp_p_3/vinn" "comp_p_1/vss" 0.0424237
cap "tmux_7therm_to_3bin_0/d5" "comp_p_3/vdd" 5.30342
cap "d6" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.0383688
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "comp_p_3/vout" 0.0104723
cap "comp_p_3/vout" "tmux_7therm_to_3bin_0/d5" 0.205487
cap "tmux_7therm_to_3bin_0/d5" "tmux_7therm_to_3bin_0/buffer_4/vdd" 3.17135
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vdd" 0.951071
cap "comp_p_3/vout" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.0104723
cap "comp_p_3/tail" "tmux_7therm_to_3bin_0/buffer_4/vdd" 0.623804
cap "comp_p_3/vinn" "tmux_7therm_to_3bin_0/buffer_4/vdd" 0.758615
cap "d6" "comp_p_3/vout" 0.170312
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_4/out" 0.181748
cap "d6" "tmux_7therm_to_3bin_0/buffer_4/vdd" 2.46182
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "comp_p_3/vdd" 0.110418
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "tmux_7therm_to_3bin_0/d4" 0.947055
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/d5" 0.234628
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.110418
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.947055
cap "comp_p_3/vout" "tmux_7therm_to_3bin_0/buffer_4/vdd" 3.86006
cap "tmux_7therm_to_3bin_0/buffer_4/out" "tmux_7therm_to_3bin_0/d5" 0.152071
cap "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "tmux_7therm_to_3bin_0/d5" 0.0468533
cap "d6" "tmux_7therm_to_3bin_0/d4" 0.194032
cap "comp_p_3/vinp" "tmux_7therm_to_3bin_0/buffer_4/vdd" 11.7536
cap "d6" "tmux_7therm_to_3bin_0/buffer_4/out" 0.129429
cap "tmux_7therm_to_3bin_0/d5" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.0468533
cap "d6" "tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" 0.0383688
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/buffer_4/vdd" 23.9406
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/vout" 2.91411
cap "comp_p_3/vdd" "comp_p_3/vout" 0.836278
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/buffer_4/vdd" 136.845
cap "comp_p_3/latch_right" "tmux_7therm_to_3bin_0/buffer_4/vdd" 0.921255
cap "res_ladder_vref_0/ref1" "res_ladder_vref_0/XR6/R2" 2.84217e-14
cap "res_ladder_vref_0/ref1" "res_ladder_vref_0/XR9/B" 15.6869
cap "res_ladder_vref_0/ref1" "res_ladder_vref_0/ref0" -18.2199
cap "res_ladder_vref_0/XR6/R2" "res_ladder_vref_0/XR9/B" 3.96071
cap "res_ladder_vref_0/ref1" "res_ladder_vref_0/XR9/R2" 8.40877
cap "res_ladder_vref_0/ref1" "res_ladder_vref_0/ref2" -3.96907
cap "comp_p_2/vinn" "comp_p_0/vinn" -3.96907
cap "comp_p_2/out_left" "comp_p_0/vinn" 13.6237
cap "comp_p_2/out_left" "res_ladder_vref_0/ref0" 0.285275
cap "comp_p_2/XMn_out_left/a_n100_n588#" "comp_p_0/vinn" 0.080884
cap "comp_p_2/vinp" "comp_p_2/vinn" -1.42109e-14
cap "res_ladder_vref_0/XR6/R2" "res_ladder_vref_0/ref0" 7.10543e-15
cap "comp_p_2/out_left" "comp_p_2/vinn" 0.107318
cap "comp_p_0/vss" "comp_p_0/vinn" 19.4456
cap "res_ladder_vref_0/ref0" "comp_p_0/vss" -1.12853
cap "comp_p_0/vss" "comp_p_2/vinp" 16.1041
cap "comp_p_0/vss" "comp_p_2/vinn" 24.8009
cap "comp_p_2/out_left" "comp_p_0/vss" 0.202657
cap "comp_p_2/latch_right" "comp_p_2/vinn" 0.226188
cap "comp_p_2/latch_left" "res_ladder_vref_0/ref0" 5.41658
cap "comp_p_2/vdd" "comp_p_2/vinn" 1.72079
cap "res_ladder_vref_0/XR6/R2" "comp_p_0/vss" 8.42015
cap "comp_p_2/latch_left" "comp_p_2/vinn" 0.0378958
cap "comp_p_2/latch_right" "comp_p_0/vss" 0.0498618
cap "comp_p_2/vdd" "comp_p_0/vss" 4.09714
cap "res_ladder_vref_0/ref0" "comp_p_0/vinn" -18.2199
cap "comp_p_2/latch_left" "comp_p_0/vss" 0.270088
cap "res_ladder_vref_0/ref0" "comp_p_2/vinn" -68.8696
cap "res_ladder_vref_0/ref0" "comp_p_2/vinp" -7.10543e-15
cap "comp_p_2/vdd" "m1_1376_n10760#" 0.242489
cap "m1_1376_n10760#" "comp_p_2/out_left" 0.818575
cap "comp_p_2/latch_right" "comp_p_2/vinn" 0.22
cap "comp_p_0/vss" "m1_1376_n10760#" 0.565346
cap "comp_p_2/vdd" "comp_p_0/vss" 86.2957
cap "m1_n2904_n5124#" "comp_p_2/vinn" -0.304651
cap "m1_n2904_n5124#" "comp_p_2/latch_left" 4.72748
cap "comp_p_0/vss" "comp_p_2/out_left" 924.759
cap "comp_p_2/vdd" "comp_p_2/vinp" 0.760219
cap "comp_p_2/latch_left" "res_ladder_vref_0/ref0" 5.71569
cap "comp_p_2/vinp" "comp_p_2/out_left" 9.76408
cap "comp_p_2/vinp" "comp_p_0/vss" 2.12149
cap "comp_p_2/latch_right" "m1_1376_n10760#" 3.80949
cap "m1_n2904_n5124#" "comp_p_2/vdd" 4.06434
cap "comp_p_0/out_left" "comp_p_2/out_left" 10.9302
cap "m1_n2904_n5124#" "comp_p_2/out_left" 2.39972
cap "comp_p_2/latch_right" "comp_p_0/vss" 357.248
cap "m1_n2904_n5124#" "comp_p_0/vss" 1.06064
cap "res_ladder_vref_0/ref0" "comp_p_2/out_left" 2.36613
cap "comp_p_0/vinn" "comp_p_2/out_left" 13.4731
cap "comp_p_2/vinp" "comp_p_2/latch_right" 0.156256
cap "res_ladder_vref_0/ref0" "comp_p_0/vss" 1.79979
cap "comp_p_2/latch_left" "comp_p_0/latch_left" 1.03226
cap "comp_p_0/vinn" "comp_p_0/vss" 9.47772
cap "m1_1376_n10760#" "comp_p_2/vinn" 0.484716
cap "comp_p_2/out_left" "comp_p_2/vinn" 13.9876
cap "comp_p_0/vss" "comp_p_2/vinn" -213.384
cap "comp_p_2/latch_left" "comp_p_0/vss" 929.056
cap "m1_n2904_n5124#" "comp_p_2/latch_right" 6.27886
cap "comp_p_2/vinp" "comp_p_2/vinn" -5.44852
cap "comp_p_2/latch_left" "comp_p_2/vinp" 3.48187
cap "m1_n2904_n5124#" "comp_p_2/out_left" 3.57386
cap "m1_1376_n10760#" "comp_p_0/vss" 144.298
cap "m1_n2904_n5124#" "comp_p_2/vdd" 25.8404
cap "m1_1376_n10760#" "comp_p_2/out_left" 210.914
cap "m1_1376_n10760#" "comp_p_2/XMn_cs_right1/a_100_n500#" 0.645195
cap "m1_1376_n10760#" "comp_p_2/XMn_out_right/a_100_n500#" 0.645195
cap "comp_p_0/vss" "comp_p_2/vinn" -49.7399
cap "comp_p_2/latch_left" "m1_1376_n10760#" 0.176526
cap "m1_1376_n10760#" "comp_p_2/vdd" 64.4249
cap "comp_p_2/latch_right" "comp_p_0/vss" 0.84883
cap "comp_p_2/latch_left" "comp_p_0/vss" 3.90794
cap "comp_p_0/out_left" "comp_p_2/out_left" 35.3882
cap "comp_p_2/latch_left" "comp_p_0/latch_left" 6.43915
cap "comp_p_2/out_left" "comp_p_0/vss" 15.524
cap "m1_n2904_n5124#" "comp_p_2/vinn" -8.24334
cap "comp_p_2/vdd" "comp_p_0/vss" 0.0426981
cap "m1_n2904_n5124#" "comp_p_2/latch_right" 30.1894
cap "comp_p_2/latch_left" "m1_n2904_n5124#" 38.5616
cap "comp_p_2/out_left" "comp_p_0/latch_left" 14.7185
cap "m1_1376_n10760#" "comp_p_2/XMn_cs_right1/a_n100_n588#" 17.6171
cap "m1_n2904_n5124#" "comp_p_0/vss" 23.819
cap "m1_1376_n10760#" "comp_p_2/vinn" -59.7843
cap "comp_p_0/vinn" "comp_p_2/latch_left" 0.0565932
cap "m1_1376_n10760#" "comp_p_2/latch_right" 280.723
cap "m1_1376_n10760#" "comp_p_2/latch_left" 282.456
cap "comp_p_2/latch_left" "comp_p_0/vss" 61.0225
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_0/vss" 53.8621
cap "comp_p_2/latch_right" "comp_p_3/vinn" 50.4391
cap "comp_p_0/vss" "comp_p_2/vinn" 14.5257
cap "comp_p_0/latch_right" "comp_p_2/XMn_out_right/a_100_n500#" 14.7185
cap "comp_p_3/vinp" "comp_p_0/vss" 0.394946
cap "m1_1376_n10760#" "comp_p_2/vinn" 0.843921
cap "vss" "comp_p_2/vinn" 0.0279703
cap "comp_p_2/latch_left" "comp_p_3/vinn" 38.4383
cap "w_5078_n6334#" "comp_p_0/vss" 32.0771
cap "comp_p_3/vinn" "comp_p_2/XMn_out_right/a_100_n500#" 4.82631
cap "comp_p_2/XMn_diode_left1/a_100_n400#" "comp_p_0/vss" 1.66231
cap "comp_p_2/XMn_out_left/a_100_n500#" "comp_p_0/vss" 0.0406527
cap "comp_p_3/vinn" "comp_p_2/vinn" 23.6888
cap "comp_p_2/latch_right" "comp_p_0/vss" 127.944
cap "comp_p_3/vinp" "comp_p_2/XMn_out_right/a_100_n500#" 0.0425164
cap "comp_p_3/vinn" "w_5078_n6334#" 31.0933
cap "comp_p_3/vinn" "comp_p_0/vss" 27.1851
cap "comp_p_2/latch_right" "comp_p_0/latch_right" 6.43915
cap "comp_p_2/latch_right" "comp_p_0/vss" 0.0167428
cap "comp_p_2/XMn_cs_left/a_100_n500#" "comp_p_0/vss" 0.0406527
cap "comp_p_0/XMn_out_right/a_100_n500#" "comp_p_2/XMn_out_right/a_100_n500#" 35.2138
cap "comp_p_3/vinp" "comp_p_2/latch_right" 174.251
cap "comp_p_3/vinp" "comp_p_2/XMn_out_right/a_100_n500#" 91.748
cap "comp_p_2/latch_left" "w_5078_n6334#" 0.27939
cap "comp_p_3/latch_left" "comp_p_2/latch_right" 12.9895
cap "comp_p_2/vinn" "comp_p_3/vinn" 12.1139
cap "comp_p_3/vinp" "comp_p_3/vinn" -0.16906
cap "comp_p_3/latch_left" "comp_p_3/vinn" 4.57151
cap "vdd" "comp_p_2/latch_right" 0.604837
cap "w_5078_n6334#" "comp_p_2/latch_right" 0.458667
cap "comp_p_3/vinp" "comp_p_3/out_left" 3.64736
cap "comp_p_3/XMn_out_left/a_n100_n588#" "comp_p_2/XMn_out_right/a_100_n500#" 0.0534176
cap "comp_p_2/XMn_out_right/a_100_n500#" "vdd" -17.1458
cap "comp_p_2/XMn_out_right/a_100_n500#" "w_5078_n6334#" 0.605885
cap "vdd" "comp_p_3/vinn" -29.2327
cap "w_5078_n6334#" "comp_p_3/vinn" 124.256
cap "w_5078_n6334#" "comp_p_3/out_left" 0.077633
cap "comp_p_2/latch_left" "comp_p_3/vinn" 5.81692
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_2/latch_right" 1.37272
cap "comp_p_0/vss" "comp_p_2/vinn" 48.0898
cap "comp_p_0/vss" "comp_p_3/vinp" 5.34049
cap "comp_p_2/latch_right" "comp_p_3/vinn" 18.0241
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_0/XMn_out_right/a_100_n500#" 16.4535
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_3/vinn" 0.548946
cap "comp_p_2/latch_right" "comp_p_3/out_left" 0.883981
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_3/out_left" 45.1872
cap "comp_p_0/vss" "vdd" 0.251167
cap "comp_p_0/vss" "w_5078_n6334#" 36.1386
cap "comp_p_3/vinn" "comp_p_3/out_left" 89.3227
cap "comp_p_2/latch_left" "comp_p_0/vss" 429.839
cap "comp_p_0/vss" "comp_p_2/latch_right" 626.962
cap "comp_p_3/vinp" "comp_p_2/vinn" 46.0522
cap "comp_p_0/vss" "comp_p_2/XMn_out_right/a_100_n500#" 276.022
cap "comp_p_0/vss" "comp_p_3/vinn" -4.31943
cap "comp_p_3/latch_right" "comp_p_3/vinn" 4.52184
cap "comp_p_0/vss" "comp_p_3/out_left" 0.248017
cap "comp_p_3/vinp" "w_5078_n6334#" 37.4222
cap "w_5078_n6334#" "comp_p_2/vinn" 0.595844
cap "comp_p_0/latch_right" "comp_p_2/latch_right" 1.03226
cap "comp_p_2/latch_left" "comp_p_3/vinp" 0.872123
cap "comp_p_0/vss" "comp_p_2/XMn_cs_left/a_n100_n588#" 0.000947201
cap "comp_p_0/vss" "vdd" 38.8931
cap "comp_p_3/latch_left" "w_5078_n6334#" 0.500519
cap "vdd" "d2" -29.7702
cap "comp_p_0/vss" "comp_p_3/latch_left" 3.19285
cap "comp_p_3/latch_left" "d2" 11.2358
cap "w_5078_n6334#" "comp_p_3/out_left" 4.44931
cap "comp_p_3/vinp" "comp_p_3/vinn" -6.22222
cap "comp_p_3/vinn" "w_5078_n6334#" 5.26628
cap "comp_p_0/vss" "comp_p_3/out_left" 13.1554
cap "vdd" "comp_p_3/latch_left" 823.612
cap "comp_p_3/vinn" "comp_p_0/vss" -75.4747
cap "d2" "comp_p_3/out_left" 244.61
cap "comp_p_3/vinn" "d2" -0.883828
cap "vdd" "comp_p_3/out_left" 570.684
cap "comp_p_3/vinn" "vdd" -89.4469
cap "comp_p_3/vinn" "comp_p_3/latch_left" 2.08759
cap "comp_p_3/latch_left" "d1" 0.202855
cap "comp_p_3/latch_right" "w_5078_n6334#" 0.283197
cap "comp_p_3/vinn" "comp_p_3/out_left" 64.0689
cap "comp_p_3/latch_right" "vdd" 197.451
cap "comp_p_3/latch_left" "comp_p_1/latch_left" 2.82818
cap "comp_p_3/vinn" "comp_p_3/latch_right" 1.45178
cap "comp_p_3/vinp" "comp_p_0/vss" 0.470559
cap "comp_p_0/vss" "w_5078_n6334#" -3.69149e-15
cap "w_5078_n6334#" "d2" 0.649102
cap "comp_p_0/vss" "d2" -19.2932
cap "vdd" "comp_p_2/latch_right" 2.01385
cap "vdd" "w_5078_n6334#" 82.0986
cap "comp_p_3/latch_left" "comp_p_2/latch_right" 12.9895
cap "comp_p_3/XMn_cs_right1/a_n100_n588#" "comp_p_1/vss" -1.20749
cap "vdd" "comp_p_3/vinn" 0.145741
cap "d2" "comp_p_3/vinp" 1.15017
cap "d2" "comp_p_3/XMn_cs_right1/a_n100_n588#" 25.6035
cap "w_5078_n6334#" "d2" 2.96637
cap "vdd" "comp_p_3/out_left" 0.274138
cap "comp_p_3/latch_right" "d2" 0.000518826
cap "d2" "comp_p_1/vss" 270.164
cap "comp_p_3/latch_left" "comp_p_1/latch_left" 1.79592
cap "vdd" "comp_p_3/latch_right" 0.20755
cap "comp_p_3/latch_left" "comp_p_1/vss" -1.20749
cap "comp_p_3/XMn_cs_right1/a_n100_n588#" "d1" 0.202855
cap "comp_p_1/XMn_out_right/a_n100_n588#" "comp_p_3/XMn_cs_right1/a_n100_n588#" 1.79592
cap "comp_p_3/latch_left" "d2" 84.8487
cap "comp_p_3/XMn_out_right/a_100_n500#" "comp_p_1/vss" -0.0672552
cap "vdd" "comp_p_3/XMn_cs_right1/a_n100_n588#" 0.501996
cap "d2" "comp_p_3/tail" 1.33694
cap "w_5078_n6334#" "vdd" 0.0426981
cap "comp_p_3/latch_left" "d1" 0.202855
cap "d2" "comp_p_3/XMn_out_right/a_100_n500#" 0.748364
cap "comp_p_3/vinn" "comp_p_1/vss" -43.0931
cap "comp_p_3/out_left" "comp_p_1/vss" -16.4133
cap "comp_p_3/vinn" "d2" 1.91397
cap "d2" "comp_p_3/out_left" 147.428
cap "d2" "comp_p_3/latch_right" 0.274621
cap "comp_p_3/latch_right" "d5" 0.0300179
cap "comp_p_3/XMn_out_right/a_100_n500#" "d6" 0.00301924
cap "vdd" "comp_p_1/vss" 36.8827
cap "d2" "vdd" -4.22644
cap "comp_p_3/XMn_out_right/a_100_n500#" "comp_p_1/vss" -21.9654
cap "comp_p_3/latch_right" "d1" 0.202855
cap "vdd" "comp_p_3/vdd" 35.9004
cap "d2" "comp_p_3/XMn_out_right/a_100_n500#" 208.968
cap "vdd" "comp_p_3/vinn" 20.5466
cap "comp_p_3/latch_right" "d6" 0.0870347
cap "comp_p_3/XMn_out_right/a_100_n500#" "vdd" 62.7101
cap "comp_p_3/latch_right" "comp_p_1/vss" 1.33561
cap "d2" "comp_p_3/latch_right" 69.2867
cap "vdd" "comp_p_3/latch_left" 79.756
cap "comp_p_3/latch_right" "comp_p_1/latch_right" 2.31205
cap "d2" "comp_p_1/vss" 225.665
cap "comp_p_3/latch_right" "vdd" 169.567
cap "vdd" "tmux_7therm_to_3bin_0/d2" -38.3977
cap "tmux_7therm_to_3bin_0/d3" "vdd" 362.093
cap "tmux_7therm_to_3bin_0/d4" "comp_p_1/vss" 1.87627
cap "comp_p_1/vss" "d5" 2.43599
cap "tmux_7therm_to_3bin_0/d3" "comp_p_3/latch_left" 0.286356
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/d4" 0.275697
cap "comp_p_3/vdd" "d5" 0.356087
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "comp_p_1/vss" 0.454771
cap "comp_p_3/latch_right" "vdd" 773.136
cap "comp_p_3/vdd" "comp_p_3/vinn" -0.869091
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.274254
cap "comp_p_1/vss" "d6" 3.10579
cap "comp_p_3/vdd" "d6" 0.449251
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/vdd" 1.06782
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_1/vss" 0.0322801
cap "comp_p_3/latch_left" "vdd" 300.033
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "tmux_7therm_to_3bin_0/d3" 0.0699409
cap "comp_p_3/vinn" "tmux_7therm_to_3bin_0/d3" 7.56634
cap "comp_p_3/vdd" "comp_p_1/vss" -2.1809
cap "comp_p_3/latch_right" "tmux_7therm_to_3bin_0/d4" 1.21631
cap "comp_p_3/latch_right" "d5" 1.66663
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "tmux_7therm_to_3bin_0/d3" 1.43943
cap "comp_p_3/latch_right" "d6" 2.35544
cap "comp_p_3/latch_right" "tmux_7therm_to_3bin_0/buffer_4/vdd" 0.0688903
cap "comp_p_3/vinn" "vdd" 89.9904
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/d2" -10.6386
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/d2" 0.182944
cap "tmux_7therm_to_3bin_0/d4" "comp_p_3/latch_left" 0.0616434
cap "comp_p_3/latch_left" "d5" 0.0764067
cap "comp_p_3/vdd" "tmux_7therm_to_3bin_0/d3" 54.3026
cap "tmux_7therm_to_3bin_0/d3" "comp_p_1/vss" -121.45
cap "comp_p_3/latch_right" "comp_p_1/vss" 4.89896
cap "comp_p_3/latch_left" "d6" 0.096566
cap "comp_p_3/latch_right" "comp_p_3/vdd" -0.28384
cap "comp_p_3/latch_right" "comp_p_1/latch_right" 0.516129
cap "vdd" "comp_p_1/vss" 12.6337
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/d2" 124.975
cap "comp_p_3/vdd" "vdd" 68.0555
cap "comp_p_3/latch_right" "tmux_7therm_to_3bin_0/d3" 4.52345
cap "tmux_7therm_to_3bin_0/d3" "comp_p_3/vdd" 3.0595
cap "tmux_7therm_to_3bin_0/d3" "comp_p_1/vss" 25.9193
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "d6" 0.0295145
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "tmux_7therm_to_3bin_0/d4" 0.0450913
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "tmux_7therm_to_3bin_0/d4" 4.40133
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/R1/m1_n100_n100#" 0.00827067
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "vdd" 0.0340936
cap "d5" "tmux_7therm_to_3bin_0/d3" 0.358929
cap "tmux_7therm_to_3bin_0/d2" "d6" 0.267779
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/vinn" 0.00721628
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "d6" 0.0295145
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "d6" 0.120819
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/d4" 3.39948
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "tmux_7therm_to_3bin_0/d2" 20.1391
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 1.9968
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "comp_p_3/vdd" 0.100648
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "vdd" 0.0686277
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "comp_p_1/vss" 1.13687e-13
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/R1/R1" 2.03047
cap "comp_p_1/vss" "d6" 1.99328
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vss" 22.9973
cap "d5" "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" 0.036041
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/latch_right" 0.00178422
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_3/vdd" 1.1718
cap "vdd" "comp_p_1/vss" 2.00023
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/d4" 0.125593
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "comp_p_1/vss" -2.75387
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "comp_p_1/vss" 0.444145
cap "d5" "tmux_7therm_to_3bin_0/d2" 0.327202
cap "tmux_7therm_to_3bin_0/d3" "comp_p_3/vinn" 0.0300243
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "tmux_7therm_to_3bin_0/d3" 1.6117
cap "d5" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.036041
cap "d5" "tmux_7therm_to_3bin_0/buffer_4/vdd" 0.149862
cap "comp_p_3/latch_right" "comp_p_1/vss" 4.27523
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_2/out" 0.165487
cap "comp_p_3/vdd" "comp_p_1/vss" 0.816386
cap "tmux_7therm_to_3bin_0/d3" "d6" 0.293916
cap "tmux_7therm_to_3bin_0/buffer_3/out" "tmux_7therm_to_3bin_0/d3" 0.496206
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/d2" 1.23386
cap "tmux_7therm_to_3bin_0/d3" "comp_p_3/latch_left" 0.0349257
cap "tmux_7therm_to_3bin_0/d3" "vdd" 0.0474616
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.638566
cap "tmux_7therm_to_3bin_0/buffer_4/vdd" "tmux_7therm_to_3bin_0/d3" 135.969
cap "tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "tmux_7therm_to_3bin_0/d4" 0.0450913
cap "d5" "comp_p_1/vss" 2.55746
cap "tmux_7therm_to_3bin_0/d3" "comp_p_3/latch_right" 1.18146
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/d4" 0.4088
cap "tmux_7therm_to_3bin_0/d4" "tmux_7therm_to_3bin_0/R1/R1" 0.0190567
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" -8.88178e-16
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/R1/R1" 1.98517
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/R1/R1" 0.190486
cap "tmux_7therm_to_3bin_0/buffer_2/out" "tmux_7therm_to_3bin_0/R1/R1" 2.84217e-14
cap "tmux_7therm_to_3bin_0/buffer_3/vss" "tmux_7therm_to_3bin_0/R1/R1" -0.00990683
cap "res_ladder_vref_0/ref0" "res_ladder_vref_0/ref1" -3.43986
cap "res_ladder_vref_0/ref0" "comp_p_0/vinn" -3.03003
cap "comp_p_0/vinn" "comp_p_0/vdd" 12.0286
cap "res_ladder_vref_0/ref0" "comp_p_0/out_left" 4.71018
cap "res_ladder_vref_0/ref0" "comp_p_0/vdd" 0.546366
cap "comp_p_0/vinp" "comp_p_0/vss" 14.3291
cap "comp_p_0/latch_left" "comp_p_0/vinn" 12.6258
cap "res_ladder_vref_0/XR9/R2" "res_ladder_vref_0/ref0" 5.58672
cap "comp_p_0/vinn" "comp_p_0/vss" 3.55371
cap "comp_p_0/vinn" "comp_p_0/latch_right" 1.30813
cap "res_ladder_vref_0/ref0" "comp_p_0/vss" 9.17549
cap "comp_p_0/vinn" "comp_p_0/out_left" 2.3681
cap "comp_p_0/vdd" "comp_p_0/vss" 0.344595
cap "comp_p_2/out_left" "comp_p_0/out_left" 10.9302
cap "comp_p_0/vinn" "comp_p_0/out_left" 20.3895
cap "comp_p_0/vinn" "comp_p_0/latch_right" 1.05535
cap "comp_p_0/vss" "comp_p_0/vinn" -216.139
cap "comp_p_0/latch_left" "comp_p_0/vinn" 12.3142
cap "res_ladder_vref_0/ref0" "comp_p_0/out_left" 19.1112
cap "res_ladder_vref_0/ref0" "comp_p_0/latch_right" 14.0012
cap "comp_p_0/vss" "res_ladder_vref_0/ref0" 1.10659
cap "comp_p_0/latch_left" "res_ladder_vref_0/ref0" 6.38432
cap "comp_p_0/latch_left" "comp_p_2/latch_left" 1.03226
cap "comp_p_0/vinp" "comp_p_0/out_left" 10.996
cap "res_ladder_vref_0/ref0" "comp_p_0/vinn" 2.27119
cap "comp_p_0/vss" "comp_p_0/vinp" 1.16261
cap "comp_p_0/latch_left" "comp_p_0/vinp" 0.184948
cap "comp_p_0/vdd" "comp_p_0/vss" 59.7624
cap "comp_p_0/vinn" "comp_p_0/vinp" -5.93718
cap "comp_p_0/vdd" "res_ladder_vref_0/ref0" 3.70953
cap "m1_1376_n10760#" "comp_p_0/out_left" 0.818575
cap "m1_1376_n10760#" "comp_p_0/latch_right" 3.02727
cap "comp_p_0/vss" "m1_1376_n10760#" 0.565346
cap "comp_p_0/vdd" "comp_p_0/vinp" 0.177924
cap "comp_p_0/vss" "comp_p_0/out_left" 903.017
cap "comp_p_0/vss" "comp_p_0/latch_right" 314.894
cap "m1_1376_n10760#" "comp_p_0/vinn" 0.195751
cap "comp_p_0/latch_left" "comp_p_0/vss" 888.182
cap "comp_p_0/vss" "comp_p_0/vinn" -49.7399
cap "m1_1376_n10760#" "comp_p_0/out_left" 210.914
cap "m1_n1358_n1008#" "comp_p_0/vinn" -1.85989
cap "comp_p_0/vss" "m1_n1358_n1008#" 29.6647
cap "m1_n1358_n1008#" "comp_p_0/vdd" 24.2963
cap "comp_p_0/vss" "comp_p_0/out_left" 15.524
cap "comp_p_0/latch_left" "comp_p_2/latch_left" 6.43915
cap "m1_n1358_n1008#" "comp_p_0/out_left" 4.95259
cap "m1_1376_n10760#" "comp_p_0/XMn_out_right/a_n100_n588#" 17.6171
cap "m1_1376_n10760#" "comp_p_0/XMn_out_right/a_100_n500#" 0.645195
cap "comp_p_2/latch_left" "m1_n1358_n1008#" 5.58641
cap "m1_1376_n10760#" "comp_p_0/latch_right" 279.009
cap "comp_p_2/latch_left" "comp_p_0/out_left" 14.7185
cap "comp_p_0/latch_left" "m1_1376_n10760#" 282.456
cap "comp_p_0/vss" "comp_p_0/latch_right" 0.84883
cap "m1_n1358_n1008#" "comp_p_0/latch_right" 44.9921
cap "comp_p_0/latch_left" "m1_n1358_n1008#" 47.3943
cap "comp_p_0/latch_left" "comp_p_0/vss" 4.20053
cap "m1_1376_n10760#" "comp_p_0/vinn" -59.9393
cap "m1_1376_n10760#" "comp_p_0/vdd" 42.4677
cap "comp_p_2/out_left" "comp_p_0/out_left" 35.3882
cap "m1_1376_n10760#" "comp_p_0/vss" 144.298
cap "m1_1376_n10760#" "comp_p_0/XMn_cs_right1/a_100_n500#" 0.645195
cap "comp_p_0/vss" "comp_p_0/XMn_diode_left1/a_n100_n488#" 1.66231
cap "comp_p_0/XMn_cs_left/a_100_n500#" "comp_p_0/vss" 0.0406527
cap "comp_p_0/XMn_out_right/a_100_n500#" "comp_p_1/vinp" 0.0425164
cap "comp_p_0/vss" "comp_p_1/vinp" 0.394946
cap "comp_p_0/latch_right" "comp_p_1/vinn" 68.8388
cap "comp_p_0/latch_right" "comp_p_0/vss" 128.708
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_0/XMn_out_right/a_100_n500#" 35.2138
cap "comp_p_0/vss" "comp_p_0/XMn_out_left/a_100_n500#" 0.0406527
cap "comp_p_0/latch_right" "comp_p_2/latch_right" 6.43915
cap "comp_p_1/vinn" "comp_p_0/latch_left" 50.2381
cap "vss" "comp_p_0/vinn" 0.0158386
cap "comp_p_0/vss" "comp_p_0/latch_left" 60.0948
cap "comp_p_1/vinn" "comp_p_0/vinn" 48.182
cap "comp_p_1/vinn" "w_5078_1070#" 29.8777
cap "comp_p_0/vss" "comp_p_0/vinn" 14.2613
cap "comp_p_0/vss" "w_5078_1070#" 21.222
cap "comp_p_1/vinn" "comp_p_0/vss" 34.6835
cap "comp_p_1/vinn" "comp_p_0/XMn_out_right/a_100_n500#" 6.69031
cap "comp_p_1/vinn" "comp_p_2/latch_right" 7.7058
cap "m1_1376_n10760#" "comp_p_0/vinn" 0.477883
cap "comp_p_0/vss" "comp_p_0/XMn_out_right/a_100_n500#" 53.8621
cap "comp_p_0/XMn_out_right/a_100_n500#" "comp_p_2/latch_right" 14.7185
cap "comp_p_1/vinp" "comp_p_0/vinn" 28.0778
cap "comp_p_1/vinp" "comp_p_0/latch_left" 0.810268
cap "comp_p_0/latch_right" "comp_p_1/latch_left" 12.9895
cap "comp_p_0/XMn_out_left/a_n100_n588#" "comp_p_0/vss" 0.000947201
cap "comp_p_0/XMn_out_right/a_100_n500#" "comp_p_0/vss" 280.129
cap "comp_p_0/latch_right" "comp_p_0/vss" 603.615
cap "comp_p_1/vinn" "comp_p_0/XMn_out_right/a_100_n500#" -1.03324
cap "comp_p_1/vinn" "comp_p_0/latch_right" 21.7908
cap "comp_p_1/vinp" "comp_p_0/vss" 5.34049
cap "w_5078_1070#" "comp_p_0/XMn_out_right/a_100_n500#" 0.603028
cap "comp_p_0/latch_right" "w_5078_1070#" 0.418752
cap "comp_p_1/vinp" "comp_p_1/vinn" -0.0976449
cap "comp_p_1/vinp" "w_5078_1070#" 27.8775
cap "comp_p_1/out_left" "comp_p_0/latch_right" 0.883981
cap "comp_p_1/out_left" "comp_p_0/XMn_out_right/a_100_n500#" 43.4492
cap "vdd" "comp_p_0/vss" 0.251167
cap "vdd" "comp_p_1/vinn" -23.4605
cap "comp_p_1/vinp" "comp_p_1/out_left" 3.51159
cap "comp_p_2/XMn_out_right/a_100_n500#" "comp_p_0/XMn_out_right/a_100_n500#" 16.4535
cap "comp_p_0/vinn" "comp_p_0/vss" 43.5478
cap "comp_p_1/XMn_out_left/a_n100_n588#" "comp_p_0/XMn_out_right/a_100_n500#" 0.0534176
cap "comp_p_1/vinn" "comp_p_1/latch_right" 4.16813
cap "comp_p_1/vinn" "comp_p_0/vinn" 11.4983
cap "comp_p_0/vinn" "w_5078_1070#" 0.544058
cap "comp_p_0/latch_left" "comp_p_0/vss" 386.222
cap "comp_p_0/latch_right" "comp_p_2/latch_right" 1.03226
cap "comp_p_1/vinn" "comp_p_0/latch_left" 10.3704
cap "w_5078_1070#" "comp_p_0/latch_left" 0.236612
cap "comp_p_1/vinn" "comp_p_1/latch_left" 4.63951
cap "comp_p_1/vinn" "comp_p_0/vss" -3.39424
cap "w_5078_1070#" "comp_p_0/vss" 24.6569
cap "comp_p_0/latch_right" "comp_p_0/XMn_out_right/a_100_n500#" 0.959088
cap "comp_p_1/vinn" "w_5078_1070#" 92.3747
cap "comp_p_1/vinp" "comp_p_0/XMn_out_right/a_100_n500#" 91.8986
cap "comp_p_1/vinp" "comp_p_0/latch_right" 171.751
cap "comp_p_1/out_left" "comp_p_0/vss" 0.248017
cap "comp_p_1/out_left" "comp_p_1/vinn" 74.5357
cap "vdd" "comp_p_0/latch_right" 0.604837
cap "vdd" "comp_p_0/XMn_out_right/a_100_n500#" -16.4864
cap "comp_p_1/out_left" "w_5078_1070#" 0.0181694
cap "comp_p_0/vss" "d1" -19.152
cap "comp_p_1/out_left" "comp_p_0/vss" 13.5864
cap "w_5078_1070#" "vdd" 57.7001
cap "w_5078_1070#" "comp_p_1/latch_left" 0.539448
cap "d1" "comp_p_1/vinn" -0.877551
cap "vdd" "comp_p_1/latch_right" 167.282
cap "comp_p_0/latch_right" "comp_p_1/latch_left" 12.9895
cap "comp_p_0/latch_right" "vdd" 2.01385
cap "comp_p_1/out_left" "comp_p_1/vinn" 55.1569
cap "w_5078_1070#" "comp_p_0/vss" -3.69149e-15
cap "vdd" "comp_p_1/latch_left" 781.72
cap "w_5078_1070#" "comp_p_1/vinn" 1.50216
cap "comp_p_1/latch_right" "comp_p_1/vinn" 1.44081
cap "comp_p_0/vss" "comp_p_1/latch_left" 3.19285
cap "vdd" "comp_p_0/vss" 38.984
cap "comp_p_1/vinn" "comp_p_1/latch_left" 2.06498
cap "vdd" "comp_p_1/vinn" -98.3587
cap "comp_p_1/out_left" "d1" 241.713
cap "comp_p_0/vss" "comp_p_1/vinn" -75.4747
cap "comp_p_3/latch_left" "comp_p_1/latch_left" 2.82818
cap "comp_p_1/vinp" "comp_p_0/vss" 0.470559
cap "w_5078_1070#" "d1" 0.571789
cap "comp_p_1/out_left" "w_5078_1070#" 3.68912
cap "comp_p_1/vinp" "comp_p_1/vinn" -6.22222
cap "d1" "comp_p_1/latch_left" 10.9703
cap "vdd" "d1" -29.5337
cap "d2" "comp_p_1/latch_left" 0.212509
cap "comp_p_1/out_left" "vdd" 554.467
cap "w_5078_1070#" "comp_p_1/latch_right" 0.305538
cap "comp_p_1/latch_left" "comp_p_3/latch_left" 1.79592
cap "comp_p_1/latch_right" "vdd" 0.20755
cap "comp_p_1/vss" "comp_p_1/XMn_out_right/a_100_n500#" -0.065663
cap "comp_p_1/vss" "comp_p_1/out_left" -16.0248
cap "comp_p_1/latch_right" "d1" 0.000517552
cap "comp_p_1/vinn" "d1" 1.93192
cap "comp_p_1/XMn_out_right/a_n100_n588#" "vdd" 0.501996
cap "comp_p_1/vss" "comp_p_1/vinn" -43.0931
cap "comp_p_1/tail" "d1" 1.33516
cap "comp_p_1/vss" "d1" 267.829
cap "comp_p_1/XMn_out_right/a_n100_n588#" "d1" 25.1345
cap "comp_p_1/vinp" "d1" 1.14848
cap "w_5078_1070#" "d1" 2.95384
cap "comp_p_1/latch_left" "d1" 83.849
cap "comp_p_3/XMn_cs_right1/a_n100_n588#" "comp_p_1/XMn_out_right/a_n100_n588#" 1.79592
cap "comp_p_1/XMn_out_right/a_n100_n588#" "comp_p_1/vss" -1.20749
cap "comp_p_1/XMn_out_right/a_100_n500#" "d1" 0.743263
cap "comp_p_1/XMn_out_right/a_n100_n588#" "d2" 0.212509
cap "d1" "comp_p_1/out_left" 146.545
cap "vdd" "comp_p_1/vinn" 0.0573296
cap "comp_p_1/latch_left" "comp_p_1/vss" -1.20749
cap "comp_p_1/latch_left" "d2" 0.212509
cap "comp_p_1/latch_right" "d1" 0.273624
cap "vdd" "comp_p_1/out_left" 0.274138
cap "vdd" "comp_p_1/XMn_out_right/a_100_n500#" 62.7431
cap "comp_p_3/latch_right" "comp_p_1/latch_right" 2.31205
cap "comp_p_1/XMn_out_right/a_100_n500#" "comp_p_1/vss" -21.4848
cap "vdd" "comp_p_1/vss" 37.0579
cap "d2" "comp_p_1/latch_right" 0.212509
cap "vdd" "comp_p_1/latch_right" 169.567
cap "comp_p_1/vss" "comp_p_1/latch_right" 1.33561
cap "d1" "comp_p_1/XMn_out_right/a_100_n500#" 207.728
cap "vdd" "comp_p_1/vdd" 23.8421
cap "vdd" "d1" -4.19347
cap "d6" "comp_p_1/XMn_out_right/a_100_n500#" 0.00301924
cap "d1" "comp_p_1/vss" 224.681
cap "d1" "comp_p_1/latch_right" 68.4917
cap "d6" "comp_p_1/latch_right" 0.0870347
cap "vdd" "comp_p_1/latch_left" 78.6646
cap "vdd" "comp_p_1/vinn" 20.4879
cap "d5" "comp_p_1/latch_right" 0.0300179
cap "tmux_7therm_to_3bin_0/d1" "vdd" -38.0981
cap "comp_p_1/vinn" "tmux_7therm_to_3bin_0/d3" 0.0228876
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/d0" -129.293
cap "comp_p_1/latch_left" "tmux_7therm_to_3bin_0/d3" 0.0125781
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/d0" 124.128
cap "comp_p_1/vinn" "vdd" 65.2993
cap "comp_p_1/vdd" "d5" 0.0833394
cap "comp_p_1/latch_left" "vdd" 258.858
cap "comp_p_1/vdd" "d4" 0.0645249
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.578584
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vss" -10.9511
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vdd" 0.0391778
cap "comp_p_1/vdd" "d6" 0.105144
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/latch_left" 0.0292476
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vinn" 0.0540187
cap "d5" "comp_p_1/latch_right" 1.71546
cap "d4" "comp_p_1/latch_right" 1.25379
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/latch_right" 0.735706
cap "tmux_7therm_to_3bin_0/vdd" "comp_p_1/vdd" 0.249914
cap "d6" "comp_p_1/latch_right" 2.42092
cap "tmux_7therm_to_3bin_0/d0" "d4" -4.44089e-16
cap "comp_p_1/vss" "d5" 2.44357
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/d3" 0.0135225
cap "comp_p_1/vss" "d4" 1.88214
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vss" 2.75271
cap "comp_p_1/vdd" "vdd" 51.137
cap "tmux_7therm_to_3bin_0/d0" "d6" 1.77636e-15
cap "comp_p_1/vinn" "d5" 0.14715
cap "comp_p_1/vss" "d6" 3.11535
cap "comp_p_1/latch_left" "d5" 0.070949
cap "comp_p_1/vinn" "d4" 0.109879
cap "comp_p_1/latch_left" "d4" 0.0572403
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vinn" 0.0669855
cap "tmux_7therm_to_3bin_0/vdd" "comp_p_1/latch_right" 5.99777
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/latch_left" 0.0392842
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vdd" 0.669345
cap "comp_p_1/vinn" "d6" 0.203801
cap "tmux_7therm_to_3bin_0/d3" "comp_p_1/latch_right" 0.25688
cap "comp_p_1/latch_left" "d6" 0.0896684
cap "vdd" "comp_p_1/latch_right" 740.748
cap "tmux_7therm_to_3bin_0/vdd" "comp_p_1/vss" 19.6499
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/d3" 0.393591
cap "comp_p_3/latch_right" "comp_p_1/latch_right" 0.516129
cap "comp_p_1/vss" "comp_p_1/latch_right" 0.534923
cap "tmux_7therm_to_3bin_0/d0" "vdd" 370.666
cap "tmux_7therm_to_3bin_0/vdd" "comp_p_1/vinn" 0.788318
cap "comp_p_1/vss" "vdd" 12.6337
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/latch_right" 0.790522
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 2.84018
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 1.36503
cap "d4" "tmux_7therm_to_3bin_0/d2" 0.198948
cap "tmux_7therm_to_3bin_0/d2" "vdd" 0.0464882
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/d2" 0.0851544
cap "tmux_7therm_to_3bin_0/buffer_2/out" "tmux_7therm_to_3bin_0/d1" 6.45927
cap "tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/G" "tmux_7therm_to_3bin_0/d1" 0.0207411
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/d1" 0.0152264
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_1/out" 0.289898
cap "d5" "tmux_7therm_to_3bin_0/d2" 0.162704
cap "d6" "tmux_7therm_to_3bin_0/d1" 0.0709587
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/vdd" 17.4799
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/d2" 1.74574
cap "comp_p_1/vinn" "tmux_7therm_to_3bin_0/vdd" 0.759539
cap "d6" "tmux_7therm_to_3bin_0/vdd" 2.27587
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.577389
cap "comp_p_1/latch_right" "tmux_7therm_to_3bin_0/d1" 0.0284969
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/d1" 0.0127498
cap "tmux_7therm_to_3bin_0/vdd" "tmux_7therm_to_3bin_0/d1" 70.0524
cap "d6" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.0383688
cap "tmux_7therm_to_3bin_0/tmux_2to1_2/XM5/G" "tmux_7therm_to_3bin_0/d1" 0.162293
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/d1" 0.75312
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "tmux_7therm_to_3bin_0/d1" 2.55504
cap "comp_p_1/latch_right" "tmux_7therm_to_3bin_0/vdd" 5.0228
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/vdd" 0.357403
cap "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" "tmux_7therm_to_3bin_0/d1" 2.01547
cap "d4" "tmux_7therm_to_3bin_0/d1" 0.101887
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/d1" 0.0307861
cap "vdd" "tmux_7therm_to_3bin_0/d1" 0.132088
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/vdd" 3.12954
cap "tmux_7therm_to_3bin_0/buffer_2/out" "tmux_7therm_to_3bin_0/d2" 0.238666
cap "tmux_7therm_to_3bin_0/buffer_1/out" "tmux_7therm_to_3bin_0/d1" 14.0388
cap "comp_p_1/vss" "tmux_7therm_to_3bin_0/d2" 1.7151
cap "d5" "tmux_7therm_to_3bin_0/d1" 0.0845109
cap "d4" "tmux_7therm_to_3bin_0/vdd" 3.87381
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/vdd" 1.41869
cap "vdd" "tmux_7therm_to_3bin_0/vdd" 2.79331
cap "tmux_7therm_to_3bin_0/d2" "d6" 0.135264
cap "d5" "tmux_7therm_to_3bin_0/vdd" 2.91847
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/d1" 5.85621
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/d1" 1.9735
cap "d4" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.0586187
cap "tmux_7therm_to_3bin_0/d3" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.0184786
cap "d5" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 0.0468533
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/d2" 0.00874717
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/vdd" 240.204
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/buffer_2/out" 5.68434e-14
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/d3" 0.0049003
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/d1" 1.26953
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/d2" 1.76763
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" -2.66454e-15
cap "tmux_7therm_to_3bin_0/R1/R1" "tmux_7therm_to_3bin_0/vdd" -0.107501
cap "tmux_7therm_to_3bin_0/q2" "tmux_7therm_to_3bin_0/q1" -1.22965
cap "comp_p_0/vss" "res_ladder_vref_0/ref0" 2.75873
cap "comp_p_0/vdd" "comp_p_0/vss" 22.212
cap "comp_p_0/vinn" "res_ladder_vref_0/ref0" 16.6935
cap "comp_p_0/vinp" "comp_p_0/tail" 1.47143
cap "comp_p_0/vinp" "comp_p_0/vss" 8.67487
cap "comp_p_0/vinp" "comp_p_0/vinn" 0.154641
cap "comp_p_0/out_left" "res_ladder_vref_0/ref0" 2.64144
cap "comp_p_0/vinp" "comp_p_0/out_left" 22.9862
cap "comp_p_0/vss" "comp_p_0/out_left" 0.0341258
cap "comp_p_0/vdd" "res_ladder_vref_0/ref0" 5.82902
cap "comp_p_0/vinp" "res_ladder_vref_0/ref0" 0.000465512
cap "comp_p_0/vinp" "comp_p_0/vdd" 14.4715
cap "comp_p_0/vdd" "comp_p_0/vss" 403.808
cap "res_ladder_vref_0/ref0" "comp_p_0/vinp" 2.80058
cap "comp_p_0/out_left" "res_ladder_vref_0/ref0" 7.6191
cap "comp_p_0/vbias_p" "comp_p_0/vinp" 1.8431
cap "res_ladder_vref_0/ref0" "comp_p_0/tail" 3.93289
cap "comp_p_0/vbias_p" "comp_p_0/out_left" 0.425455
cap "comp_p_0/vdd" "comp_p_0/vinn" 0.0869242
cap "res_ladder_vref_0/ref0" "comp_p_0/latch_right" 3.34982
cap "comp_p_0/vbias_p" "comp_p_0/latch_right" 5.93034
cap "comp_p_0/out_left" "comp_p_0/vss" 440.867
cap "comp_p_0/vss" "comp_p_0/vinp" 573.128
cap "comp_p_0/vss" "comp_p_0/tail" 194.795
cap "comp_p_0/vinn" "comp_p_0/vinp" 0.405923
cap "comp_p_0/vss" "comp_p_0/latch_right" 452.196
cap "comp_p_0/vdd" "comp_p_0/vinp" 4.60337
cap "comp_p_0/vdd" "comp_p_0/tail" -5.68434e-14
cap "res_ladder_vref_0/ref0" "comp_p_0/vinn" 18.9935
cap "comp_p_0/vbias_p" "comp_p_0/vinn" 2.21718
cap "comp_p_0/out_left" "comp_p_0/vinp" 44.715
cap "res_ladder_vref_0/ref0" "comp_p_0/latch_left" 1.98201
cap "comp_p_0/tail" "comp_p_0/vinp" 1.2021
cap "comp_p_0/vss" "comp_p_0/vinn" 167.56
cap "comp_p_0/vbias_p" "comp_p_0/latch_left" 1.54028
cap "comp_p_0/latch_left" "comp_p_0/vss" 540
cap "comp_p_0/vdd" "res_ladder_vref_0/ref0" 7.16597
cap "comp_p_0/vbias_p" "comp_p_0/vdd" 0.484979
cap "comp_p_0/latch_right" "comp_p_0/vbias_p" 0.873621
cap "comp_p_0/vss" "comp_p_0/vdd" 0.0853962
cap "comp_p_0/vss" "comp_p_0/vbias_p" 1.09286
cap "m1_n1358_n1008#" "comp_p_0/vinn" 9.93862
cap "comp_p_0/vbias_p" "comp_p_0/vinn" 71.2423
cap "comp_p_0/vinn" "comp_p_0/vdd" 0.0259876
cap "m1_n1358_n1008#" "comp_p_0/latch_left" 10.5669
cap "comp_p_0/vbias_p" "comp_p_0/latch_left" 91.4697
cap "comp_p_0/vss" "comp_p_0/vinn" 0.299954
cap "comp_p_0/vbias_p" "comp_p_0/latch_left" 0.880416
cap "comp_p_0/vbias_p" "comp_p_0/vinp" 133.076
cap "m1_n1358_n1008#" "comp_p_0/vinp" 26.2724
cap "comp_p_0/tail" "comp_p_0/vbias_p" 314.398
cap "comp_p_0/tail" "m1_n1358_n1008#" 45.7593
cap "comp_p_0/vss" "comp_p_0/vinp" 0.461517
cap "comp_p_0/vbias_p" "comp_p_0/vinp" 3.07416
cap "m1_n1358_n1008#" "comp_p_0/latch_right" 18.36
cap "comp_p_0/latch_right" "comp_p_0/vbias_p" 96.4843
cap "comp_p_0/vbias_p" "comp_p_0/vinp" 3.36464
cap "comp_p_0/tail" "comp_p_0/vss" 4.56603
cap "comp_p_0/vbias_p" "comp_p_0/latch_left" 1.27788
cap "m1_n1358_n1008#" "comp_p_0/vdd" 42.0284
cap "comp_p_0/vbias_p" "comp_p_0/latch_right" 0.874388
cap "m1_n1358_n1008#" "comp_p_0/vbias_p" 5.78271
cap "comp_p_0/vbias_p" "comp_p_0/vdd" 194.943
cap "comp_p_0/vss" "comp_p_0/latch_left" 0.00193398
cap "comp_p_0/vdd" "comp_p_0/vbias_p" -0.138827
cap "comp_p_0/vss" "comp_p_0/latch_left" 31.3143
cap "comp_p_0/latch_right" "comp_p_1/vinn" 14.758
cap "comp_p_0/vss" "comp_p_0/latch_right" 0.117074
cap "comp_p_0/vbias_p" "comp_p_0/vinp" 0.0119949
cap "comp_p_0/vss" "comp_p_0/latch_left" 0.00193398
cap "comp_p_1/vinp" "comp_p_0/tail" 2.2482
cap "comp_p_0/tail" "comp_p_0/vbias_p" 0.0359039
cap "comp_p_0/vss" "comp_p_0/latch_right" 30.6075
cap "comp_p_0/vinn" "comp_p_0/vbias_p" 0.630399
cap "comp_p_0/vbias_p" "comp_p_0/vout" -0.462486
cap "comp_p_0/vdd" "comp_p_1/vinn" 51.5318
cap "comp_p_0/vss" "comp_p_0/vdd" 97.2593
cap "comp_p_1/vinn" "comp_p_0/vinp" 17.5054
cap "comp_p_1/vinp" "comp_p_0/vbias_p" 1.08642
cap "comp_p_0/tail" "comp_p_1/vinn" 54.8078
cap "comp_p_0/vinn" "comp_p_1/vinn" 27.9732
cap "comp_p_0/vss" "comp_p_0/vinp" 60.8822
cap "comp_p_0/vdd" "comp_p_0/vinp" 0.0268838
cap "comp_p_0/vss" "comp_p_0/tail" 77.5754
cap "comp_p_0/tail" "comp_p_0/vdd" -0.267447
cap "comp_p_0/vss" "comp_p_0/vinn" 43.1067
cap "comp_p_0/vss" "comp_p_0/vinn" 0.0642574
cap "comp_p_1/vinn" "comp_p_0/vbias_p" 7.77656
cap "comp_p_0/latch_right" "comp_p_0/vbias_p" 0.0720528
cap "comp_p_0/vss" "comp_p_0/latch_right" 0.00193398
cap "comp_p_1/vinn" "comp_p_0/latch_left" 24.7916
cap "comp_p_0/vss" "comp_p_0/vinn" 0.0642574
cap "comp_p_0/vinn" "vss" 0.0208935
cap "comp_p_0/tail" "comp_p_0/vout" -1.12291
cap "comp_p_0/vss" "comp_p_0/vbias_p" 6.62608
cap "comp_p_0/vinp" "comp_p_1/out_left" 1.31339
cap "comp_p_1/vinn" "comp_p_1/out_left" 39.1974
cap "comp_p_1/vinn" "comp_p_0/vout" -0.127652
cap "comp_p_0/vdd" "comp_p_0/latch_left" 0.401523
cap "comp_p_1/vinp" "comp_p_0/vinp" 112.668
cap "comp_p_0/vinn" "comp_p_1/out_left" 0.0780063
cap "comp_p_0/vinn" "comp_p_0/vout" -0.157233
cap "comp_p_0/vss" "comp_p_0/vout" -22.4817
cap "comp_p_1/vinp" "comp_p_1/vinn" 1.14492
cap "comp_p_0/vdd" "comp_p_0/latch_right" 2.84013
cap "comp_p_0/vdd" "comp_p_0/tail" 1.92714
cap "comp_p_1/vinp" "comp_p_0/vinn" 178.185
cap "comp_p_0/vinp" "comp_p_1/vinn" 16.7555
cap "comp_p_1/vinp" "comp_p_0/vss" 0.124363
cap "comp_p_0/vinn" "comp_p_0/vinp" 5.68434e-14
cap "comp_p_0/vss" "comp_p_0/vinp" 178.193
cap "comp_p_1/vinp" "comp_p_0/latch_left" 2.34827
cap "comp_p_0/vinn" "comp_p_1/vinn" 16.2463
cap "comp_p_0/vss" "comp_p_1/vinn" -2.91805
cap "comp_p_1/vinn" "comp_p_1/latch_right" 2.37948
cap "comp_p_0/latch_right" "comp_p_1/out_left" 0.0730829
cap "comp_p_0/tail" "comp_p_1/out_left" 0.049609
cap "comp_p_0/tail" "comp_p_0/vout" -1.11802
cap "comp_p_0/vdd" "comp_p_1/out_left" 0.979497
cap "comp_p_0/vdd" "comp_p_0/vout" -59.0517
cap "comp_p_0/vss" "comp_p_0/vinn" 77.3891
cap "comp_p_0/vout" "comp_p_0/vbias_p" -0.471091
cap "comp_p_1/vinn" "comp_p_0/latch_left" 5.97285
cap "comp_p_0/vinp" "comp_p_1/tail" 1.21304
cap "comp_p_1/vinp" "comp_p_0/latch_right" 44.2336
cap "comp_p_1/vinp" "comp_p_0/tail" 6.88991
cap "comp_p_1/vinp" "comp_p_0/vdd" 521.197
cap "comp_p_0/vss" "comp_p_0/latch_left" 438.146
cap "comp_p_1/vinp" "comp_p_0/vbias_p" 1.14776
cap "comp_p_0/vout" "comp_p_1/out_left" 82.754
cap "comp_p_1/vinn" "comp_p_0/latch_right" 8.12306
cap "comp_p_0/vdd" "comp_p_0/vinp" 45.8659
cap "comp_p_1/vinn" "comp_p_0/tail" 1.30455
cap "comp_p_0/vdd" "comp_p_1/vinn" 67.7434
cap "comp_p_0/vss" "comp_p_0/latch_right" 479.927
cap "comp_p_0/vss" "comp_p_0/tail" 195.881
cap "comp_p_1/vinp" "comp_p_1/out_left" 6.67197
cap "comp_p_1/vinp" "comp_p_0/vout" -3.90687
cap "comp_p_0/vdd" "comp_p_0/vss" 181.979
cap "comp_p_0/vdd" "comp_p_0/vinn" 6.92516
cap "comp_p_1/latch_left" "comp_p_0/vdd" 497.756
cap "comp_p_1/vbias_p" "comp_p_0/vdd" 2.0646
cap "comp_p_1/vinn" "comp_p_0/vdd" 220.662
cap "comp_p_1/tail" "comp_p_0/vdd" 131.107
cap "comp_p_0/latch_right" "comp_p_1/vinn" 1.58606
cap "comp_p_0/tail" "comp_p_1/vinn" 1.17583
cap "comp_p_0/vinn" "comp_p_1/vinn" 0.993404
cap "comp_p_1/vinp" "comp_p_0/vdd" 625.007
cap "comp_p_1/vinn" "comp_p_0/vss" 0.264175
cap "comp_p_1/vinn" "comp_p_0/vinp" 15.4367
cap "comp_p_1/tail" "comp_p_0/vinp" 1.01301
cap "comp_p_0/vdd" "comp_p_0/vout" 1.37605
cap "comp_p_0/vdd" "comp_p_1/out_left" 366.183
cap "comp_p_0/vinn" "comp_p_1/vinp" 1.22057
cap "comp_p_1/vinp" "comp_p_0/vss" -0.759616
cap "comp_p_0/vinp" "comp_p_1/vinp" 1.99303
cap "comp_p_1/vinn" "comp_p_1/vinp" -3.16804
cap "comp_p_1/tail" "comp_p_1/vinp" 0.103955
cap "comp_p_1/vinn" "comp_p_0/vout" 1.34728
cap "comp_p_1/vinn" "comp_p_0/latch_left" 0.0595088
cap "comp_p_1/tail" "comp_p_0/vout" 0.0497422
cap "comp_p_1/vinn" "comp_p_1/out_left" 25
cap "comp_p_1/latch_right" "comp_p_0/vdd" 312.082
cap "comp_p_1/vinp" "comp_p_0/vout" 0.0367906
cap "comp_p_1/vinp" "comp_p_1/out_left" 57.5781
cap "comp_p_1/out_left" "comp_p_0/vout" 82.754
cap "d2" "comp_p_1/vinp" 0.0103741
cap "comp_p_1/vinp" "comp_p_1/vdd" 0.177965
cap "comp_p_1/vinp" "comp_p_1/vdd" 0.151081
cap "comp_p_1/vbias_p" "comp_p_1/vdd" 0.627662
cap "comp_p_1/vss" "comp_p_1/vinp" -0.0179656
cap "comp_p_1/vinn" "comp_p_1/vdd" 0.58432
cap "d1" "comp_p_1/vinn" 0.0237277
cap "d2" "comp_p_1/vinn" 0.0168334
cap "comp_p_1/tail" "comp_p_1/vdd" 1.32251
cap "comp_p_1/vss" "comp_p_1/vinn" 0.0287141
cap "d1" "comp_p_1/tail" 1.33334
cap "comp_p_1/tail" "comp_p_1/vinp" 0.000166529
cap "comp_p_1/tail" "comp_p_1/vss" -0.041992
cap "d1" "comp_p_1/vinp" 1.09703
cap "comp_p_1/vinp" "comp_p_1/vdd" 74.6206
cap "comp_p_1/latch_right" "comp_p_1/vdd" 41.2932
cap "comp_p_1/vbias_p" "comp_p_1/vdd" 4.83628
cap "comp_p_1/vinn" "comp_p_1/vdd" 46.6761
cap "comp_p_1/latch_left" "comp_p_1/vdd" 42.7137
cap "comp_p_1/tail" "comp_p_1/vdd" 93.7955
cap "comp_p_1/latch_right" "comp_p_1/vdd" 523.398
cap "comp_p_1/vinn" "d5" 0.390792
cap "comp_p_1/latch_left" "d3" 0.0182103
cap "comp_p_1/latch_left" "d6" 0.148687
cap "d3" "comp_p_1/vinp" 1.57878
cap "d6" "comp_p_1/vinp" 3.92801
cap "comp_p_1/vss" "comp_p_1/vinp" 10.329
cap "comp_p_1/XMp_tail/a_n158_n1000#" "d4" 0.0790018
cap "comp_p_1/vinn" "d3" 0.112311
cap "comp_p_1/vinn" "d6" 0.50962
cap "comp_p_1/vinn" "comp_p_1/vss" 0.0764473
cap "comp_p_1/XMp_tail/a_n158_n1000#" "tmux_7therm_to_3bin_0/d2" 0.0118071
cap "comp_p_1/latch_right" "tmux_7therm_to_3bin_0/d1" 0.060916
cap "d5" "comp_p_1/vdd" 5.30342
cap "comp_p_1/latch_left" "comp_p_1/vdd" 385.895
cap "comp_p_1/vinp" "comp_p_1/vdd" 272.132
cap "d3" "comp_p_1/vout" 8.88178e-16
cap "comp_p_1/vout" "comp_p_1/vss" 5.09239
cap "comp_p_1/vinn" "comp_p_1/vdd" 284.679
cap "comp_p_1/latch_left" "tmux_7therm_to_3bin_0/d1" 0.042664
cap "d3" "comp_p_1/vdd" 2.83708
cap "comp_p_1/vss" "comp_p_1/vdd" 11.1122
cap "comp_p_1/vinp" "tmux_7therm_to_3bin_0/d1" 1.83065
cap "d6" "comp_p_1/vdd" 6.69097
cap "comp_p_1/vout" "comp_p_1/vdd" -33.3263
cap "comp_p_1/XMp_tail/a_n158_n1000#" "d5" 0.103037
cap "d4" "comp_p_1/latch_right" 0.116482
cap "comp_p_1/vinn" "tmux_7therm_to_3bin_0/d1" 1.88314
cap "comp_p_1/latch_right" "tmux_7therm_to_3bin_0/d2" 0.0739615
cap "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" "comp_p_1/vout" 0.262666
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/d1" 0.34496
cap "comp_p_1/XMp_tail/a_n158_n1000#" "d3" 0.0524061
cap "comp_p_1/XMp_tail/a_n158_n1000#" "d6" 0.138341
cap "d4" "comp_p_1/latch_left" 0.0856065
cap "d4" "comp_p_1/vinp" 2.06604
cap "comp_p_1/latch_left" "tmux_7therm_to_3bin_0/d2" 0.0546715
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/d1" 3.2946
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vinp" 1.23708
cap "comp_p_1/latch_right" "d5" 0.15187
cap "comp_p_1/XMp_tail/a_n158_n1000#" "comp_p_1/vdd" 129.406
cap "comp_p_1/vinn" "d4" 0.305878
cap "comp_p_1/vinn" "tmux_7therm_to_3bin_0/d2" 0.057101
cap "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" "comp_p_1/vout" 0.280047
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vout" -4.44089e-16
cap "comp_p_1/latch_left" "d5" 0.111223
cap "comp_p_1/XMp_tail/a_n158_n1000#" "tmux_7therm_to_3bin_0/d1" 0.867524
cap "comp_p_1/latch_right" "d3" 0.0918924
cap "comp_p_1/latch_right" "comp_p_1/vss" 0.00921379
cap "comp_p_1/latch_right" "d6" 0.203829
cap "d4" "comp_p_1/vdd" 4.10613
cap "d5" "comp_p_1/vinp" 2.7993
cap "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" "comp_p_1/vdd" 0.0377224
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vdd" 2.23175
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/G" 0.0145751
cap "d4" "tmux_7therm_to_3bin_0/d1" 0.658409
cap "tmux_7therm_to_3bin_0/d1" "d6" 0.430449
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/d1" 3.70421
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/latch_right" 0.0653487
cap "d3" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0578673
cap "d3" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.076346
cap "comp_p_1/vout" "d3" 0.437349
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vdd" 16.9911
cap "d5" "tmux_7therm_to_3bin_0/d1" 0.526401
cap "d6" "comp_p_1/vss" 1.95388
cap "comp_p_1/vout" "comp_p_1/vss" 6.33487
cap "d4" "comp_p_1/vss" 3.33766
cap "d6" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0295145
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.00805564
cap "comp_p_1/vinn" "comp_p_1/vdd" 0.0131738
cap "d4" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0450913
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.018528
cap "d5" "comp_p_1/vss" 2.50859
cap "d4" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.10371
cap "d6" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.0678833
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/d2" 1.40324
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vdd" 209.802
cap "comp_p_1/vout" "d4" 0.344921
cap "comp_p_1/vout" "d6" 0.22812
cap "d5" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.036041
cap "comp_p_1/vinp" "tmux_7therm_to_3bin_0/d1" 0.820896
cap "d5" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.0828944
cap "d3" "comp_p_1/vdd" 0.12813
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/tmux_2to1_2/S" 4.55291
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vinn" 1.48661
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_1/out" 0.0176767
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/tail" 0.956286
cap "tmux_7therm_to_3bin_0/d2" "comp_p_1/vss" 6.73524
cap "comp_p_1/vss" "comp_p_1/vdd" 14.4556
cap "comp_p_1/vout" "d5" 0.277607
cap "comp_p_1/vinp" "comp_p_1/vss" 10.218
cap "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" "comp_p_1/vdd" 0.0849366
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0769541
cap "tmux_7therm_to_3bin_0/d1" "d3" 0.657118
cap "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" "comp_p_1/vdd" 0.195354
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_1/out" 1.15279
cap "tmux_7therm_to_3bin_0/d2" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.342072
cap "d4" "comp_p_1/vdd" 0.310409
cap "d6" "comp_p_1/vdd" 0.191595
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vss" 41.1824
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/d2" 0.570148
cap "comp_p_1/vout" "comp_p_1/vdd" 1.1411
cap "comp_p_1/latch_right" "comp_p_1/vdd" 0.00252321
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/latch_left" 0.0455105
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 1.17549
cap "d5" "comp_p_1/vdd" 0.24072
cap "d3" "comp_p_1/vss" 4.61753
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 3.6095
cap "tmux_7therm_to_3bin_0/tmux_2to1_2/S" "d3" 0.134974
cap "tmux_7therm_to_3bin_0/tmux_2to1_2/S" "tmux_7therm_to_3bin_0/d1" 4.75262
cap "tmux_7therm_to_3bin_0/vss" "tmux_7therm_to_3bin_0/vdd" 0.0068401
cap "tmux_7therm_to_3bin_0/vss" "tmux_7therm_to_3bin_0/tmux_2to1_2/S" 2.27374e-13
cap "tmux_7therm_to_3bin_0/tmux_2to1_2/S" "tmux_7therm_to_3bin_0/vdd" 1.13687e-13
cap "tmux_7therm_to_3bin_0/tmux_2to1_2/S" "tmux_7therm_to_3bin_0/d2" 0.181496
cap "tmux_7therm_to_3bin_0/vdd" "tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 0.00607074
cap "tmux_7therm_to_3bin_0/tmux_2to1_2/S" "tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 1.77636e-15
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/XMp/B" "tmux_7therm_to_3bin_0/tmux_2to1_3/XM5/G" 0.00607074
cap "tmux_7therm_to_3bin_0/buffer_2/inv_1/XMp/B" "tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 0.00607074
cap "tmux_7therm_to_3bin_0/q1" "tmux_7therm_to_3bin_0/q0" -1.67273
cap "tmux_7therm_to_3bin_0/q1" "tmux_7therm_to_3bin_0/q2" -1.22965
cap "res_ladder_vref_0/XR10/R1" "res_ladder_vref_0/vss" -151.026
cap "res_ladder_vref_0/XR10/R1" "comp_p_0/vdd" 1.1935
cap "res_ladder_vref_0/vss" "comp_p_0/vdd" 4.94972
cap "res_ladder_vref_0/XR10/R1" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.0855825
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "res_ladder_vref_0/vss" 7.60112
cap "comp_p_0/vbias_p" "comp_p_0/vdd" -567.122
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "res_ladder_vref_0/XR10/R1" 0.709839
cap "res_ladder_vref_0/vss" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 831.565
cap "res_ladder_vref_0/vss" "res_ladder_vref_0/XR10/R1" 4.44089e-16
cap "comp_p_0/vbias_p" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 2.36805
cap "comp_p_0/vdd" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 1.76923
cap "comp_p_0/vinp" "comp_p_0/vbias_p" -0.238704
cap "comp_p_0/vinp" "comp_p_0/vdd" -11.4427
cap "comp_p_0/vbias_p" "res_ladder_vref_0/vss" -49.5806
cap "comp_p_0/vdd" "res_ladder_vref_0/vss" 263.762
cap "comp_p_0/vbias_p" "comp_p_0/vdd" -104.413
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_0/vdd" 1.76923
cap "vss" "comp_p_0/vdd" 1.18579
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_0/vbias_p" 329.186
cap "comp_p_0/vinp" "comp_p_0/vbias_p" 0.0134004
cap "comp_p_0/vbias_p" "comp_p_0/tail" 0.00671942
cap "vss" "comp_p_0/vbias_p" 5.69371
cap "comp_p_0/latch_right" "comp_p_0/vbias_p" 0.000248446
cap "comp_p_0/XMp_out/a_n158_n800#" "comp_p_0/vbias_p" 0.729551
cap "comp_p_0/latch_left" "comp_p_0/vbias_p" 0.00326372
cap "vss" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.31229
cap "comp_p_0/vinn" "comp_p_0/vbias_p" 0.0120169
cap "comp_p_0/vbias_p" "comp_p_0/vout" 196.629
cap "comp_p_0/vdd" "comp_p_0/vbias_p" 321.599
cap "vss" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 59.8722
cap "comp_p_1/vinp" "comp_p_0/vdd" 0.809141
cap "vss" "comp_p_0/vout" 42.6288
cap "comp_p_0/vdd" "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 1.76923
cap "comp_p_1/vinp" "comp_p_0/vbias_p" 6.58036
cap "vss" "comp_p_0/vdd" 100.217
cap "comp_p_1/vinn" "comp_p_0/vbias_p" 0.101964
cap "comp_p_0/vdd" "comp_p_0/vout" -26.4327
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_0/vbias_p" 104.219
cap "vss" "comp_p_0/vbias_p" 36.2538
cap "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vss" 0.51131
cap "comp_p_0/vbias_p" "vss" -34.3094
cap "comp_p_0/vinp" "comp_p_0/vdd" -2.52012
cap "comp_p_0/vout" "comp_p_1/vinp" 33.6027
cap "comp_p_0/vout" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 36.356
cap "comp_p_0/vbias_p" "comp_p_0/vout" 170.096
cap "comp_p_0/vout" "vss" 363.859
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_0/vbias_p" 36.8498
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "vss" 83.8118
cap "comp_p_0/vdd" "comp_p_1/vinp" 351.3
cap "comp_p_0/vout" "comp_p_0/vinn" -0.157233
cap "comp_p_0/vdd" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.284104
cap "comp_p_0/vdd" "vss" 186.033
cap "comp_p_0/vbias_p" "comp_p_0/vdd" 88.2943
cap "comp_p_0/vout" "comp_p_0/vdd" -223.172
cap "comp_p_0/vinp" "comp_p_0/vout" -0.502635
cap "comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_0/vdd" 6.00479
cap "comp_p_1/vinp" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 2.27431
cap "comp_p_0/vbias_p" "comp_p_1/vinp" -6.33712
cap "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "vss" 0.00452696
cap "comp_p_1/vbias_p" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" -65
cap "comp_p_0/vout" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 36.356
cap "comp_p_1/vinp" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.035756
cap "comp_p_0/vdd" "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 717.011
cap "comp_p_1/vbias_p" "comp_p_1/vinp" -0.281237
cap "comp_p_1/vbias_p" "comp_p_0/vdd" -607.468
cap "comp_p_0/XMp_out/a_n100_n897#" "comp_p_0/vdd" 0.855858
cap "comp_p_0/vout" "comp_p_0/vdd" 1.92798
cap "comp_p_1/vinp" "comp_p_0/vdd" -11.6096
cap "comp_p_1/vbias_p" "comp_p_1/vdd" -282.721
cap "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_1/vdd" 3.85075
cap "comp_p_1/XMp_out/a_n158_n800#" "comp_p_1/vdd" 0.72249
cap "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "comp_p_1/vbias_p" -1.13687e-13
cap "comp_p_1/vdd" "comp_p_1/vout" 99.8813
cap "comp_p_1/vdd" "comp_p_1/vbias_p" 26.6816
cap "comp_p_1/vout" "comp_p_1/vbias_p" 2.33858
cap "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_1/vdd" 69.7191
cap "comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "comp_p_1/vout" -1.13687e-13
cap "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" "comp_p_1/vdd" 0.102803
cap "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" "comp_p_1/vout" 0.296861
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vdd" 1.10608
cap "tmux_7therm_to_3bin_0/d1" "comp_p_1/vout" 0.00421228
cap "comp_p_1/XMp_out/a_n100_n897#" "d3" 0.10958
cap "comp_p_1/XMp_tail/a_n100_n1097#" "comp_p_1/vout" 2.28833
cap "comp_p_1/XMp_out/a_n100_n897#" "d6" 0.182077
cap "comp_p_1/vdd" "d3" 1.77044
cap "comp_p_1/vout" "d3" 0.0165923
cap "comp_p_1/vdd" "d6" 3.71827
cap "comp_p_1/XMp_out/a_n100_n897#" "d5" 0.15253
cap "d6" "comp_p_1/vout" 0.145296
cap "comp_p_1/vdd" "d5" 2.94719
cap "tmux_7therm_to_3bin_0/buffer_1/vss" "comp_p_1/vout" 0.00270127
cap "d5" "comp_p_1/vout" 0.0565665
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/buffer_1/vss" 0.671053
cap "comp_p_1/XMp_out/a_n100_n897#" "comp_p_1/vdd" 75.357
cap "comp_p_1/vdd" "comp_p_1/vout" 523.569
cap "comp_p_1/XMp_out/a_n100_n897#" "d2" 0.0939832
cap "comp_p_1/XMp_out/a_n100_n897#" "d4" 0.128655
cap "comp_p_1/vdd" "d2" 1.38547
cap "comp_p_1/vout" "d2" 0.0109752
cap "d4" "comp_p_1/vout" 0.0280456
cap "d4" "comp_p_1/vdd" 2.28183
cap "comp_p_1/XMp_out/a_n100_n897#" "tmux_7therm_to_3bin_0/d1" 0.0815125
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/d1" 0.113164
cap "comp_p_1/vout" "d5" 0.302308
cap "comp_p_1/vout" "d6" 0.248501
cap "comp_p_1/vout" "d3" 0.475797
cap "tmux_7therm_to_3bin_0/buffer_1/vss" "d4" 0.123651
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_1/inv_1/XMp/B" 0.732138
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/buffer_1/vss" -0.497114
cap "d4" "tmux_7therm_to_3bin_0/buffer_0/out" 0.204425
cap "d4" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0586187
cap "comp_p_1/vdd" "d2" 3.99098
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_1/inv_0/XMp/D" 0.0424833
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/buffer_0/out" 1.13687e-13
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 1.76909
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_1/vss" 29.9954
cap "comp_p_1/vout" "d2" 0.619816
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/tmux_2to1_3/A" 0.0568968
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_0/out" 0.881403
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 6.88958
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/tmux_2to1_1/S" 2.75942
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_1/vss" 0.279143
cap "comp_p_1/vdd" "d4" 1.97378
cap "tmux_7therm_to_3bin_0/buffer_1/vss" "d5" 0.097736
cap "tmux_7therm_to_3bin_0/buffer_1/vss" "d6" 0.0787951
cap "d3" "tmux_7therm_to_3bin_0/buffer_1/vss" 0.158698
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_0/out" 0.396496
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.137493
cap "d3" "tmux_7therm_to_3bin_0/buffer_0/out" 0.248816
cap "tmux_7therm_to_3bin_0/buffer_0/out" "d5" 0.170914
cap "d6" "tmux_7therm_to_3bin_0/buffer_0/out" 0.145374
cap "d5" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0468533
cap "d6" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0383688
cap "d3" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0752275
cap "comp_p_1/vout" "d4" 0.37545
cap "comp_p_1/vout" "comp_p_1/vdd" 262.27
cap "comp_p_1/vout" "tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" 0.516021
cap "tmux_7therm_to_3bin_0/buffer_1/vss" "d2" 0.206026
cap "comp_p_1/vdd" "tmux_7therm_to_3bin_0/d1" 6.39074
cap "comp_p_1/vdd" "d5" 1.48303
cap "comp_p_1/vdd" "d6" 1.15487
cap "d3" "comp_p_1/vdd" 2.73169
cap "d2" "tmux_7therm_to_3bin_0/buffer_0/out" 0.310492
cap "d2" "tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.10004
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" 0.46241
cap "tmux_7therm_to_3bin_0/tmux_2to1_1/S" "tmux_7therm_to_3bin_0/vdd" 4.09423
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/tmux_2to1_1/S" 2.62481
cap "tmux_7therm_to_3bin_0/tmux_2to1_1/S" "d3" 0.000852297
cap "tmux_7therm_to_3bin_0/tmux_2to1_1/S" "tmux_7therm_to_3bin_0/vss" -0.0265706
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/tmux_2to1_1/S" 0.00121165
cap "tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" "tmux_7therm_to_3bin_0/vdd" 1.65867
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/buffer_0/out" 0.00415534
cap "tmux_7therm_to_3bin_0/d1" "tmux_7therm_to_3bin_0/buffer_0/out" 0.00349895
cap "tmux_7therm_to_3bin_0/tmux_2to1_0/B" "tmux_7therm_to_3bin_0/vdd" 8.4281
cap "d2" "tmux_7therm_to_3bin_0/tmux_2to1_1/S" 0.00100986
cap "tmux_7therm_to_3bin_0/d0" "tmux_7therm_to_3bin_0/tmux_2to1_3/A" 0.0103039
cap "tmux_7therm_to_3bin_0/tmux_2to1_3/A" "tmux_7therm_to_3bin_0/buffer_0/inv_1/XMp/B" 1.5274
cap "tmux_7therm_to_3bin_0/tmux_2to1_3/Y" "tmux_7therm_to_3bin_0/buffer_0/inv_1/XMp/B" 2.69592
cap "tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" "tmux_7therm_to_3bin_0/buffer_0/inv_1/XMp/B" 0.100526
cap "tmux_7therm_to_3bin_0/vss" "tmux_7therm_to_3bin_0/buffer_0/inv_1/XMp/B" 53.2974
cap "tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" "tmux_7therm_to_3bin_0/buffer_7/vdd" 1.55815
cap "tmux_7therm_to_3bin_0/q1" "tmux_7therm_to_3bin_0/q0" -1.67273
cap "tmux_7therm_to_3bin_0/q0" "tmux_7therm_to_3bin_0/buffer_7/vdd" -5.27083
cap "tmux_7therm_to_3bin_0/vss" "tmux_7therm_to_3bin_0/buffer_7/vdd" 5.82603
merge "comp_p_1/vbias_p" "comp_p_0/vbias_p" -11729.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13020 -512 -930960 -36924 -1792000 -11200 0 0 0 0 0 0
merge "comp_p_0/vbias_p" "comp_p_5/vbias_p"
merge "comp_p_5/vbias_p" "comp_p_3/vbias_p"
merge "comp_p_3/vbias_p" "comp_p_4/vbias_p"
merge "comp_p_4/vbias_p" "comp_p_2/vbias_p"
merge "comp_p_2/vbias_p" "vbias_generation_0/XR_bias_1/R2"
merge "vbias_generation_0/XR_bias_1/R2" "vbias_generation_0/bias_p"
merge "vbias_generation_0/bias_p" "m1_1376_n10760#"
merge "m1_1376_n10760#" "comp_p_6/vbias_p"
merge "comp_p_6/vbias_p" "m1_4466_n10772#"
merge "comp_p_1/VSUBS" "comp_p_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "comp_p_0/VSUBS" "comp_p_3/VSUBS"
merge "comp_p_3/VSUBS" "comp_p_2/VSUBS"
merge "comp_p_2/VSUBS" "tmux_7therm_to_3bin_0/VSUBS"
merge "tmux_7therm_to_3bin_0/VSUBS" "comp_p_5/VSUBS"
merge "comp_p_5/VSUBS" "comp_p_4/VSUBS"
merge "comp_p_4/VSUBS" "comp_p_6/VSUBS"
merge "comp_p_6/VSUBS" "vbias_generation_0/VSUBS"
merge "vbias_generation_0/VSUBS" "res_ladder_vref_0/VSUBS"
merge "res_ladder_vref_0/VSUBS" "VSUBS"
merge "res_ladder_vref_0/XR5/R1" "res_ladder_vref_0/ref4" -2846.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1223392 -11220 0 0 0 0 0 0 0 0 0 0
merge "res_ladder_vref_0/ref4" "comp_p_4/vinn"
merge "comp_p_4/vinn" "res_ladder_vref_0/XR4/R1"
merge "res_ladder_vref_0/XR4/R1" "m1_n1358_n6496#"
merge "res_ladder_vref_0/vss" "comp_p_3/vss" -43368.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11482108 -102940 -51356 -1862 -3489148 -13254 0 0 0 0 0 0
merge "comp_p_3/vss" "comp_p_1/vss"
merge "comp_p_1/vss" "comp_p_2/vss"
merge "comp_p_2/vss" "comp_p_0/vss"
merge "comp_p_0/vss" "tmux_7therm_to_3bin_0/buffer_5/inv_1/vss"
merge "tmux_7therm_to_3bin_0/buffer_5/inv_1/vss" "tmux_7therm_to_3bin_0/buffer_5/vss"
merge "tmux_7therm_to_3bin_0/buffer_5/vss" "tmux_7therm_to_3bin_0/vss"
merge "tmux_7therm_to_3bin_0/vss" "tmux_7therm_to_3bin_0/buffer_6/inv_1/vss"
merge "tmux_7therm_to_3bin_0/buffer_6/inv_1/vss" "tmux_7therm_to_3bin_0/buffer_6/vss"
merge "tmux_7therm_to_3bin_0/buffer_6/vss" "comp_p_6/vss"
merge "comp_p_6/vss" "comp_p_5/vss"
merge "comp_p_5/vss" "vbias_generation_0/vss"
merge "vbias_generation_0/vss" "comp_p_4/vss"
merge "comp_p_4/vss" "vss"
merge "res_ladder_vref_0/vref" "vref" -1030.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -207900 -4800 0 0 0 0 0 0 0 0 0 0
merge "res_ladder_vref_0/XR7/R1" "comp_p_2/vinn" -2839.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1223392 -11220 0 0 0 0 0 0 0 0 0 0
merge "comp_p_2/vinn" "res_ladder_vref_0/ref2"
merge "res_ladder_vref_0/ref2" "res_ladder_vref_0/XR6/R1"
merge "res_ladder_vref_0/XR6/R1" "m1_n1358_n3752#"
merge "res_ladder_vref_0/XR10/R1" "comp_p_1/vinn" -5473.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1816096 -13964 0 0 0 0 -210000 -2800 0 0 0 0
merge "comp_p_1/vinn" "res_ladder_vref_0/ref0"
merge "res_ladder_vref_0/ref0" "res_ladder_vref_0/XR8/R1"
merge "res_ladder_vref_0/XR8/R1" "m1_n1358_n1008#"
merge "tmux_7therm_to_3bin_0/d0" "comp_p_1/vout" -1758.47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3840 -256 -151008 -5912 0 0 0 0 0 0 0 0
merge "comp_p_1/vout" "d0"
merge "tmux_7therm_to_3bin_0/buffer_0/inv_1/XMp/B" "tmux_7therm_to_3bin_0/buffer_7/vdd" -73583.1 0 0 0 0 -7261880 -73664 0 0 -373836 -22260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -620836 -23210 -7923000 -100316 0 0 -11085188 -33317 0 0 0 0 0 0
merge "tmux_7therm_to_3bin_0/buffer_7/vdd" "tmux_7therm_to_3bin_0/buffer_2/inv_1/XMp/B"
merge "tmux_7therm_to_3bin_0/buffer_2/inv_1/XMp/B" "comp_p_1/vdd"
merge "comp_p_1/vdd" "comp_p_0/vdd"
merge "comp_p_0/vdd" "w_5078_1070#"
merge "w_5078_1070#" "comp_p_3/vdd"
merge "comp_p_3/vdd" "comp_p_2/vdd"
merge "comp_p_2/vdd" "tmux_7therm_to_3bin_0/buffer_5/inv_1/XMp/B"
merge "tmux_7therm_to_3bin_0/buffer_5/inv_1/XMp/B" "tmux_7therm_to_3bin_0/buffer_5/vdd"
merge "tmux_7therm_to_3bin_0/buffer_5/vdd" "comp_p_5/vdd"
merge "comp_p_5/vdd" "comp_p_4/vdd"
merge "comp_p_4/vdd" "w_5078_n6334#"
merge "w_5078_n6334#" "tmux_7therm_to_3bin_0/vdd"
merge "tmux_7therm_to_3bin_0/vdd" "comp_p_6/vdd"
merge "comp_p_6/vdd" "vbias_generation_0/vdd"
merge "vbias_generation_0/vdd" "vbias_generation_0/XMp_bias/B"
merge "vbias_generation_0/XMp_bias/B" "vdd"
merge "vdd" "w_2138_n11114#"
merge "res_ladder_vref_0/XR4/R2" "comp_p_5/vinn" -4800.39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1223392 -11220 0 0 0 0 -476000 -5600 0 0 0 0
merge "comp_p_5/vinn" "res_ladder_vref_0/ref5"
merge "res_ladder_vref_0/ref5" "res_ladder_vref_0/XR3/R2"
merge "res_ladder_vref_0/XR3/R2" "m1_n2904_n7868#"
merge "comp_p_1/vinp" "comp_p_0/vinp" -4703.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -177848 -6118 -95332 -3514 -474800 -5700 0 0 0 0 0 0
merge "comp_p_0/vinp" "comp_p_3/vinp"
merge "comp_p_3/vinp" "comp_p_2/vinp"
merge "comp_p_2/vinp" "comp_p_5/vinp"
merge "comp_p_5/vinp" "comp_p_4/vinp"
merge "comp_p_4/vinp" "comp_p_6/vinp"
merge "comp_p_6/vinp" "vin"
merge "res_ladder_vref_0/XR8/R2" "comp_p_0/vinn" -3291.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1223392 -11220 0 0 0 0 0 0 0 0 0 0
merge "comp_p_0/vinn" "res_ladder_vref_0/ref1"
merge "res_ladder_vref_0/ref1" "res_ladder_vref_0/XR7/R2"
merge "res_ladder_vref_0/XR7/R2" "m1_n2904_n2380#"
merge "tmux_7therm_to_3bin_0/d4" "comp_p_4/vout" -4391.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3040 -236 -744088 -21902 -244528 -7950 0 0 0 0 0 0
merge "comp_p_4/vout" "d4"
merge "res_ladder_vref_0/XR3/R1" "comp_p_6/vinn" -5195.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1816096 -13964 -198800 -2800 0 0 0 0 0 0 0 0
merge "comp_p_6/vinn" "res_ladder_vref_0/ref6"
merge "res_ladder_vref_0/ref6" "m1_n1358_n10612#"
merge "res_ladder_vref_0/XR6/R2" "comp_p_3/vinn" -4788.47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1223392 -11220 0 0 0 0 -397600 -5600 0 0 0 0
merge "comp_p_3/vinn" "res_ladder_vref_0/ref3"
merge "res_ladder_vref_0/ref3" "res_ladder_vref_0/XR5/R2"
merge "res_ladder_vref_0/XR5/R2" "m1_n2904_n5124#"
merge "tmux_7therm_to_3bin_0/d1" "comp_p_0/vout" -2773.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3040 -236 -482876 -15506 0 0 0 0 0 0 0 0
merge "comp_p_0/vout" "d1"
merge "tmux_7therm_to_3bin_0/d2" "comp_p_2/vout" -2740.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3680 -252 -482772 -15502 -70928 -2350 0 0 0 0 0 0
merge "comp_p_2/vout" "d2"
merge "tmux_7therm_to_3bin_0/d3" "comp_p_3/vout" -1804.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8480 -372 -125216 -5024 -157728 -5150 0 0 0 0 0 0
merge "comp_p_3/vout" "d3"
merge "d3" "m2_10384_n3312#"
merge "tmux_7therm_to_3bin_0/d5" "comp_p_5/vout" -2163.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2068 -212 -151008 -5912 -331328 -10750 0 0 0 0 0 0
merge "comp_p_5/vout" "d5"
merge "tmux_7therm_to_3bin_0/q0" "dout0" -64.8043 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7360 -344 0 0 0 0 0 0 0 0 0 0
merge "tmux_7therm_to_3bin_0/d6" "comp_p_6/vout" -2069.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1600 -200 -151216 -5920 -504928 -16350 0 0 0 0 0 0
merge "comp_p_6/vout" "d6"
merge "tmux_7therm_to_3bin_0/q1" "dout1" -67.8564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7360 -344 0 0 0 0 0 0 0 0 0 0
merge "tmux_7therm_to_3bin_0/q2" "dout2" -71.6908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7360 -344 0 0 0 0 0 0 0 0 0 0
