<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM STDPeriph Library: src/stm32f10x_tim.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>src/stm32f10x_tim.c File Reference</h1>
<p>This file provides all the TIM firmware functions.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="stm32f10x__tim_8h_source.html">stm32f10x_tim.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="stm32f10x__rcc_8h_source.html">stm32f10x_rcc.h</a>&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac18fbe79496f77ad0542a5c6e294c53d"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_CEN_Set" ref="gac18fbe79496f77ad0542a5c6e294c53d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_CEN_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02a982a5dda4b0838f4d9b349d52f6c6"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_CEN_Reset" ref="ga02a982a5dda4b0838f4d9b349d52f6c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_CEN_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x03FE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47817d9bbab4ac004ea5ad6279582880"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_UDIS_Set" ref="ga47817d9bbab4ac004ea5ad6279582880" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_UDIS_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga703370bb14538c9c5418212d7c4bc7c4"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_UDIS_Reset" ref="ga703370bb14538c9c5418212d7c4bc7c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_UDIS_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x03FD)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e49e1b411e7549446c00085599f8097"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_URS_Set" ref="ga5e49e1b411e7549446c00085599f8097" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_URS_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac2672cb0750f864c04fbf605740a363"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_URS_Reset" ref="gaac2672cb0750f864c04fbf605740a363" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_URS_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x03FB)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52863f5582d1300cfed3917c28fdd54c"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_OPM_Reset" ref="ga52863f5582d1300cfed3917c28fdd54c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_OPM_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x03F7)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeee2af7fbf0a99ac964123e5bb18758"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_CounterMode_Mask" ref="gabeee2af7fbf0a99ac964123e5bb18758" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_CounterMode_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x038F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e64ebe99ac687eca40ab1a4795ef14d"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_ARPE_Set" ref="ga5e64ebe99ac687eca40ab1a4795ef14d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_ARPE_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedc0a58b1f45adc3516639c0ee2448ff"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_ARPE_Reset" ref="gaedc0a58b1f45adc3516639c0ee2448ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_ARPE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x037F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga538def6149c2f2ba4f51d460fa570e70"></a><!-- doxytag: member="stm32f10x_tim.c::CR1_CKD_Mask" ref="ga538def6149c2f2ba4f51d460fa570e70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR1_CKD_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada5e4738b732acf99d362c0354447553"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_CCPC_Set" ref="gada5e4738b732acf99d362c0354447553" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_CCPC_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedff26fc7326f8615a1d26056f720dba"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_CCPC_Reset" ref="gaedff26fc7326f8615a1d26056f720dba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_CCPC_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a865e975d4887a2914a55296318a5f5"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_CCUS_Set" ref="ga1a865e975d4887a2914a55296318a5f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_CCUS_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70acd2545010ddd9504b79131c408a8a"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_CCUS_Reset" ref="ga70acd2545010ddd9504b79131c408a8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_CCUS_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFB)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ea9f533ad626499903c5f6a8cbd3f8d"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_CCDS_Set" ref="ga6ea9f533ad626499903c5f6a8cbd3f8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_CCDS_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71b1fc7b09f41839b1cf6419b5e65ca8"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_CCDS_Reset" ref="ga71b1fc7b09f41839b1cf6419b5e65ca8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_CCDS_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFF7)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1856105ab8e852476943e141754cf490"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_MMS_Mask" ref="ga1856105ab8e852476943e141754cf490" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_MMS_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF8F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga221c7c7e5f02b418bfd0079a8f804c6c"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_TI1S_Set" ref="ga221c7c7e5f02b418bfd0079a8f804c6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_TI1S_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb26375759d874e9bec6f41ecbb7a15c"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_TI1S_Reset" ref="gacb26375759d874e9bec6f41ecbb7a15c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_TI1S_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga776bfffad574604cc2dd78942f459b21"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS1_Reset" ref="ga776bfffad574604cc2dd78942f459b21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS1_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x7EFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13c40ed91ad0851dbdb238c234ba6167"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS1N_Reset" ref="ga13c40ed91ad0851dbdb238c234ba6167" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS1N_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x7DFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75375e2c2664894bab7bfd1747f5ef16"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS2_Reset" ref="ga75375e2c2664894bab7bfd1747f5ef16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS2_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x7BFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbb985ba0db913d5a9628795e89d0e50"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS2N_Reset" ref="gafbb985ba0db913d5a9628795e89d0e50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS2N_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x77FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b911f9f36284fcb32b6a9ce1719b9ca"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS3_Reset" ref="ga4b911f9f36284fcb32b6a9ce1719b9ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS3_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x6FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac518739d1d528bbc9ffa4c97d79106b5"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS3N_Reset" ref="gac518739d1d528bbc9ffa4c97d79106b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS3N_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x5FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ad1790338a847a3c93e7097fc9f0cd6"></a><!-- doxytag: member="stm32f10x_tim.c::CR2_OIS4_Reset" ref="ga1ad1790338a847a3c93e7097fc9f0cd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR2_OIS4_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf5725e139cf4b4fd6435ad976b42c01"></a><!-- doxytag: member="stm32f10x_tim.c::SMCR_SMS_Mask" ref="gaaf5725e139cf4b4fd6435ad976b42c01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SMCR_SMS_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43819484b70fd8f2f2aa02d4131c9841"></a><!-- doxytag: member="stm32f10x_tim.c::SMCR_ETR_Mask" ref="ga43819484b70fd8f2f2aa02d4131c9841" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SMCR_ETR_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1ac0bc658a0b58c10eb165ee6fb680c"></a><!-- doxytag: member="stm32f10x_tim.c::SMCR_TS_Mask" ref="gad1ac0bc658a0b58c10eb165ee6fb680c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SMCR_TS_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF8F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ae6b3dd3548086e3cd7b11e8d0ec8a1"></a><!-- doxytag: member="stm32f10x_tim.c::SMCR_MSM_Reset" ref="ga7ae6b3dd3548086e3cd7b11e8d0ec8a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SMCR_MSM_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafac3a652fab0b08a46a5573e175d036"></a><!-- doxytag: member="stm32f10x_tim.c::SMCR_ECE_Set" ref="gaafac3a652fab0b08a46a5573e175d036" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SMCR_ECE_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32c366a9099df870d239a06872cfee55"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_CC13S_Mask" ref="ga32c366a9099df870d239a06872cfee55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_CC13S_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c2ba99068a6cd6b414904d6eb420464"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_CC24S_Mask" ref="ga0c2ba99068a6cd6b414904d6eb420464" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_CC24S_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFCFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a7105b0a0354355e49a871990ea9207"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_TI13Direct_Set" ref="ga5a7105b0a0354355e49a871990ea9207" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_TI13Direct_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad46271ae5c7bcb0eb2e9774d0a6760a1"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_TI24Direct_Set" ref="gad46271ae5c7bcb0eb2e9774d0a6760a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_TI24Direct_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae08bb91e072d05319551819c666bae32"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC13FE_Reset" ref="gae08bb91e072d05319551819c666bae32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC13FE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFB)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49eea5c0195e7c00d0d857e7faf07c21"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC24FE_Reset" ref="ga49eea5c0195e7c00d0d857e7faf07c21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC24FE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFBFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0adcd3e447236ec542f04d370c7c198f"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC13PE_Reset" ref="ga0adcd3e447236ec542f04d370c7c198f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC13PE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFF7)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41087d7e196128a300027b0e64e6f988"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC24PE_Reset" ref="ga41087d7e196128a300027b0e64e6f988" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC24PE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xF7FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb6186909f79263506a6d98c4a894dc6"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC13M_Mask" ref="gacb6186909f79263506a6d98c4a894dc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC13M_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF8F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab16aa61b9d4b6e04f49e9854d62762eb"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC24M_Mask" ref="gab16aa61b9d4b6e04f49e9854d62762eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC24M_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x8FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98bc8ff591eeb9ba9c904815560f2f4d"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC13CE_Reset" ref="ga98bc8ff591eeb9ba9c904815560f2f4d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC13CE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6186dce2e47580b09343d4e96e25445e"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_OC24CE_Reset" ref="ga6186dce2e47580b09343d4e96e25445e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_OC24CE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x7FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga135b5fae59e4fafa5aac5be77d5999ca"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_IC13PSC_Mask" ref="ga135b5fae59e4fafa5aac5be77d5999ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_IC13PSC_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFF3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae717dce561974802cb770f0868954a33"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_IC24PSC_Mask" ref="gae717dce561974802cb770f0868954a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_IC24PSC_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xF3FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga133760bacec5ac07f9daf7a0b248ef0b"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_IC13F_Mask" ref="ga133760bacec5ac07f9daf7a0b248ef0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_IC13F_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF0F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0481da3f85a1f67a61648e713e5bd973"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_IC24F_Mask" ref="ga0481da3f85a1f67a61648e713e5bd973" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_IC24F_Mask</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76469c9f56da4e7705336a6ac0248196"></a><!-- doxytag: member="stm32f10x_tim.c::CCMR_Offset" ref="ga76469c9f56da4e7705336a6ac0248196" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCMR_Offset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0018)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17c4ed624aa62f19fd496c3f3bd61137"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CCE_Set" ref="ga17c4ed624aa62f19fd496c3f3bd61137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CCE_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga167dfdf613827d1fdf2e4152497b4bd5"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CCNE_Set" ref="ga167dfdf613827d1fdf2e4152497b4bd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CCNE_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65c8f38033acf1f5cadb1a4c59fc2c33"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC1P_Reset" ref="ga65c8f38033acf1f5cadb1a4c59fc2c33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC1P_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFD)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga621d694025fc1ff69b45df2c3e087a78"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC2P_Reset" ref="ga621d694025fc1ff69b45df2c3e087a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC2P_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFDF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14de79a9016495e222503d90f4155219"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC3P_Reset" ref="ga14de79a9016495e222503d90f4155219" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC3P_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFDFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ad098d5a7eedd0530c6bd5633ad7c94"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC4P_Reset" ref="ga6ad098d5a7eedd0530c6bd5633ad7c94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC4P_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xDFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43961996ba5977f458e59fba93585f7a"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC1NP_Reset" ref="ga43961996ba5977f458e59fba93585f7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC1NP_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFF7)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga540f8397e415170856f5b5d4b1738930"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC2NP_Reset" ref="ga540f8397e415170856f5b5d4b1738930" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC2NP_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFF7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cd784bce174af224bc3c73089ecc44c"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC3NP_Reset" ref="ga0cd784bce174af224bc3c73089ecc44c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC3NP_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xF7FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eed6d77d832f4df8f5b52b3259f45ce"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC1E_Set" ref="ga2eed6d77d832f4df8f5b52b3259f45ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC1E_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a7f6b403ee529e7d997b1111d03ad4a"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC1E_Reset" ref="ga5a7f6b403ee529e7d997b1111d03ad4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC1E_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad09a5fb2b4ff4ab50f1233eefbd22b6a"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC1NE_Reset" ref="gad09a5fb2b4ff4ab50f1233eefbd22b6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC1NE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFFB)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadebfb2b853f388522a66b1875fef963"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC2E_Set" ref="gaadebfb2b853f388522a66b1875fef963" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC2E_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b2b07b37959ca598f6a91c06b7966ef"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC2E_Reset" ref="ga5b2b07b37959ca598f6a91c06b7966ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC2E_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFEF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fc725e8030a1cb63803e645630bcfc3"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC2NE_Reset" ref="ga9fc725e8030a1cb63803e645630bcfc3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC2NE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFFBF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ea867afa9a0ec6c16acd89be22c70ac"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC3E_Set" ref="ga9ea867afa9a0ec6c16acd89be22c70ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC3E_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2713f1b8c70989059e706908bd82be2"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC3E_Reset" ref="gaf2713f1b8c70989059e706908bd82be2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC3E_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFEFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23bd9dc014fe362f37d0572c15895421"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC3NE_Reset" ref="ga23bd9dc014fe362f37d0572c15895421" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC3NE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xFBFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b9c9ebf876b571224824038b06a4e1b"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC4E_Set" ref="ga2b9c9ebf876b571224824038b06a4e1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC4E_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20e43ce83aef8595d90526f1116d811b"></a><!-- doxytag: member="stm32f10x_tim.c::CCER_CC4E_Reset" ref="ga20e43ce83aef8595d90526f1116d811b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCER_CC4E_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0xEFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e5d5f3d039f6966ba6d3a8e92ca41df"></a><!-- doxytag: member="stm32f10x_tim.c::BDTR_MOE_Set" ref="ga2e5d5f3d039f6966ba6d3a8e92ca41df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDTR_MOE_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ebf2c6795809b4c33e65e2ca8e54ef4"></a><!-- doxytag: member="stm32f10x_tim.c::BDTR_MOE_Reset" ref="ga6ebf2c6795809b4c33e65e2ca8e54ef4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDTR_MOE_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x7FFF)</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the TIMx peripheral registers to their default reset values.  <a href="group__TIM__Private__Functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__TimeBaseInitTypeDef.html">TIM_TimeBaseInitTypeDef</a> *TIM_TimeBaseInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeBaseInitStruct.  <a href="group__TIM__Private__Functions.html#ga83fd58c9416802d9638bbe1715c98932"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct.  <a href="group__TIM__Private__Functions.html#gafcdb6ff00158862aef7fed5e7a554a3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct.  <a href="group__TIM__Private__Functions.html#ga2017455121d910d6ff63ac6f219842c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct.  <a href="group__TIM__Private__Functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct.  <a href="group__TIM__Private__Functions.html#ga64571ebbb58cac39a9e760050175f11c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct.  <a href="group__TIM__Private__Functions.html#ga9e6a153dd6552e4e1188eba227316f7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measure an external PWM signal.  <a href="group__TIM__Private__Functions.html#gaa71f9296556310f85628d6c748a06475"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a> (TIM_TypeDef *TIMx, <a class="el" href="structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the: Break feature, dead time, Lock level, the OSSI, the OSSR State and the AOE(automatic output enable).  <a href="group__TIM__Private__Functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a> (<a class="el" href="structTIM__TimeBaseInitTypeDef.html">TIM_TimeBaseInitTypeDef</a> *TIM_TimeBaseInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_TimeBaseInitStruct member with its default value.  <a href="group__TIM__Private__Functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a> (<a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_OCInitStruct member with its default value.  <a href="group__TIM__Private__Functions.html#ga394683c78ae02837882e36014e11643e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a> (<a class="el" href="structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_ICInitStruct member with its default value.  <a href="group__TIM__Private__Functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a> (<a class="el" href="structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_BDTRInitStruct member with its default value.  <a href="group__TIM__Private__Functions.html#gaea0f49938cda8ae0738162194798afc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified TIM peripheral.  <a href="group__TIM__Private__Functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIM peripheral Main Outputs.  <a href="group__TIM__Private__Functions.html#ga3e59ebced2ab8e0b817c460f1670e97d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified TIM interrupts.  <a href="group__TIM__Private__Functions.html#ga70e3d6c09d55ee69002e154c85cd40e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a> (TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx event to be generate by software.  <a href="group__TIM__Private__Functions.html#ga38bd4ffda920dd4f7655a0a2c6100a6e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx’s DMA interface.  <a href="group__TIM__Private__Functions.html#gad7156f84c436c8ac92cd789611826d09"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a> (TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx’s DMA Requests.  <a href="group__TIM__Private__Functions.html#ga24700389cfa3ea9b42234933b23f1399"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx interrnal Clock.  <a href="group__TIM__Private__Functions.html#ga2394f0221709c0659874f9a4184cf86e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Internal Trigger as External Clock.  <a href="group__TIM__Private__Functions.html#gabef227d21d9e121e6a4ec5ab6223f5a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Trigger as External Clock.  <a href="group__TIM__Private__Functions.html#gaf460e7d9c9969044e364130e209937fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the External clock Mode1.  <a href="group__TIM__Private__Functions.html#ga47c05638b93aabcd641dbc8859e1b2df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the External clock Mode2.  <a href="group__TIM__Private__Functions.html#ga0a9cbcbab32326cbbdaf4c111f59ec20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx External Trigger (ETR).  <a href="group__TIM__Private__Functions.html#ga8bdde400b7a30f3e747fe8e4962c0abe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a> (TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Prescaler.  <a href="group__TIM__Private__Functions.html#ga45c6fd9041baf7f64c121e0172f305c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the TIMx Counter Mode to be used.  <a href="group__TIM__Private__Functions.html#ga93941c1db20bf3794f377307df90a67b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a> (TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the Input Trigger source.  <a href="group__TIM__Private__Functions.html#ga4252583c6ae8a73d6fc66f7e951dbc35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Encoder Interface.  <a href="group__TIM__Private__Functions.html#ga0fc7e76c47a3bd1ba1ebc71427832b51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 1 waveform to active or inactive level.  <a href="group__TIM__Private__Functions.html#ga4f58c12e6493a0d8b9555c9097b831d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 2 waveform to active or inactive level.  <a href="group__TIM__Private__Functions.html#ga3d2902b6fbab8dd55cd531055ffcc63d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 3 waveform to active or inactive level.  <a href="group__TIM__Private__Functions.html#ga920b0fb4ca44fceffd1c3e441feebd8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 4 waveform to active or inactive level.  <a href="group__TIM__Private__Functions.html#gaf0a0bbe74251e56d4b835d20b0a3aa63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables TIMx peripheral Preload register on ARR.  <a href="group__TIM__Private__Functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIM peripheral Commutation event.  <a href="group__TIM__Private__Functions.html#gaff2e7f9959b1b36e830df028c14accc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx peripheral Capture Compare DMA source.  <a href="group__TIM__Private__Functions.html#ga5273cb65acb885fe7982827b1c6b7d75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets or Resets the TIM peripheral Capture Compare Preload Control bit.  <a href="group__TIM__Private__Functions.html#ga0a935254e44312b1d78e8684a58db3c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR1.  <a href="group__TIM__Private__Functions.html#ga60e6c29ad8f919bef616cf8e3306dd64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR2.  <a href="group__TIM__Private__Functions.html#ga75b4614c6dd2cd52f2c5becdb6590c10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR3.  <a href="group__TIM__Private__Functions.html#ga8b2391685a519e60e596b7d596f86f09"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR4.  <a href="group__TIM__Private__Functions.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 1 Fast feature.  <a href="group__TIM__Private__Functions.html#gaec82031ca62f31f5483195c09752a83a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 2 Fast feature.  <a href="group__TIM__Private__Functions.html#ga413359c87f46c69f1ffe2dc8fb3a65e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 3 Fast feature.  <a href="group__TIM__Private__Functions.html#gab2f3698e6e56bd9b0a4be7056ba789e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 4 Fast feature.  <a href="group__TIM__Private__Functions.html#ga58279a04e8ea5333f1079d3cce8dde12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF1 signal on an external event.  <a href="group__TIM__Private__Functions.html#ga34e926cd8a99cfcc7480b2d6de5118b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF2 signal on an external event.  <a href="group__TIM__Private__Functions.html#gac474ebc815d24c8a589969e0c68b27b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF3 signal on an external event.  <a href="group__TIM__Private__Functions.html#ga0bd9476a14bd346c319945ec4fa2bc67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF4 signal on an external event.  <a href="group__TIM__Private__Functions.html#gaeee5fa66b26e7c6f71850272dc3028f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 1 polarity.  <a href="group__TIM__Private__Functions.html#ga03878f78163485c8a3508cff2111c297"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Channel 1N polarity.  <a href="group__TIM__Private__Functions.html#ga3cb91578e7dd34ea7d09862482960445"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 2 polarity.  <a href="group__TIM__Private__Functions.html#ga6831cacaac1ef50291af94db94450797"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Channel 2N polarity.  <a href="group__TIM__Private__Functions.html#ga2fa6ea3a89f446b52b4e699272b70cad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 3 polarity.  <a href="group__TIM__Private__Functions.html#ga1ef43b03fe666495e80aac9741ae7ab0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Channel 3N polarity.  <a href="group__TIM__Private__Functions.html#gac710acc5b682e892584fc6f089f61dc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 4 polarity.  <a href="group__TIM__Private__Functions.html#gad678410f7c7244f83daad93ce9d1056e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a> (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel x.  <a href="group__TIM__Private__Functions.html#ga3ecc4647d9ede261beb5e0535cf29ebb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a> (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel xN.  <a href="group__TIM__Private__Functions.html#ga304ff7c8a1615498da749bf2507e9f2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a> (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIM Ouput Compare Mode.  <a href="group__TIM__Private__Functions.html#ga83ea0af5a7c1af521236ce5e4d2c42b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or Disables the TIMx Update event.  <a href="group__TIM__Private__Functions.html#gace2384dd33e849a054f61b8e1fc7e7c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Update Request Interrupt source.  <a href="group__TIM__Private__Functions.html#ga1d7a8f952e209de142499e67a653fc1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx’s Hall sensor interface.  <a href="group__TIM__Private__Functions.html#ga42c2d1025a3937c9d9f38631af86ffa4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a> (TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx’s One Pulse Mode.  <a href="group__TIM__Private__Functions.html#gadd2cca5fac6c1291dc4339098d5c9562"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a> (TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx Trigger Output Mode.  <a href="group__TIM__Private__Functions.html#ga28745aaa549e2067e42c19569209e6c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a> (TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx Slave Mode.  <a href="group__TIM__Private__Functions.html#ga2f19ce1d90990691cf037e419ba08003"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a> (TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets or Resets the TIMx Master/Slave Mode.  <a href="group__TIM__Private__Functions.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaad2c31dc9c551b48f08b96ba49c4aa44">TIM_SetCounter</a> (TIM_TypeDef *TIMx, uint16_t Counter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Counter Register value.  <a href="group__TIM__Private__Functions.html#gaad2c31dc9c551b48f08b96ba49c4aa44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga7880e4c00002d6421f9059a2ed841d5c">TIM_SetAutoreload</a> (TIM_TypeDef *TIMx, uint16_t Autoreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Autoreload Register value.  <a href="group__TIM__Private__Functions.html#ga7880e4c00002d6421f9059a2ed841d5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gab3a6031f187cb8af62eb09a67b4fd2ad">TIM_SetCompare1</a> (TIM_TypeDef *TIMx, uint16_t Compare1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare1 Register value.  <a href="group__TIM__Private__Functions.html#gab3a6031f187cb8af62eb09a67b4fd2ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0175ef4fabade443909002a63d4e9758">TIM_SetCompare2</a> (TIM_TypeDef *TIMx, uint16_t Compare2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare2 Register value.  <a href="group__TIM__Private__Functions.html#ga0175ef4fabade443909002a63d4e9758"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga416df50f4223351e366ae40a4ec163ae">TIM_SetCompare3</a> (TIM_TypeDef *TIMx, uint16_t Compare3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare3 Register value.  <a href="group__TIM__Private__Functions.html#ga416df50f4223351e366ae40a4ec163ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaf428edf474804691d6f587e78c97a082">TIM_SetCompare4</a> (TIM_TypeDef *TIMx, uint16_t Compare4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare4 Register value.  <a href="group__TIM__Private__Functions.html#gaf428edf474804691d6f587e78c97a082"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 1 prescaler.  <a href="group__TIM__Private__Functions.html#gaf0f684dea88e222de9689d8ed0ca8805"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 2 prescaler.  <a href="group__TIM__Private__Functions.html#ga3cc4869b5fe73271808512c89322a325"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 3 prescaler.  <a href="group__TIM__Private__Functions.html#ga76f906383b8132ebe00dffadb70cf7f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 4 prescaler.  <a href="group__TIM__Private__Functions.html#ga0f2c784271356d6b64b8c0da64dbdbc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a> (TIM_TypeDef *TIMx, uint16_t TIM_CKD)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Clock Division value.  <a href="group__TIM__Private__Functions.html#ga20ef804dc32c723662d11ee7da3baab2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga29eb9f7151ceea94c3988539a5ee91cf">TIM_GetCapture1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 1 value.  <a href="group__TIM__Private__Functions.html#ga29eb9f7151ceea94c3988539a5ee91cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad">TIM_GetCapture2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 2 value.  <a href="group__TIM__Private__Functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa">TIM_GetCapture3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 3 value.  <a href="group__TIM__Private__Functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga09049af04c8345849c6f82ccfae242a6">TIM_GetCapture4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 4 value.  <a href="group__TIM__Private__Functions.html#ga09049af04c8345849c6f82ccfae242a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#gab6826b144ae70e206f51ae8af5318a93">TIM_GetCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Counter value.  <a href="group__TIM__Private__Functions.html#gab6826b144ae70e206f51ae8af5318a93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Prescaler value.  <a href="group__TIM__Private__Functions.html#ga427eb6e533480e02a27cd0ca876183d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FlagStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a> (TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified TIM flag is set or not.  <a href="group__TIM__Private__Functions.html#ga0adcbbd5e838ec8642e7a9b80075f41f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a> (TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the TIMx's pending flags.  <a href="group__TIM__Private__Functions.html#ga46568c7b254941dc53e785342d60baf3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ITStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a> (TIM_TypeDef *TIMx, uint16_t TIM_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the TIM interrupt has occurred or not.  <a href="group__TIM__Private__Functions.html#ga0827a0b411707304f76d33050727c24d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Private__Functions.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a> (TIM_TypeDef *TIMx, uint16_t TIM_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the TIMx's interrupt pending bits.  <a href="group__TIM__Private__Functions.html#ga9eb1e95af71ed380f51a2c6d585cc5d6"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file provides all the TIM firmware functions. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V3.2.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>03/01/2010 </dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"/><address style="text-align: right;"><small>Generated on 21 Apr 2010 for STM STDPeriph Library by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
