============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar  3 15:17:22 2023

   Run on =     BR007
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  4.708750s wall, 4.234375s user + 0.156250s system = 4.390625s CPU (93.2%)

RUN-1004 : used memory is 443 MB, reserved memory is 403 MB, peak memory is 474 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in G:/wangjiaqi/Prj/adc_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net eoc_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(84)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(84)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(64)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(66)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(67)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(50)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(52)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(58)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(59)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(69)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(71)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(87)
HDL-8007 ERROR: cannot find port 'clk' on this module in ../Src/top.v(40)
HDL-8007 ERROR: cannot find port 'reset_n' on this module in ../Src/top.v(41)
HDL-8007 ERROR: cannot find port 'uart_txd' on this module in ../Src/top.v(42)
HDL-8007 ERROR: cannot find port 'uart_data' on this module in ../Src/top.v(43)
HDL-8007 ERROR: cannot find port 'tx_en' on this module in ../Src/top.v(44)
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(60)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(71)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(88)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(44)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(60)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(88)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../Core/fifo.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(44)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(60)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(88)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../Core/fifo.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(44)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(60)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(73)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(88)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
