{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675425350423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675425350440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 03 17:25:49 2023 " "Processing started: Fri Feb 03 17:25:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675425350440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1675425350440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off clrsensor -c clrsensor --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off clrsensor -c clrsensor --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1675425350440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1675425350589 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425350733 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425350758 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425350779 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 387 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 387 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1675425350901 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1675425350904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675425350974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425350974 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1675425351476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[0\] " "No output dependent on input pin \"node\[0\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[1\] " "No output dependent on input pin \"node\[1\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[2\] " "No output dependent on input pin \"node\[2\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[3\] " "No output dependent on input pin \"node\[3\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[4\] " "No output dependent on input pin \"node\[4\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[5\] " "No output dependent on input pin \"node\[5\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[6\] " "No output dependent on input pin \"node\[6\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "node\[7\] " "No output dependent on input pin \"node\[7\]\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675425351641 "|clrsensor|node[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1675425351641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3715 " "Implemented 3715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675425351644 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675425351644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3456 " "Implemented 3456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675425351644 ""} { "Info" "ICUT_CUT_TM_RAMS" "177 " "Implemented 177 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675425351644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1675425351644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 11 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675425351928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 03 17:25:51 2023 " "Processing ended: Fri Feb 03 17:25:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675425351928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675425351928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675425351928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1675425351928 ""}
