# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab_4.srcs/sources_1/new/anti_theft_fsm.sv" \
"../../../../lab_4.srcs/sources_1/imports/Downloads/debounce.sv" \
"../../../../lab_4.srcs/sources_1/new/fuel_logic.sv" \
"../../../../lab_4.srcs/sources_1/new/seven_segment.sv" \
"../../../../lab_4.srcs/sources_1/new/time_parameters.sv" \
"../../../../lab_4.srcs/sources_1/imports/Downloads/timer.sv" \
"../../../../lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv" \
"../../../../lab_4.srcs/sim_1/imports/Downloads/top_level_lab4_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
