$comment
	File created using the following command:
		vcd file Lab5.msim.vcd -direction
$end
$date
	Thu Mar 30 00:58:56 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module shiftreg10bit_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " clrb $end
$var wire 1 # l [9] $end
$var wire 1 $ l [8] $end
$var wire 1 % l [7] $end
$var wire 1 & l [6] $end
$var wire 1 ' l [5] $end
$var wire 1 ( l [4] $end
$var wire 1 ) l [3] $end
$var wire 1 * l [2] $end
$var wire 1 + l [1] $end
$var wire 1 , l [0] $end
$var wire 1 - q [9] $end
$var wire 1 . q [8] $end
$var wire 1 / q [7] $end
$var wire 1 0 q [6] $end
$var wire 1 1 q [5] $end
$var wire 1 2 q [4] $end
$var wire 1 3 q [3] $end
$var wire 1 4 q [2] $end
$var wire 1 5 q [1] $end
$var wire 1 6 q [0] $end
$var wire 1 7 s0 $end
$var wire 1 8 s1 $end
$var wire 1 9 sil $end
$var wire 1 : sir $end

$scope module i1 $end
$var wire 1 ; devoe $end
$var wire 1 < devclrn $end
$var wire 1 = devpor $end
$var wire 1 > ww_devoe $end
$var wire 1 ? ww_devclrn $end
$var wire 1 @ ww_devpor $end
$var wire 1 A ww_s0 $end
$var wire 1 B ww_s1 $end
$var wire 1 C ww_sil $end
$var wire 1 D ww_sir $end
$var wire 1 E ww_clk $end
$var wire 1 F ww_clrb $end
$var wire 1 G ww_l [9] $end
$var wire 1 H ww_l [8] $end
$var wire 1 I ww_l [7] $end
$var wire 1 J ww_l [6] $end
$var wire 1 K ww_l [5] $end
$var wire 1 L ww_l [4] $end
$var wire 1 M ww_l [3] $end
$var wire 1 N ww_l [2] $end
$var wire 1 O ww_l [1] $end
$var wire 1 P ww_l [0] $end
$var wire 1 Q ww_q [9] $end
$var wire 1 R ww_q [8] $end
$var wire 1 S ww_q [7] $end
$var wire 1 T ww_q [6] $end
$var wire 1 U ww_q [5] $end
$var wire 1 V ww_q [4] $end
$var wire 1 W ww_q [3] $end
$var wire 1 X ww_q [2] $end
$var wire 1 Y ww_q [1] $end
$var wire 1 Z ww_q [0] $end
$var wire 1 [ \clk~input_o\ $end
$var wire 1 \ \clk~inputCLKENA0_outclk\ $end
$var wire 1 ] \s1~input_o\ $end
$var wire 1 ^ \s0~input_o\ $end
$var wire 1 _ \l[0]~input_o\ $end
$var wire 1 ` \l[1]~input_o\ $end
$var wire 1 a \l[4]~input_o\ $end
$var wire 1 b \l[5]~input_o\ $end
$var wire 1 c \l[7]~input_o\ $end
$var wire 1 d \l[8]~input_o\ $end
$var wire 1 e \sir~input_o\ $end
$var wire 1 f \l[9]~input_o\ $end
$var wire 1 g \Mux0~0_combout\ $end
$var wire 1 h \clrb~input_o\ $end
$var wire 1 i \regval[0]~0_combout\ $end
$var wire 1 j \Mux1~0_combout\ $end
$var wire 1 k \Mux2~0_combout\ $end
$var wire 1 l \l[6]~input_o\ $end
$var wire 1 m \Mux3~0_combout\ $end
$var wire 1 n \Mux4~0_combout\ $end
$var wire 1 o \Mux5~0_combout\ $end
$var wire 1 p \l[3]~input_o\ $end
$var wire 1 q \Mux6~0_combout\ $end
$var wire 1 r \l[2]~input_o\ $end
$var wire 1 s \Mux7~0_combout\ $end
$var wire 1 t \Mux8~0_combout\ $end
$var wire 1 u \sil~input_o\ $end
$var wire 1 v \Mux9~0_combout\ $end
$var wire 1 w regval [9] $end
$var wire 1 x regval [8] $end
$var wire 1 y regval [7] $end
$var wire 1 z regval [6] $end
$var wire 1 { regval [5] $end
$var wire 1 | regval [4] $end
$var wire 1 } regval [3] $end
$var wire 1 ~ regval [2] $end
$var wire 1 !! regval [1] $end
$var wire 1 "! regval [0] $end
$var wire 1 #! ALT_INV_regval [9] $end
$var wire 1 $! ALT_INV_regval [8] $end
$var wire 1 %! ALT_INV_regval [7] $end
$var wire 1 &! ALT_INV_regval [6] $end
$var wire 1 '! ALT_INV_regval [5] $end
$var wire 1 (! ALT_INV_regval [4] $end
$var wire 1 )! ALT_INV_regval [3] $end
$var wire 1 *! ALT_INV_regval [2] $end
$var wire 1 +! ALT_INV_regval [1] $end
$var wire 1 ,! ALT_INV_regval [0] $end
$var wire 1 -! \ALT_INV_s1~input_o\ $end
$var wire 1 .! \ALT_INV_sil~input_o\ $end
$var wire 1 /! \ALT_INV_l[0]~input_o\ $end
$var wire 1 0! \ALT_INV_s0~input_o\ $end
$var wire 1 1! \ALT_INV_l[1]~input_o\ $end
$var wire 1 2! \ALT_INV_l[2]~input_o\ $end
$var wire 1 3! \ALT_INV_l[3]~input_o\ $end
$var wire 1 4! \ALT_INV_l[4]~input_o\ $end
$var wire 1 5! \ALT_INV_l[6]~input_o\ $end
$var wire 1 6! \ALT_INV_l[5]~input_o\ $end
$var wire 1 7! \ALT_INV_l[7]~input_o\ $end
$var wire 1 8! \ALT_INV_l[8]~input_o\ $end
$var wire 1 9! \ALT_INV_sir~input_o\ $end
$var wire 1 :! \ALT_INV_l[9]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
07
08
09
0:
1;
1<
1=
1>
1?
1@
0A
0B
0C
0D
0E
0F
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1-!
1.!
0/!
10!
11!
12!
13!
14!
15!
16!
17!
18!
19!
1:!
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
0-
0.
0/
00
01
02
03
04
05
06
$end
#10000
1!
1E
1[
1\
#20000
0!
0E
0[
0\
#25000
17
1A
1^
00!
1i
#30000
1!
1E
1[
1\
#40000
0!
0E
0[
0\
#50000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#60000
0!
0E
0[
0\
#70000
1!
1E
1[
1\
#75000
17
1A
1^
00!
1v
#80000
0!
0E
0[
0\
#90000
1!
1E
1[
1\
#100000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#110000
1!
1E
1[
1\
#120000
0!
0E
0[
0\
#125000
17
1A
1^
00!
1i
#130000
1!
1E
1[
1\
#140000
0!
0E
0[
0\
#150000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#160000
0!
0E
0[
0\
#170000
1!
1E
1[
1\
#175000
17
1A
1^
00!
1v
#180000
0!
0E
0[
0\
#190000
1!
1E
1[
1\
#200000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#210000
1!
1E
1[
1\
#220000
0!
0E
0[
0\
#225000
17
1A
1^
00!
1i
#230000
1!
1E
1[
1\
#240000
0!
0E
0[
0\
#250000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#260000
0!
0E
0[
0\
#270000
1!
1E
1[
1\
#275000
17
1A
1^
00!
1v
#280000
0!
0E
0[
0\
#290000
1!
1E
1[
1\
#300000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#310000
1!
1E
1[
1\
#320000
0!
0E
0[
0\
#325000
17
1A
1^
00!
1i
#330000
1!
1E
1[
1\
#340000
0!
0E
0[
0\
#350000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#360000
0!
0E
0[
0\
#370000
1!
1E
1[
1\
#375000
17
1A
1^
00!
1v
#380000
0!
0E
0[
0\
#390000
1!
1E
1[
1\
#400000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#410000
1!
1E
1[
1\
#420000
0!
0E
0[
0\
#425000
17
1A
1^
00!
1i
#430000
1!
1E
1[
1\
#440000
0!
0E
0[
0\
#450000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#460000
0!
0E
0[
0\
#470000
1!
1E
1[
1\
#475000
17
1A
1^
00!
1v
#480000
0!
0E
0[
0\
#490000
1!
1E
1[
1\
#500000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#510000
1!
1E
1[
1\
#520000
0!
0E
0[
0\
#525000
17
1A
1^
00!
1i
#530000
1!
1E
1[
1\
#540000
0!
0E
0[
0\
#550000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#560000
0!
0E
0[
0\
#570000
1!
1E
1[
1\
#575000
17
1A
1^
00!
1v
#580000
0!
0E
0[
0\
#590000
1!
1E
1[
1\
#600000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#610000
1!
1E
1[
1\
#620000
0!
0E
0[
0\
#625000
17
1A
1^
00!
1i
#630000
1!
1E
1[
1\
#640000
0!
0E
0[
0\
#650000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#660000
0!
0E
0[
0\
#670000
1!
1E
1[
1\
#675000
17
1A
1^
00!
1v
#680000
0!
0E
0[
0\
#690000
1!
1E
1[
1\
#700000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#710000
1!
1E
1[
1\
#720000
0!
0E
0[
0\
#725000
17
1A
1^
00!
1i
#730000
1!
1E
1[
1\
#740000
0!
0E
0[
0\
#750000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#760000
0!
0E
0[
0\
#770000
1!
1E
1[
1\
#775000
17
1A
1^
00!
1v
#780000
0!
0E
0[
0\
#790000
1!
1E
1[
1\
#800000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#810000
1!
1E
1[
1\
#820000
0!
0E
0[
0\
#825000
17
1A
1^
00!
1i
#830000
1!
1E
1[
1\
#840000
0!
0E
0[
0\
#850000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#860000
0!
0E
0[
0\
#870000
1!
1E
1[
1\
#875000
17
1A
1^
00!
1v
#880000
0!
0E
0[
0\
#890000
1!
1E
1[
1\
#900000
0!
07
08
0E
0A
0B
0]
0^
0[
0\
1-!
10!
0i
0v
#910000
1!
1E
1[
1\
#920000
0!
0E
0[
0\
#925000
17
1A
1^
00!
1i
#930000
1!
1E
1[
1\
#940000
0!
0E
0[
0\
#950000
1!
07
18
1E
0A
1B
1]
0^
1[
1\
0-!
10!
#960000
0!
0E
0[
0\
#970000
1!
1E
1[
1\
#975000
17
1A
1^
00!
1v
#980000
0!
0E
0[
0\
#990000
1!
1E
1[
1\
#1000000
