Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Nov  7 16:38:40 2025
| Host         : ubuntu running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   477 |
|    Minimum number of control sets                        |   477 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1276 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   477 |
| >= 0 to < 4        |   131 |
| >= 4 to < 6        |    46 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     6 |
| >= 16              |   247 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5721 |         1337 |
| No           | No                    | Yes                    |             493 |          181 |
| No           | Yes                   | No                     |            2179 |          709 |
| Yes          | No                    | No                     |            4158 |         1054 |
| Yes          | No                    | Yes                    |             994 |          297 |
| Yes          | Yes                   | No                     |            1171 |          345 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/FSK_DM_0/inst/phase_differentiator_inst/rst_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/comb/gen_split_accum[0].gen_sum_struct.addsub                                                                                                                                 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/reset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[6]_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/comb/gen_split_accum[0].gen_sum_struct.addsub                                                                                                                                 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/reset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[4]_i_1_n_0                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[6]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]_0                                                                      | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                                                                    | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/op_rate_cnt[4]_i_1_n_0                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                                                                    | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/op_rate_cnt[4]_i_1_n_0                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]_0                                                                      | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_7                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/sample_clk                                                                                                                                                                                         | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_1[0]                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                                                                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_1[0]                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                       | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                   |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             11 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/data_select_0/inst/DAC_data[15]_i_1_n_0                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/E[0]                                                                                                                                                                                               | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/E[0]                                                                                                                                                                                               | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/E[0]                                                                                                                                                                                               | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                8 |             13 |         1.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_1[0]                                                                                                                                                                       | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29]                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                              | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/reset                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ctrl/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29]                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ASK_DM_0/inst/cordic_ask_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/E[0]                                                                                                                                         | design_1_i/ASK_DM_0/inst/cordic_ask_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29]                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/FSM_onehot_state_reg[2][0]                                                                                                                                                                         | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/m_axis_data_tvalid                                                                                                                                                            | design_1_i/IQ_DDC_0/inst/r_out_i[15]_i_1_n_0                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/final_period_cnt[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/sample_clk_d1_reg_1[0]                                                                                                                                                                             | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/FSM_onehot_state_reg[2][0]                                                                                                                                                                         | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/sample_clk                                                                                                                                                                                         | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_1[0]                                                                                                                                                                       | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                       | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/cordic_atan4_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/m_axis_data_tvalid                                                                                                                                                            | design_1_i/IQ_DDC_0/inst/r_out_i[15]_i_1_n_0                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                              | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/reset                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/final_period_cnt[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/sample_clk                                                                                                                                                                                         | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/sample_clk_d1_reg_1[0]                                                                                                                                                                             | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/FSM_onehot_state_reg[2][0]                                                                                                                                                                         | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                       | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_1[0]                                                                                                                                                                       | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/final_period_cnt[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/sample_clk_d1_reg_1[0]                                                                                                                                                                             | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ADC_3PA1030_0/inst/r_data_out_q[15]_i_2_n_0                                                                                                                                                                                  |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                     |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                     |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                9 |             23 |         2.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/IQ_DDC_0/inst/r_out_i[15]_i_1_n_0                                                                                                                                                                                            |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/s_axis_data_tready                                                                                                                                                            | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/reset                                                                                                                                                                                    |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/s_axis_data_tready                                                                                                                                                            | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/reset                                                                                                                                                                                    |               20 |             31 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_54[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_61[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_60[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_59[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_58[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_57[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_56[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_55[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_62[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_72[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_53[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_52[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_51[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_50[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_49[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_71[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_70[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_63[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_64[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_65[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_66[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_67[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_68[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_69[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_70[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_71[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_49[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_50[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_51[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_52[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_53[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_62[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ask_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_fsk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_psk_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_63[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_56[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_61[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_60[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_59[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_58[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_64[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_65[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_66[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_67[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_68[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_69[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_61[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_51[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_52[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_53[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_72[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_54[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_55[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_56[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_57[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_58[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_59[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_52[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_60[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_51[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_50[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_62[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_63[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_72[6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_50[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_64[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_49[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_71[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_65[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_70[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_69[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_68[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_67[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_66[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_55[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_54[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_55[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_56[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_57[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_58[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_59[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_60[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_61[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_62[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_63[6]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_57[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_49[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_64[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_71[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_70[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_69[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_68[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_67[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_66[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_65[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_53[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_72[6]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_54[6]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29]                                                                                              |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/phase_unwrap_inst/E[0]                                                                                                                                                                                                          | design_1_i/FSK_DM_0/inst/phase_differentiator_inst/rst_n_0                                                                                                                                                                              |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/cordic_atan4_inst/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                     | design_1_i/FSK_DM_0/inst/phase_differentiator_inst/rst_n_0                                                                                                                                                                              |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/DAC_904_0/inst/p_0_in                                                                                                                                                                                                        |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                    |                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                            | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/reset                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                            | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/reset                                                                                                                                                                                    |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               19 |             46 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               17 |             47 |         2.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_psk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |               14 |             48 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_fsk_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |               16 |             48 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_ask_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |               16 |             48 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_2[0]                                                                                                                                                                       | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |               19 |             74 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_2[0]                                                                                                                                                                       | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |               20 |             74 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/FSM_onehot_state_reg[1]_2[0]                                                                                                                                                                       | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |               18 |             74 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                            |                                                                                                                                                                                                                                         |                5 |             78 |        15.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                            |                                                                                                                                                                                                                                         |                5 |             78 |        15.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_PSK/inst/FSM_onehot_state_reg_n_0_[2]                                                                                                                                                                                        | design_1_i/waveform_measure_PSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |               30 |             87 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/PSK_DM_0/inst/costas_loop_inst/rst_n_0                                                                                                                                                                                       |               45 |             94 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_FSK/inst/FSM_onehot_state_reg_n_0_[2]                                                                                                                                                                                        | design_1_i/waveform_measure_FSK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |               37 |             96 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/waveform_measure_ASK/inst/FSM_onehot_state_reg_n_0_[2]                                                                                                                                                                                        | design_1_i/waveform_measure_ASK/inst/clk_divider_inst/rst_n_0                                                                                                                                                                           |               44 |             96 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               30 |            103 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/IQ_DDC_0/inst/cic_inst_i/U0/i_synth/reset                                                                                                                                                                                    |               57 |            164 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/IQ_DDC_0/inst/cic_inst_q/U0/i_synth/reset                                                                                                                                                                                    |               66 |            164 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                          |                                                                                                                                                                                                                                         |              145 |            432 |         2.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                                           |                                                                                                                                                                                                                                         |              127 |            432 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                          |                                                                                                                                                                                                                                         |              100 |            432 |         4.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                                           |                                                                                                                                                                                                                                         |              150 |            432 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          | design_1_i/ASK_DM_0/inst/cordic_ask_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                                                                                                                                      |              219 |            885 |         4.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1320 |           7648 |         5.79 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


