#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000242c08a6940 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000242c08ec0d0_0 .net "PC", 31 0, v00000242c08e5390_0;  1 drivers
v00000242c08ec490_0 .var "clk", 0 0;
v00000242c08ed4d0_0 .net "clkout", 0 0, L_00000242c08e7300;  1 drivers
v00000242c08ecdf0_0 .net "cycles_consumed", 31 0, v00000242c08eb950_0;  1 drivers
v00000242c08ec3f0_0 .var "rst", 0 0;
S_00000242c08a6c60 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000242c08a6940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000242c08b9e70 .param/l "RType" 0 4 2, C4<000000>;
P_00000242c08b9ea8 .param/l "add" 0 4 5, C4<100000>;
P_00000242c08b9ee0 .param/l "addi" 0 4 8, C4<001000>;
P_00000242c08b9f18 .param/l "addu" 0 4 5, C4<100001>;
P_00000242c08b9f50 .param/l "and_" 0 4 5, C4<100100>;
P_00000242c08b9f88 .param/l "andi" 0 4 8, C4<001100>;
P_00000242c08b9fc0 .param/l "beq" 0 4 10, C4<000100>;
P_00000242c08b9ff8 .param/l "bne" 0 4 10, C4<000101>;
P_00000242c08ba030 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000242c08ba068 .param/l "j" 0 4 12, C4<000010>;
P_00000242c08ba0a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000242c08ba0d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000242c08ba110 .param/l "lw" 0 4 8, C4<100011>;
P_00000242c08ba148 .param/l "nor_" 0 4 5, C4<100111>;
P_00000242c08ba180 .param/l "or_" 0 4 5, C4<100101>;
P_00000242c08ba1b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000242c08ba1f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000242c08ba228 .param/l "sll" 0 4 6, C4<000000>;
P_00000242c08ba260 .param/l "slt" 0 4 5, C4<101010>;
P_00000242c08ba298 .param/l "slti" 0 4 8, C4<101010>;
P_00000242c08ba2d0 .param/l "srl" 0 4 6, C4<000010>;
P_00000242c08ba308 .param/l "sub" 0 4 5, C4<100010>;
P_00000242c08ba340 .param/l "subu" 0 4 5, C4<100011>;
P_00000242c08ba378 .param/l "sw" 0 4 8, C4<101011>;
P_00000242c08ba3b0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000242c08ba3e8 .param/l "xori" 0 4 8, C4<001110>;
L_00000242c08e7680 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6ce0 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6b90 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6c70 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6b20 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6880 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6ff0 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e6d50 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e7300 .functor OR 1, v00000242c08ec490_0, v00000242c08aec30_0, C4<0>, C4<0>;
L_00000242c08e6c00 .functor OR 1, L_00000242c096fd30, L_00000242c096eed0, C4<0>, C4<0>;
L_00000242c08e6e30 .functor AND 1, L_00000242c096e750, L_00000242c096fe70, C4<1>, C4<1>;
L_00000242c08e76f0 .functor NOT 1, v00000242c08ec3f0_0, C4<0>, C4<0>, C4<0>;
L_00000242c08e73e0 .functor OR 1, L_00000242c096f510, L_00000242c096e890, C4<0>, C4<0>;
L_00000242c08e6ea0 .functor OR 1, L_00000242c08e73e0, L_00000242c096ebb0, C4<0>, C4<0>;
L_00000242c08e7450 .functor OR 1, L_00000242c096f290, L_00000242c09810d0, C4<0>, C4<0>;
L_00000242c08e6a40 .functor AND 1, L_00000242c096f150, L_00000242c08e7450, C4<1>, C4<1>;
L_00000242c08e6f10 .functor OR 1, L_00000242c0981df0, L_00000242c0980ef0, C4<0>, C4<0>;
L_00000242c08e74c0 .functor AND 1, L_00000242c0981d50, L_00000242c08e6f10, C4<1>, C4<1>;
L_00000242c08e68f0 .functor NOT 1, L_00000242c08e7300, C4<0>, C4<0>, C4<0>;
v00000242c08e4ad0_0 .net "ALUOp", 3 0, v00000242c08aea50_0;  1 drivers
v00000242c08e4e90_0 .net "ALUResult", 31 0, v00000242c08e47b0_0;  1 drivers
v00000242c08e4f30_0 .net "ALUSrc", 0 0, v00000242c08aeaf0_0;  1 drivers
v00000242c08e7930_0 .net "ALUin2", 31 0, L_00000242c09815d0;  1 drivers
v00000242c08e79d0_0 .net "MemReadEn", 0 0, v00000242c08aeeb0_0;  1 drivers
v00000242c08e83d0_0 .net "MemWriteEn", 0 0, v00000242c08ade70_0;  1 drivers
v00000242c08e8ab0_0 .net "MemtoReg", 0 0, v00000242c08ae730_0;  1 drivers
v00000242c08e8f10_0 .net "PC", 31 0, v00000242c08e5390_0;  alias, 1 drivers
v00000242c08e8790_0 .net "PCPlus1", 31 0, L_00000242c096f3d0;  1 drivers
v00000242c08e7a70_0 .net "PCsrc", 0 0, v00000242c08e6150_0;  1 drivers
v00000242c08e9190_0 .net "RegDst", 0 0, v00000242c08aef50_0;  1 drivers
v00000242c08e9230_0 .net "RegWriteEn", 0 0, v00000242c08adf10_0;  1 drivers
v00000242c08e8010_0 .net "WriteRegister", 4 0, L_00000242c096e610;  1 drivers
v00000242c08e9370_0 .net *"_ivl_0", 0 0, L_00000242c08e7680;  1 drivers
L_00000242c09220f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242c08e95f0_0 .net/2u *"_ivl_10", 4 0, L_00000242c09220f0;  1 drivers
L_00000242c09224e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e9550_0 .net *"_ivl_101", 15 0, L_00000242c09224e0;  1 drivers
v00000242c08e9730_0 .net *"_ivl_102", 31 0, L_00000242c096fc90;  1 drivers
L_00000242c0922528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e8a10_0 .net *"_ivl_105", 25 0, L_00000242c0922528;  1 drivers
L_00000242c0922570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e9410_0 .net/2u *"_ivl_106", 31 0, L_00000242c0922570;  1 drivers
v00000242c08e7890_0 .net *"_ivl_108", 0 0, L_00000242c096e750;  1 drivers
L_00000242c09225b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000242c08e8d30_0 .net/2u *"_ivl_110", 5 0, L_00000242c09225b8;  1 drivers
v00000242c08e92d0_0 .net *"_ivl_112", 0 0, L_00000242c096fe70;  1 drivers
v00000242c08e94b0_0 .net *"_ivl_115", 0 0, L_00000242c08e6e30;  1 drivers
v00000242c08e7e30_0 .net *"_ivl_116", 47 0, L_00000242c096ec50;  1 drivers
L_00000242c0922600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e81f0_0 .net *"_ivl_119", 15 0, L_00000242c0922600;  1 drivers
L_00000242c0922138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000242c08e7d90_0 .net/2u *"_ivl_12", 5 0, L_00000242c0922138;  1 drivers
v00000242c08e88d0_0 .net *"_ivl_120", 47 0, L_00000242c096e110;  1 drivers
L_00000242c0922648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e8470_0 .net *"_ivl_123", 15 0, L_00000242c0922648;  1 drivers
v00000242c08e8dd0_0 .net *"_ivl_125", 0 0, L_00000242c096eb10;  1 drivers
v00000242c08e7bb0_0 .net *"_ivl_126", 31 0, L_00000242c096fa10;  1 drivers
v00000242c08e8bf0_0 .net *"_ivl_128", 47 0, L_00000242c096e7f0;  1 drivers
v00000242c08e8290_0 .net *"_ivl_130", 47 0, L_00000242c096e1b0;  1 drivers
v00000242c08e7b10_0 .net *"_ivl_132", 47 0, L_00000242c096fab0;  1 drivers
v00000242c08e8b50_0 .net *"_ivl_134", 47 0, L_00000242c096e250;  1 drivers
v00000242c08e8fb0_0 .net *"_ivl_14", 0 0, L_00000242c08ec850;  1 drivers
v00000242c08e8510_0 .net *"_ivl_140", 0 0, L_00000242c08e76f0;  1 drivers
L_00000242c09226d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e8c90_0 .net/2u *"_ivl_142", 31 0, L_00000242c09226d8;  1 drivers
L_00000242c09227b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000242c08e7c50_0 .net/2u *"_ivl_146", 5 0, L_00000242c09227b0;  1 drivers
v00000242c08e7cf0_0 .net *"_ivl_148", 0 0, L_00000242c096f510;  1 drivers
L_00000242c09227f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000242c08e9050_0 .net/2u *"_ivl_150", 5 0, L_00000242c09227f8;  1 drivers
v00000242c08e8330_0 .net *"_ivl_152", 0 0, L_00000242c096e890;  1 drivers
v00000242c08e9690_0 .net *"_ivl_155", 0 0, L_00000242c08e73e0;  1 drivers
L_00000242c0922840 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000242c08e8970_0 .net/2u *"_ivl_156", 5 0, L_00000242c0922840;  1 drivers
v00000242c08e8e70_0 .net *"_ivl_158", 0 0, L_00000242c096ebb0;  1 drivers
L_00000242c0922180 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000242c08e90f0_0 .net/2u *"_ivl_16", 4 0, L_00000242c0922180;  1 drivers
v00000242c08e7ed0_0 .net *"_ivl_161", 0 0, L_00000242c08e6ea0;  1 drivers
L_00000242c0922888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e7f70_0 .net/2u *"_ivl_162", 15 0, L_00000242c0922888;  1 drivers
v00000242c08e80b0_0 .net *"_ivl_164", 31 0, L_00000242c096ecf0;  1 drivers
v00000242c08e8150_0 .net *"_ivl_167", 0 0, L_00000242c096ed90;  1 drivers
v00000242c08e85b0_0 .net *"_ivl_168", 15 0, L_00000242c096f650;  1 drivers
v00000242c08e8650_0 .net *"_ivl_170", 31 0, L_00000242c096ee30;  1 drivers
v00000242c08e86f0_0 .net *"_ivl_174", 31 0, L_00000242c096f0b0;  1 drivers
L_00000242c09228d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e8830_0 .net *"_ivl_177", 25 0, L_00000242c09228d0;  1 drivers
L_00000242c0922918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08ea020_0 .net/2u *"_ivl_178", 31 0, L_00000242c0922918;  1 drivers
v00000242c08eb4c0_0 .net *"_ivl_180", 0 0, L_00000242c096f150;  1 drivers
L_00000242c0922960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000242c08eb560_0 .net/2u *"_ivl_182", 5 0, L_00000242c0922960;  1 drivers
v00000242c08ea160_0 .net *"_ivl_184", 0 0, L_00000242c096f290;  1 drivers
L_00000242c09229a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000242c08e9da0_0 .net/2u *"_ivl_186", 5 0, L_00000242c09229a8;  1 drivers
v00000242c08eafc0_0 .net *"_ivl_188", 0 0, L_00000242c09810d0;  1 drivers
v00000242c08ea840_0 .net *"_ivl_19", 4 0, L_00000242c08ebdb0;  1 drivers
v00000242c08e9a80_0 .net *"_ivl_191", 0 0, L_00000242c08e7450;  1 drivers
v00000242c08ea3e0_0 .net *"_ivl_193", 0 0, L_00000242c08e6a40;  1 drivers
L_00000242c09229f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000242c08eb420_0 .net/2u *"_ivl_194", 5 0, L_00000242c09229f0;  1 drivers
v00000242c08ea200_0 .net *"_ivl_196", 0 0, L_00000242c0981710;  1 drivers
L_00000242c0922a38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000242c08e9b20_0 .net/2u *"_ivl_198", 31 0, L_00000242c0922a38;  1 drivers
L_00000242c09220a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000242c08eb060_0 .net/2u *"_ivl_2", 5 0, L_00000242c09220a8;  1 drivers
v00000242c08eaa20_0 .net *"_ivl_20", 4 0, L_00000242c08ec8f0;  1 drivers
v00000242c08ea2a0_0 .net *"_ivl_200", 31 0, L_00000242c0980f90;  1 drivers
v00000242c08eae80_0 .net *"_ivl_204", 31 0, L_00000242c09806d0;  1 drivers
L_00000242c0922a80 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08eb2e0_0 .net *"_ivl_207", 25 0, L_00000242c0922a80;  1 drivers
L_00000242c0922ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08ea340_0 .net/2u *"_ivl_208", 31 0, L_00000242c0922ac8;  1 drivers
v00000242c08eaca0_0 .net *"_ivl_210", 0 0, L_00000242c0981d50;  1 drivers
L_00000242c0922b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e9e40_0 .net/2u *"_ivl_212", 5 0, L_00000242c0922b10;  1 drivers
v00000242c08ea0c0_0 .net *"_ivl_214", 0 0, L_00000242c0981df0;  1 drivers
L_00000242c0922b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000242c08ea8e0_0 .net/2u *"_ivl_216", 5 0, L_00000242c0922b58;  1 drivers
v00000242c08ea7a0_0 .net *"_ivl_218", 0 0, L_00000242c0980ef0;  1 drivers
v00000242c08eb740_0 .net *"_ivl_221", 0 0, L_00000242c08e6f10;  1 drivers
v00000242c08e9bc0_0 .net *"_ivl_223", 0 0, L_00000242c08e74c0;  1 drivers
L_00000242c0922ba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000242c08ea480_0 .net/2u *"_ivl_224", 5 0, L_00000242c0922ba0;  1 drivers
v00000242c08eb240_0 .net *"_ivl_226", 0 0, L_00000242c0981cb0;  1 drivers
v00000242c08e9f80_0 .net *"_ivl_228", 31 0, L_00000242c0980770;  1 drivers
v00000242c08eade0_0 .net *"_ivl_24", 0 0, L_00000242c08e6b90;  1 drivers
L_00000242c09221c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242c08e98a0_0 .net/2u *"_ivl_26", 4 0, L_00000242c09221c8;  1 drivers
v00000242c08eaf20_0 .net *"_ivl_29", 4 0, L_00000242c08ebe50;  1 drivers
v00000242c08ea520_0 .net *"_ivl_32", 0 0, L_00000242c08e6c70;  1 drivers
L_00000242c0922210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242c08ea980_0 .net/2u *"_ivl_34", 4 0, L_00000242c0922210;  1 drivers
v00000242c08eb100_0 .net *"_ivl_37", 4 0, L_00000242c08ed250;  1 drivers
v00000242c08eaac0_0 .net *"_ivl_40", 0 0, L_00000242c08e6b20;  1 drivers
L_00000242c0922258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e9c60_0 .net/2u *"_ivl_42", 15 0, L_00000242c0922258;  1 drivers
v00000242c08eac00_0 .net *"_ivl_45", 15 0, L_00000242c096f1f0;  1 drivers
v00000242c08eb1a0_0 .net *"_ivl_48", 0 0, L_00000242c08e6880;  1 drivers
v00000242c08ea660_0 .net *"_ivl_5", 5 0, L_00000242c08ed750;  1 drivers
L_00000242c09222a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e99e0_0 .net/2u *"_ivl_50", 36 0, L_00000242c09222a0;  1 drivers
L_00000242c09222e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08ea5c0_0 .net/2u *"_ivl_52", 31 0, L_00000242c09222e8;  1 drivers
v00000242c08ea700_0 .net *"_ivl_55", 4 0, L_00000242c096fb50;  1 drivers
v00000242c08eab60_0 .net *"_ivl_56", 36 0, L_00000242c096f790;  1 drivers
v00000242c08eb380_0 .net *"_ivl_58", 36 0, L_00000242c096f330;  1 drivers
v00000242c08ead40_0 .net *"_ivl_62", 0 0, L_00000242c08e6ff0;  1 drivers
L_00000242c0922330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000242c08eb600_0 .net/2u *"_ivl_64", 5 0, L_00000242c0922330;  1 drivers
v00000242c08eb6a0_0 .net *"_ivl_67", 5 0, L_00000242c096f8d0;  1 drivers
v00000242c08e9940_0 .net *"_ivl_70", 0 0, L_00000242c08e6d50;  1 drivers
L_00000242c0922378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e9d00_0 .net/2u *"_ivl_72", 57 0, L_00000242c0922378;  1 drivers
L_00000242c09223c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e9ee0_0 .net/2u *"_ivl_74", 31 0, L_00000242c09223c0;  1 drivers
v00000242c08ebd10_0 .net *"_ivl_77", 25 0, L_00000242c096ea70;  1 drivers
v00000242c08ec7b0_0 .net *"_ivl_78", 57 0, L_00000242c096f970;  1 drivers
v00000242c08ec170_0 .net *"_ivl_8", 0 0, L_00000242c08e6ce0;  1 drivers
v00000242c08ed430_0 .net *"_ivl_80", 57 0, L_00000242c096ef70;  1 drivers
L_00000242c0922408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000242c08ece90_0 .net/2u *"_ivl_84", 31 0, L_00000242c0922408;  1 drivers
L_00000242c0922450 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000242c08ec530_0 .net/2u *"_ivl_88", 5 0, L_00000242c0922450;  1 drivers
v00000242c08ecf30_0 .net *"_ivl_90", 0 0, L_00000242c096fd30;  1 drivers
L_00000242c0922498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000242c08ebbd0_0 .net/2u *"_ivl_92", 5 0, L_00000242c0922498;  1 drivers
v00000242c08ebf90_0 .net *"_ivl_94", 0 0, L_00000242c096eed0;  1 drivers
v00000242c08ec210_0 .net *"_ivl_97", 0 0, L_00000242c08e6c00;  1 drivers
v00000242c08ecc10_0 .net *"_ivl_98", 47 0, L_00000242c096fdd0;  1 drivers
v00000242c08ed2f0_0 .net "adderResult", 31 0, L_00000242c096e4d0;  1 drivers
v00000242c08ec2b0_0 .net "address", 31 0, L_00000242c096f5b0;  1 drivers
v00000242c08ebef0_0 .net "clk", 0 0, L_00000242c08e7300;  alias, 1 drivers
v00000242c08eb950_0 .var "cycles_consumed", 31 0;
v00000242c08ec990_0 .net "extImm", 31 0, L_00000242c096f010;  1 drivers
v00000242c08ec030_0 .net "funct", 5 0, L_00000242c096e430;  1 drivers
v00000242c08ed6b0_0 .net "hlt", 0 0, v00000242c08aec30_0;  1 drivers
v00000242c08ecfd0_0 .net "imm", 15 0, L_00000242c096f6f0;  1 drivers
v00000242c08ebb30_0 .net "immediate", 31 0, L_00000242c0980630;  1 drivers
v00000242c08ecad0_0 .net "input_clk", 0 0, v00000242c08ec490_0;  1 drivers
v00000242c08ed610_0 .net "instruction", 31 0, L_00000242c096ff10;  1 drivers
v00000242c08ec350_0 .net "memoryReadData", 31 0, v00000242c08e5930_0;  1 drivers
v00000242c08ebc70_0 .net "nextPC", 31 0, L_00000242c096e9d0;  1 drivers
v00000242c08ec710_0 .net "opcode", 5 0, L_00000242c08ed110;  1 drivers
v00000242c08ed390_0 .net "rd", 4 0, L_00000242c08ed1b0;  1 drivers
v00000242c08ec5d0_0 .net "readData1", 31 0, L_00000242c08e69d0;  1 drivers
v00000242c08eb9f0_0 .net "readData1_w", 31 0, L_00000242c09803b0;  1 drivers
v00000242c08ec670_0 .net "readData2", 31 0, L_00000242c08e7760;  1 drivers
v00000242c08ed070_0 .net "rs", 4 0, L_00000242c08eca30;  1 drivers
v00000242c08ed570_0 .net "rst", 0 0, v00000242c08ec3f0_0;  1 drivers
v00000242c08ecb70_0 .net "rt", 4 0, L_00000242c096fbf0;  1 drivers
v00000242c08eb8b0_0 .net "shamt", 31 0, L_00000242c096f830;  1 drivers
v00000242c08eba90_0 .net "wire_instruction", 31 0, L_00000242c08e71b0;  1 drivers
v00000242c08ecd50_0 .net "writeData", 31 0, L_00000242c0980bd0;  1 drivers
v00000242c08eccb0_0 .net "zero", 0 0, L_00000242c09809f0;  1 drivers
L_00000242c08ed750 .part L_00000242c096ff10, 26, 6;
L_00000242c08ed110 .functor MUXZ 6, L_00000242c08ed750, L_00000242c09220a8, L_00000242c08e7680, C4<>;
L_00000242c08ec850 .cmp/eq 6, L_00000242c08ed110, L_00000242c0922138;
L_00000242c08ebdb0 .part L_00000242c096ff10, 11, 5;
L_00000242c08ec8f0 .functor MUXZ 5, L_00000242c08ebdb0, L_00000242c0922180, L_00000242c08ec850, C4<>;
L_00000242c08ed1b0 .functor MUXZ 5, L_00000242c08ec8f0, L_00000242c09220f0, L_00000242c08e6ce0, C4<>;
L_00000242c08ebe50 .part L_00000242c096ff10, 21, 5;
L_00000242c08eca30 .functor MUXZ 5, L_00000242c08ebe50, L_00000242c09221c8, L_00000242c08e6b90, C4<>;
L_00000242c08ed250 .part L_00000242c096ff10, 16, 5;
L_00000242c096fbf0 .functor MUXZ 5, L_00000242c08ed250, L_00000242c0922210, L_00000242c08e6c70, C4<>;
L_00000242c096f1f0 .part L_00000242c096ff10, 0, 16;
L_00000242c096f6f0 .functor MUXZ 16, L_00000242c096f1f0, L_00000242c0922258, L_00000242c08e6b20, C4<>;
L_00000242c096fb50 .part L_00000242c096ff10, 6, 5;
L_00000242c096f790 .concat [ 5 32 0 0], L_00000242c096fb50, L_00000242c09222e8;
L_00000242c096f330 .functor MUXZ 37, L_00000242c096f790, L_00000242c09222a0, L_00000242c08e6880, C4<>;
L_00000242c096f830 .part L_00000242c096f330, 0, 32;
L_00000242c096f8d0 .part L_00000242c096ff10, 0, 6;
L_00000242c096e430 .functor MUXZ 6, L_00000242c096f8d0, L_00000242c0922330, L_00000242c08e6ff0, C4<>;
L_00000242c096ea70 .part L_00000242c096ff10, 0, 26;
L_00000242c096f970 .concat [ 26 32 0 0], L_00000242c096ea70, L_00000242c09223c0;
L_00000242c096ef70 .functor MUXZ 58, L_00000242c096f970, L_00000242c0922378, L_00000242c08e6d50, C4<>;
L_00000242c096f5b0 .part L_00000242c096ef70, 0, 32;
L_00000242c096f3d0 .arith/sum 32, v00000242c08e5390_0, L_00000242c0922408;
L_00000242c096fd30 .cmp/eq 6, L_00000242c08ed110, L_00000242c0922450;
L_00000242c096eed0 .cmp/eq 6, L_00000242c08ed110, L_00000242c0922498;
L_00000242c096fdd0 .concat [ 32 16 0 0], L_00000242c096f5b0, L_00000242c09224e0;
L_00000242c096fc90 .concat [ 6 26 0 0], L_00000242c08ed110, L_00000242c0922528;
L_00000242c096e750 .cmp/eq 32, L_00000242c096fc90, L_00000242c0922570;
L_00000242c096fe70 .cmp/eq 6, L_00000242c096e430, L_00000242c09225b8;
L_00000242c096ec50 .concat [ 32 16 0 0], L_00000242c08e69d0, L_00000242c0922600;
L_00000242c096e110 .concat [ 32 16 0 0], v00000242c08e5390_0, L_00000242c0922648;
L_00000242c096eb10 .part L_00000242c096f6f0, 15, 1;
LS_00000242c096fa10_0_0 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_4 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_8 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_12 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_16 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_20 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_24 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_0_28 .concat [ 1 1 1 1], L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10, L_00000242c096eb10;
LS_00000242c096fa10_1_0 .concat [ 4 4 4 4], LS_00000242c096fa10_0_0, LS_00000242c096fa10_0_4, LS_00000242c096fa10_0_8, LS_00000242c096fa10_0_12;
LS_00000242c096fa10_1_4 .concat [ 4 4 4 4], LS_00000242c096fa10_0_16, LS_00000242c096fa10_0_20, LS_00000242c096fa10_0_24, LS_00000242c096fa10_0_28;
L_00000242c096fa10 .concat [ 16 16 0 0], LS_00000242c096fa10_1_0, LS_00000242c096fa10_1_4;
L_00000242c096e7f0 .concat [ 16 32 0 0], L_00000242c096f6f0, L_00000242c096fa10;
L_00000242c096e1b0 .arith/sum 48, L_00000242c096e110, L_00000242c096e7f0;
L_00000242c096fab0 .functor MUXZ 48, L_00000242c096e1b0, L_00000242c096ec50, L_00000242c08e6e30, C4<>;
L_00000242c096e250 .functor MUXZ 48, L_00000242c096fab0, L_00000242c096fdd0, L_00000242c08e6c00, C4<>;
L_00000242c096e4d0 .part L_00000242c096e250, 0, 32;
L_00000242c096e9d0 .functor MUXZ 32, L_00000242c096f3d0, L_00000242c096e4d0, v00000242c08e6150_0, C4<>;
L_00000242c096ff10 .functor MUXZ 32, L_00000242c08e71b0, L_00000242c09226d8, L_00000242c08e76f0, C4<>;
L_00000242c096f510 .cmp/eq 6, L_00000242c08ed110, L_00000242c09227b0;
L_00000242c096e890 .cmp/eq 6, L_00000242c08ed110, L_00000242c09227f8;
L_00000242c096ebb0 .cmp/eq 6, L_00000242c08ed110, L_00000242c0922840;
L_00000242c096ecf0 .concat [ 16 16 0 0], L_00000242c096f6f0, L_00000242c0922888;
L_00000242c096ed90 .part L_00000242c096f6f0, 15, 1;
LS_00000242c096f650_0_0 .concat [ 1 1 1 1], L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90;
LS_00000242c096f650_0_4 .concat [ 1 1 1 1], L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90;
LS_00000242c096f650_0_8 .concat [ 1 1 1 1], L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90;
LS_00000242c096f650_0_12 .concat [ 1 1 1 1], L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90, L_00000242c096ed90;
L_00000242c096f650 .concat [ 4 4 4 4], LS_00000242c096f650_0_0, LS_00000242c096f650_0_4, LS_00000242c096f650_0_8, LS_00000242c096f650_0_12;
L_00000242c096ee30 .concat [ 16 16 0 0], L_00000242c096f6f0, L_00000242c096f650;
L_00000242c096f010 .functor MUXZ 32, L_00000242c096ee30, L_00000242c096ecf0, L_00000242c08e6ea0, C4<>;
L_00000242c096f0b0 .concat [ 6 26 0 0], L_00000242c08ed110, L_00000242c09228d0;
L_00000242c096f150 .cmp/eq 32, L_00000242c096f0b0, L_00000242c0922918;
L_00000242c096f290 .cmp/eq 6, L_00000242c096e430, L_00000242c0922960;
L_00000242c09810d0 .cmp/eq 6, L_00000242c096e430, L_00000242c09229a8;
L_00000242c0981710 .cmp/eq 6, L_00000242c08ed110, L_00000242c09229f0;
L_00000242c0980f90 .functor MUXZ 32, L_00000242c096f010, L_00000242c0922a38, L_00000242c0981710, C4<>;
L_00000242c0980630 .functor MUXZ 32, L_00000242c0980f90, L_00000242c096f830, L_00000242c08e6a40, C4<>;
L_00000242c09806d0 .concat [ 6 26 0 0], L_00000242c08ed110, L_00000242c0922a80;
L_00000242c0981d50 .cmp/eq 32, L_00000242c09806d0, L_00000242c0922ac8;
L_00000242c0981df0 .cmp/eq 6, L_00000242c096e430, L_00000242c0922b10;
L_00000242c0980ef0 .cmp/eq 6, L_00000242c096e430, L_00000242c0922b58;
L_00000242c0981cb0 .cmp/eq 6, L_00000242c08ed110, L_00000242c0922ba0;
L_00000242c0980770 .functor MUXZ 32, L_00000242c08e69d0, v00000242c08e5390_0, L_00000242c0981cb0, C4<>;
L_00000242c09803b0 .functor MUXZ 32, L_00000242c0980770, L_00000242c08e7760, L_00000242c08e74c0, C4<>;
S_00000242c08a6df0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000242c08b5b70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000242c08e6f80 .functor NOT 1, v00000242c08aeaf0_0, C4<0>, C4<0>, C4<0>;
v00000242c08ae910_0 .net *"_ivl_0", 0 0, L_00000242c08e6f80;  1 drivers
v00000242c08ae190_0 .net "in1", 31 0, L_00000242c08e7760;  alias, 1 drivers
v00000242c08ae9b0_0 .net "in2", 31 0, L_00000242c0980630;  alias, 1 drivers
v00000242c08ae0f0_0 .net "out", 31 0, L_00000242c09815d0;  alias, 1 drivers
v00000242c08af630_0 .net "s", 0 0, v00000242c08aeaf0_0;  alias, 1 drivers
L_00000242c09815d0 .functor MUXZ 32, L_00000242c0980630, L_00000242c08e7760, L_00000242c08e6f80, C4<>;
S_00000242c08bd290 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000242c08ba430 .param/l "RType" 0 4 2, C4<000000>;
P_00000242c08ba468 .param/l "add" 0 4 5, C4<100000>;
P_00000242c08ba4a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000242c08ba4d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000242c08ba510 .param/l "and_" 0 4 5, C4<100100>;
P_00000242c08ba548 .param/l "andi" 0 4 8, C4<001100>;
P_00000242c08ba580 .param/l "beq" 0 4 10, C4<000100>;
P_00000242c08ba5b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000242c08ba5f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000242c08ba628 .param/l "j" 0 4 12, C4<000010>;
P_00000242c08ba660 .param/l "jal" 0 4 12, C4<000011>;
P_00000242c08ba698 .param/l "jr" 0 4 6, C4<001000>;
P_00000242c08ba6d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000242c08ba708 .param/l "nor_" 0 4 5, C4<100111>;
P_00000242c08ba740 .param/l "or_" 0 4 5, C4<100101>;
P_00000242c08ba778 .param/l "ori" 0 4 8, C4<001101>;
P_00000242c08ba7b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000242c08ba7e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000242c08ba820 .param/l "slt" 0 4 5, C4<101010>;
P_00000242c08ba858 .param/l "slti" 0 4 8, C4<101010>;
P_00000242c08ba890 .param/l "srl" 0 4 6, C4<000010>;
P_00000242c08ba8c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000242c08ba900 .param/l "subu" 0 4 5, C4<100011>;
P_00000242c08ba938 .param/l "sw" 0 4 8, C4<101011>;
P_00000242c08ba970 .param/l "xor_" 0 4 5, C4<100110>;
P_00000242c08ba9a8 .param/l "xori" 0 4 8, C4<001110>;
v00000242c08aea50_0 .var "ALUOp", 3 0;
v00000242c08aeaf0_0 .var "ALUSrc", 0 0;
v00000242c08aeeb0_0 .var "MemReadEn", 0 0;
v00000242c08ade70_0 .var "MemWriteEn", 0 0;
v00000242c08ae730_0 .var "MemtoReg", 0 0;
v00000242c08aef50_0 .var "RegDst", 0 0;
v00000242c08adf10_0 .var "RegWriteEn", 0 0;
v00000242c08af310_0 .net "funct", 5 0, L_00000242c096e430;  alias, 1 drivers
v00000242c08aec30_0 .var "hlt", 0 0;
v00000242c08adfb0_0 .net "opcode", 5 0, L_00000242c08ed110;  alias, 1 drivers
v00000242c08af810_0 .net "rst", 0 0, v00000242c08ec3f0_0;  alias, 1 drivers
E_00000242c08b56f0 .event anyedge, v00000242c08af810_0, v00000242c08adfb0_0, v00000242c08af310_0;
S_00000242c08bba00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000242c08b4f30 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000242c08e71b0 .functor BUFZ 32, L_00000242c096e2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242c08ae050_0 .net "Data_Out", 31 0, L_00000242c08e71b0;  alias, 1 drivers
v00000242c08ae5f0 .array "InstMem", 0 1023, 31 0;
v00000242c08af450_0 .net *"_ivl_0", 31 0, L_00000242c096e2f0;  1 drivers
v00000242c08af4f0_0 .net *"_ivl_3", 9 0, L_00000242c096e390;  1 drivers
v00000242c08af6d0_0 .net *"_ivl_4", 11 0, L_00000242c096f470;  1 drivers
L_00000242c0922690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242c08ae2d0_0 .net *"_ivl_7", 1 0, L_00000242c0922690;  1 drivers
v00000242c08ae370_0 .net "addr", 31 0, v00000242c08e5390_0;  alias, 1 drivers
v00000242c08af8b0_0 .var/i "i", 31 0;
L_00000242c096e2f0 .array/port v00000242c08ae5f0, L_00000242c096f470;
L_00000242c096e390 .part v00000242c08e5390_0, 0, 10;
L_00000242c096f470 .concat [ 10 2 0 0], L_00000242c096e390, L_00000242c0922690;
S_00000242c08bbb90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000242c08e69d0 .functor BUFZ 32, L_00000242c096ffb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000242c08e7760 .functor BUFZ 32, L_00000242c096e930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242c08ae550_0 .net *"_ivl_0", 31 0, L_00000242c096ffb0;  1 drivers
v00000242c08ae690_0 .net *"_ivl_10", 6 0, L_00000242c096e6b0;  1 drivers
L_00000242c0922768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242c088f2e0_0 .net *"_ivl_13", 1 0, L_00000242c0922768;  1 drivers
v00000242c088fba0_0 .net *"_ivl_2", 6 0, L_00000242c096e570;  1 drivers
L_00000242c0922720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242c08e4b70_0 .net *"_ivl_5", 1 0, L_00000242c0922720;  1 drivers
v00000242c08e4fd0_0 .net *"_ivl_8", 31 0, L_00000242c096e930;  1 drivers
v00000242c08e4350_0 .net "clk", 0 0, L_00000242c08e7300;  alias, 1 drivers
v00000242c08e5bb0_0 .var/i "i", 31 0;
v00000242c08e54d0_0 .net "readData1", 31 0, L_00000242c08e69d0;  alias, 1 drivers
v00000242c08e5750_0 .net "readData2", 31 0, L_00000242c08e7760;  alias, 1 drivers
v00000242c08e5ed0_0 .net "readRegister1", 4 0, L_00000242c08eca30;  alias, 1 drivers
v00000242c08e43f0_0 .net "readRegister2", 4 0, L_00000242c096fbf0;  alias, 1 drivers
v00000242c08e57f0 .array "registers", 31 0, 31 0;
v00000242c08e4c10_0 .net "rst", 0 0, v00000242c08ec3f0_0;  alias, 1 drivers
v00000242c08e5890_0 .net "we", 0 0, v00000242c08adf10_0;  alias, 1 drivers
v00000242c08e5d90_0 .net "writeData", 31 0, L_00000242c0980bd0;  alias, 1 drivers
v00000242c08e6010_0 .net "writeRegister", 4 0, L_00000242c096e610;  alias, 1 drivers
E_00000242c08b5df0/0 .event negedge, v00000242c08af810_0;
E_00000242c08b5df0/1 .event posedge, v00000242c08e4350_0;
E_00000242c08b5df0 .event/or E_00000242c08b5df0/0, E_00000242c08b5df0/1;
L_00000242c096ffb0 .array/port v00000242c08e57f0, L_00000242c096e570;
L_00000242c096e570 .concat [ 5 2 0 0], L_00000242c08eca30, L_00000242c0922720;
L_00000242c096e930 .array/port v00000242c08e57f0, L_00000242c096e6b0;
L_00000242c096e6b0 .concat [ 5 2 0 0], L_00000242c096fbf0, L_00000242c0922768;
S_00000242c0852430 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000242c08bbb90;
 .timescale 0 0;
v00000242c08ae4b0_0 .var/i "i", 31 0;
S_00000242c08525c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000242c08b4eb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000242c08e6dc0 .functor NOT 1, v00000242c08aef50_0, C4<0>, C4<0>, C4<0>;
v00000242c08e5c50_0 .net *"_ivl_0", 0 0, L_00000242c08e6dc0;  1 drivers
v00000242c08e5430_0 .net "in1", 4 0, L_00000242c096fbf0;  alias, 1 drivers
v00000242c08e4cb0_0 .net "in2", 4 0, L_00000242c08ed1b0;  alias, 1 drivers
v00000242c08e5070_0 .net "out", 4 0, L_00000242c096e610;  alias, 1 drivers
v00000242c08e4d50_0 .net "s", 0 0, v00000242c08aef50_0;  alias, 1 drivers
L_00000242c096e610 .functor MUXZ 5, L_00000242c08ed1b0, L_00000242c096fbf0, L_00000242c08e6dc0, C4<>;
S_00000242c07e69c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000242c08b5870 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000242c08e7220 .functor NOT 1, v00000242c08ae730_0, C4<0>, C4<0>, C4<0>;
v00000242c08e60b0_0 .net *"_ivl_0", 0 0, L_00000242c08e7220;  1 drivers
v00000242c08e5e30_0 .net "in1", 31 0, v00000242c08e47b0_0;  alias, 1 drivers
v00000242c08e5570_0 .net "in2", 31 0, v00000242c08e5930_0;  alias, 1 drivers
v00000242c08e56b0_0 .net "out", 31 0, L_00000242c0980bd0;  alias, 1 drivers
v00000242c08e59d0_0 .net "s", 0 0, v00000242c08ae730_0;  alias, 1 drivers
L_00000242c0980bd0 .functor MUXZ 32, v00000242c08e5930_0, v00000242c08e47b0_0, L_00000242c08e7220, C4<>;
S_00000242c07e6b50 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000242c0850ae0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000242c0850b18 .param/l "AND" 0 9 12, C4<0010>;
P_00000242c0850b50 .param/l "NOR" 0 9 12, C4<0101>;
P_00000242c0850b88 .param/l "OR" 0 9 12, C4<0011>;
P_00000242c0850bc0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000242c0850bf8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000242c0850c30 .param/l "SLT" 0 9 12, C4<0110>;
P_00000242c0850c68 .param/l "SRL" 0 9 12, C4<1001>;
P_00000242c0850ca0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000242c0850cd8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000242c0850d10 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000242c0850d48 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000242c0922be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242c08e5610_0 .net/2u *"_ivl_0", 31 0, L_00000242c0922be8;  1 drivers
v00000242c08e5a70_0 .net "opSel", 3 0, v00000242c08aea50_0;  alias, 1 drivers
v00000242c08e5f70_0 .net "operand1", 31 0, L_00000242c09803b0;  alias, 1 drivers
v00000242c08e5110_0 .net "operand2", 31 0, L_00000242c09815d0;  alias, 1 drivers
v00000242c08e47b0_0 .var "result", 31 0;
v00000242c08e4490_0 .net "zero", 0 0, L_00000242c09809f0;  alias, 1 drivers
E_00000242c08b52b0 .event anyedge, v00000242c08aea50_0, v00000242c08e5f70_0, v00000242c08ae0f0_0;
L_00000242c09809f0 .cmp/eq 32, v00000242c08e47b0_0, L_00000242c0922be8;
S_00000242c0850d90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000242c08e6270 .param/l "RType" 0 4 2, C4<000000>;
P_00000242c08e62a8 .param/l "add" 0 4 5, C4<100000>;
P_00000242c08e62e0 .param/l "addi" 0 4 8, C4<001000>;
P_00000242c08e6318 .param/l "addu" 0 4 5, C4<100001>;
P_00000242c08e6350 .param/l "and_" 0 4 5, C4<100100>;
P_00000242c08e6388 .param/l "andi" 0 4 8, C4<001100>;
P_00000242c08e63c0 .param/l "beq" 0 4 10, C4<000100>;
P_00000242c08e63f8 .param/l "bne" 0 4 10, C4<000101>;
P_00000242c08e6430 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000242c08e6468 .param/l "j" 0 4 12, C4<000010>;
P_00000242c08e64a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000242c08e64d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000242c08e6510 .param/l "lw" 0 4 8, C4<100011>;
P_00000242c08e6548 .param/l "nor_" 0 4 5, C4<100111>;
P_00000242c08e6580 .param/l "or_" 0 4 5, C4<100101>;
P_00000242c08e65b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000242c08e65f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000242c08e6628 .param/l "sll" 0 4 6, C4<000000>;
P_00000242c08e6660 .param/l "slt" 0 4 5, C4<101010>;
P_00000242c08e6698 .param/l "slti" 0 4 8, C4<101010>;
P_00000242c08e66d0 .param/l "srl" 0 4 6, C4<000010>;
P_00000242c08e6708 .param/l "sub" 0 4 5, C4<100010>;
P_00000242c08e6740 .param/l "subu" 0 4 5, C4<100011>;
P_00000242c08e6778 .param/l "sw" 0 4 8, C4<101011>;
P_00000242c08e67b0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000242c08e67e8 .param/l "xori" 0 4 8, C4<001110>;
v00000242c08e6150_0 .var "PCsrc", 0 0;
v00000242c08e42b0_0 .net "funct", 5 0, L_00000242c096e430;  alias, 1 drivers
v00000242c08e4a30_0 .net "opcode", 5 0, L_00000242c08ed110;  alias, 1 drivers
v00000242c08e45d0_0 .net "operand1", 31 0, L_00000242c08e69d0;  alias, 1 drivers
v00000242c08e4530_0 .net "operand2", 31 0, L_00000242c09815d0;  alias, 1 drivers
v00000242c08e4850_0 .net "rst", 0 0, v00000242c08ec3f0_0;  alias, 1 drivers
E_00000242c08b5a30/0 .event anyedge, v00000242c08af810_0, v00000242c08adfb0_0, v00000242c08e54d0_0, v00000242c08ae0f0_0;
E_00000242c08b5a30/1 .event anyedge, v00000242c08af310_0;
E_00000242c08b5a30 .event/or E_00000242c08b5a30/0, E_00000242c08b5a30/1;
S_00000242c0839f10 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000242c08e52f0 .array "DataMem", 0 1023, 31 0;
v00000242c08e4670_0 .net "address", 31 0, v00000242c08e47b0_0;  alias, 1 drivers
v00000242c08e51b0_0 .net "clock", 0 0, L_00000242c08e68f0;  1 drivers
v00000242c08e5b10_0 .net "data", 31 0, L_00000242c08e7760;  alias, 1 drivers
v00000242c08e5250_0 .var/i "i", 31 0;
v00000242c08e5930_0 .var "q", 31 0;
v00000242c08e5cf0_0 .net "rden", 0 0, v00000242c08aeeb0_0;  alias, 1 drivers
v00000242c08e4710_0 .net "wren", 0 0, v00000242c08ade70_0;  alias, 1 drivers
E_00000242c08b4ff0 .event posedge, v00000242c08e51b0_0;
S_00000242c083a0a0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000242c08a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000242c08b5a70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000242c08e4df0_0 .net "PCin", 31 0, L_00000242c096e9d0;  alias, 1 drivers
v00000242c08e5390_0 .var "PCout", 31 0;
v00000242c08e48f0_0 .net "clk", 0 0, L_00000242c08e7300;  alias, 1 drivers
v00000242c08e4990_0 .net "rst", 0 0, v00000242c08ec3f0_0;  alias, 1 drivers
    .scope S_00000242c0850d90;
T_0 ;
    %wait E_00000242c08b5a30;
    %load/vec4 v00000242c08e4850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242c08e6150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000242c08e4a30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000242c08e45d0_0;
    %load/vec4 v00000242c08e4530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000242c08e4a30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000242c08e45d0_0;
    %load/vec4 v00000242c08e4530_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000242c08e4a30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000242c08e4a30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000242c08e4a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000242c08e42b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000242c08e6150_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000242c083a0a0;
T_1 ;
    %wait E_00000242c08b5df0;
    %load/vec4 v00000242c08e4990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000242c08e5390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000242c08e4df0_0;
    %assign/vec4 v00000242c08e5390_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000242c08bba00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242c08af8b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000242c08af8b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000242c08af8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %load/vec4 v00000242c08af8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000242c08af8b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08ae5f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000242c08bd290;
T_3 ;
    %wait E_00000242c08b56f0;
    %load/vec4 v00000242c08af810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000242c08aec30_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000242c08ade70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000242c08ae730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000242c08aeeb0_0, 0;
    %assign/vec4 v00000242c08aef50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000242c08aec30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000242c08aea50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000242c08aeaf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000242c08adf10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000242c08ade70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000242c08ae730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000242c08aeeb0_0, 0, 1;
    %store/vec4 v00000242c08aef50_0, 0, 1;
    %load/vec4 v00000242c08adfb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aec30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aef50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %load/vec4 v00000242c08af310_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aef50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242c08aef50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08adf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08ae730_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08ade70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242c08aeaf0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000242c08aea50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000242c08bbb90;
T_4 ;
    %wait E_00000242c08b5df0;
    %fork t_1, S_00000242c0852430;
    %jmp t_0;
    .scope S_00000242c0852430;
t_1 ;
    %load/vec4 v00000242c08e4c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242c08ae4b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000242c08ae4b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000242c08ae4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08e57f0, 0, 4;
    %load/vec4 v00000242c08ae4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000242c08ae4b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000242c08e5890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000242c08e5d90_0;
    %load/vec4 v00000242c08e6010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08e57f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08e57f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000242c08bbb90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000242c08bbb90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242c08e5bb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000242c08e5bb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000242c08e5bb0_0;
    %ix/getv/s 4, v00000242c08e5bb0_0;
    %load/vec4a v00000242c08e57f0, 4;
    %ix/getv/s 4, v00000242c08e5bb0_0;
    %load/vec4a v00000242c08e57f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000242c08e5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000242c08e5bb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000242c07e6b50;
T_6 ;
    %wait E_00000242c08b52b0;
    %load/vec4 v00000242c08e5a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %add;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %sub;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %and;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %or;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %xor;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %or;
    %inv;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000242c08e5f70_0;
    %load/vec4 v00000242c08e5110_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000242c08e5110_0;
    %load/vec4 v00000242c08e5f70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000242c08e5f70_0;
    %ix/getv 4, v00000242c08e5110_0;
    %shiftl 4;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000242c08e5f70_0;
    %ix/getv 4, v00000242c08e5110_0;
    %shiftr 4;
    %assign/vec4 v00000242c08e47b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000242c0839f10;
T_7 ;
    %wait E_00000242c08b4ff0;
    %load/vec4 v00000242c08e5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000242c08e4670_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000242c08e52f0, 4;
    %assign/vec4 v00000242c08e5930_0, 0;
T_7.0 ;
    %load/vec4 v00000242c08e4710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000242c08e5b10_0;
    %ix/getv 3, v00000242c08e4670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08e52f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000242c0839f10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242c08e5250_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000242c08e5250_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000242c08e5250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242c08e52f0, 0, 4;
    %load/vec4 v00000242c08e5250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000242c08e5250_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000242c0839f10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242c08e5250_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000242c08e5250_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000242c08e5250_0;
    %load/vec4a v00000242c08e52f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000242c08e5250_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000242c08e5250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000242c08e5250_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000242c08a6c60;
T_10 ;
    %wait E_00000242c08b5df0;
    %load/vec4 v00000242c08ed570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000242c08eb950_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000242c08eb950_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000242c08eb950_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000242c08a6940;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242c08ec490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242c08ec3f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000242c08a6940;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000242c08ec490_0;
    %inv;
    %assign/vec4 v00000242c08ec490_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000242c08a6940;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242c08ec3f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242c08ec3f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000242c08ecdf0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
