#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x144f044b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144f04620 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
v0x144f1f290_0 .var "clk_in", 0 0;
v0x144f1f320_0 .net "data_out", 31 0, v0x144f1aaf0_0;  1 drivers
v0x144f1f3f0_0 .net "data_valid_out", 0 0, v0x144f1b300_0;  1 drivers
v0x144f1f4c0_0 .net "mem_data_in", 31 0, L_0x144f207c0;  1 drivers
v0x144f1f5d0_0 .net "mem_data_in2", 31 0, v0x144f157f0_0;  1 drivers
v0x144f1f6e0_0 .net "mem_req_out", 31 0, v0x144f1bfb0_0;  1 drivers
v0x144f1f770_0 .net "mem_req_out2", 31 0, v0x144f1c160_0;  1 drivers
v0x144f1f840_0 .net "mem_valid_in", 0 0, v0x144f18390_0;  1 drivers
v0x144f1f910_0 .net "mem_valid_in2", 0 0, v0x144f184a0_0;  1 drivers
v0x144f1fa20_0 .net "mem_valid_out", 0 0, v0x144f1c310_0;  1 drivers
v0x144f1fab0_0 .net "mem_valid_out2", 0 0, v0x144f1c3a0_0;  1 drivers
v0x144f1fb80_0 .var "neigh_deq_in", 0 0;
v0x144f1fc10_0 .net "neigh_empty_out", 0 0, v0x144f19a50_0;  1 drivers
v0x144f1fce0_0 .net "neigh_fifo_out", 31 0, v0x144f19920_0;  1 drivers
v0x144f1fdb0_0 .net "neigh_full_out", 0 0, v0x144f19c90_0;  1 drivers
v0x144f1fe80_0 .net "neigh_valid_out", 0 0, v0x144f1a090_0;  1 drivers
v0x144f1ff50_0 .var "pos_deq_in", 0 0;
v0x144f20120_0 .net "pos_empty_out", 0 0, v0x144f1ac20_0;  1 drivers
v0x144f201b0_0 .net "pos_full_out", 0 0, v0x144f1ae20_0;  1 drivers
v0x144f20240_0 .net "ready_out", 0 0, v0x144f1ca60_0;  1 drivers
v0x144f202d0_0 .var "rst_in", 0 0;
v0x144f20360_0 .var "v_addr_in", 31 0;
v0x144f203f0_0 .var "valid_in", 0 0;
v0x144f20480_0 .net "valid_visited", 0 0, v0x144f1efd0_0;  1 drivers
v0x144f20550_0 .net "visited", 0 0, v0x144f1f0f0_0;  1 drivers
v0x144f20620_0 .net "visited_addr_in", 31 0, v0x144f1cfc0_0;  1 drivers
v0x144f206f0_0 .net "visited_addr_valid_in", 0 0, v0x144f1d050_0;  1 drivers
S_0x144f04790 .scope module, "g" "graph_memory" 3 42, 4 11 0, S_0x144f04620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 32 "data_addra";
    .port_info 5 /INPUT 32 "data_addrb";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 1 "data_valid_outa";
    .port_info 12 /OUTPUT 1 "data_valid_outb";
    .port_info 13 /OUTPUT 1 "rowidx_valid_out";
P_0x144f04900 .param/l "DIM" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x144f04940 .param/l "PROC_BITS" 0 4 11, +C4<00000000000000000000000000000000>;
v0x144f17e50_0 .net "clk_in", 0 0, v0x144f1f290_0;  1 drivers
v0x144f17ee0_0 .var "cta", 1 0;
v0x144f17f70_0 .var "ctb", 0 0;
v0x144f18000_0 .var "ctc", 1 0;
v0x144f180a0_0 .net "data_addra", 31 0, v0x144f1bfb0_0;  alias, 1 drivers
v0x144f18190_0 .net "data_addrb", 31 0, v0x144f1c160_0;  alias, 1 drivers
v0x144f18240_0 .net "data_outa", 31 0, L_0x144f207c0;  alias, 1 drivers
v0x144f182e0_0 .net "data_outb", 31 0, v0x144f157f0_0;  alias, 1 drivers
v0x144f18390_0 .var "data_valid_outa", 0 0;
v0x144f184a0_0 .var "data_valid_outb", 0 0;
v0x144f18540_0 .net "data_validina", 0 0, v0x144f1c310_0;  alias, 1 drivers
v0x144f185e0_0 .net "data_validinb", 0 0, v0x144f1c3a0_0;  alias, 1 drivers
o0x138008c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x144f18680_0 .net "idx_addr", 31 0, o0x138008c10;  0 drivers
o0x138008c40 .functor BUFZ 1, C4<z>; HiZ drive
v0x144f18730_0 .net "idx_validin", 0 0, o0x138008c40;  0 drivers
v0x144f187d0_0 .net "rowidx_out", 31 0, L_0x144f20a40;  1 drivers
v0x144f18890_0 .var "rowidx_valid_out", 0 0;
v0x144f18920_0 .net "rst_in", 0 0, v0x144f202d0_0;  1 drivers
L_0x144f208a0 .part v0x144f1bfb0_0, 0, 10;
L_0x144f20940 .part v0x144f1c160_0, 0, 10;
L_0x144f20af0 .part o0x138008c10, 0, 10;
S_0x144f04c40 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 4 95, 5 10 0, S_0x144f04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x144f04e00 .param/str "INIT_FILE" 0 5 14, "data/out_addrs2.mem";
P_0x144f04e40 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0x144f04e80 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x144f04ec0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x144f15a80 .array "BRAM", 0 1023, 31 0;
v0x144f15b20_0 .net "addra", 9 0, L_0x144f208a0;  1 drivers
v0x144f15bd0_0 .net "addrb", 9 0, L_0x144f20940;  1 drivers
v0x144f15c90_0 .net "clka", 0 0, v0x144f1f290_0;  alias, 1 drivers
v0x144f15d30_0 .net "clkb", 0 0, v0x144f1f290_0;  alias, 1 drivers
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f15e00_0 .net "dina", 31 0, L_0x138040010;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f15ea0_0 .net "dinb", 31 0, L_0x138040058;  1 drivers
v0x144f15f50_0 .net "douta", 31 0, L_0x144f207c0;  alias, 1 drivers
v0x144f16000_0 .net "doutb", 31 0, v0x144f157f0_0;  alias, 1 drivers
L_0x138040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f16130_0 .net "ena", 0 0, L_0x138040130;  1 drivers
L_0x138040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f161d0_0 .net "enb", 0 0, L_0x138040178;  1 drivers
v0x144f16270_0 .var/i "idx", 31 0;
v0x144f16320_0 .var "ram_data_a", 31 0;
v0x144f163d0_0 .var "ram_data_b", 31 0;
L_0x1380401c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f16480_0 .net "regcea", 0 0, L_0x1380401c0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f16520_0 .net "regceb", 0 0, L_0x138040208;  1 drivers
v0x144f165c0_0 .net "rsta", 0 0, v0x144f202d0_0;  alias, 1 drivers
v0x144f16750_0 .net "rstb", 0 0, v0x144f202d0_0;  alias, 1 drivers
L_0x1380400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x144f167e0_0 .net "wea", 0 0, L_0x1380400a0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x144f16870_0 .net "web", 0 0, L_0x1380400e8;  1 drivers
S_0x144f051e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x144f04c40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x144f051e0
v0x144f15460_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x144f15460_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x144f15460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x144f15460_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x144f15510 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x144f04c40;
 .timescale -9 -12;
L_0x144f207c0 .functor BUFZ 32, v0x144f15730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144f15730_0 .var "douta_reg", 31 0;
v0x144f157f0_0 .var "doutb_reg", 31 0;
E_0x144f156e0 .event posedge, v0x144f15c90_0;
S_0x144f158a0 .scope generate, "use_init_file" "use_init_file" 5 49, 5 49 0, S_0x144f04c40;
 .timescale -9 -12;
S_0x144f16a00 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 4 119, 6 10 0, S_0x144f04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x144f16bd0 .param/str "INIT_FILE" 0 6 14, "data/out_ids2.mem";
P_0x144f16c10 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x144f16c50 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x144f16c90 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0x144f17660 .array "BRAM", 0 1023, 31 0;
v0x144f17700_0 .net "addra", 9 0, L_0x144f20af0;  1 drivers
v0x144f177b0_0 .net "clka", 0 0, v0x144f1f290_0;  alias, 1 drivers
L_0x138040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f178a0_0 .net "dina", 31 0, L_0x138040250;  1 drivers
v0x144f17940_0 .net "douta", 31 0, L_0x144f20a40;  alias, 1 drivers
L_0x1380402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f17a10_0 .net "ena", 0 0, L_0x1380402e0;  1 drivers
v0x144f17ab0_0 .var "ram_data", 31 0;
L_0x138040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f17b60_0 .net "regcea", 0 0, L_0x138040328;  1 drivers
v0x144f17c00_0 .net "rsta", 0 0, v0x144f202d0_0;  alias, 1 drivers
L_0x138040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x144f17d10_0 .net "wea", 0 0, L_0x138040298;  1 drivers
S_0x144f16f50 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x144f16a00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x144f16f50
v0x144f171d0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x144f171d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x144f171d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x144f171d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x144f17270 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x144f16a00;
 .timescale -9 -12;
L_0x144f20a40 .functor BUFZ 32, v0x144f173e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144f173e0_0 .var "douta_reg", 31 0;
S_0x144f17480 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x144f16a00;
 .timescale -9 -12;
S_0x144f18bc0 .scope module, "graph" "graph_fetch" 3 67, 7 4 0, S_0x144f04620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 1 "pos_deq_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "pos_full_out";
    .port_info 9 /OUTPUT 1 "pos_empty_out";
    .port_info 10 /INPUT 1 "neigh_deq_in";
    .port_info 11 /OUTPUT 32 "neigh_fifo_out";
    .port_info 12 /OUTPUT 1 "neigh_valid_out";
    .port_info 13 /OUTPUT 1 "neigh_full_out";
    .port_info 14 /OUTPUT 1 "neigh_empty_out";
    .port_info 15 /OUTPUT 1 "reached_neigh_end_out";
    .port_info 16 /INPUT 1 "mem_valid_in";
    .port_info 17 /INPUT 32 "mem_data_in";
    .port_info 18 /OUTPUT 1 "mem_valid_out";
    .port_info 19 /OUTPUT 32 "mem_req_out";
    .port_info 20 /INPUT 1 "mem_valid_in2";
    .port_info 21 /INPUT 32 "mem_data_in2";
    .port_info 22 /OUTPUT 1 "mem_valid_out2";
    .port_info 23 /OUTPUT 32 "mem_req_out2";
    .port_info 24 /OUTPUT 32 "visited_req_out";
    .port_info 25 /OUTPUT 1 "visited_req_valid_out";
    .port_info 26 /INPUT 1 "visited_val_returned_in";
    .port_info 27 /INPUT 1 "visited_val_returned_valid_in";
P_0x144f04a80 .param/l "DIM" 0 7 4, +C4<00000000000000000000000000000100>;
L_0x144f20e80 .functor NOT 1, v0x144f1f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x144f20f10 .functor AND 1, v0x144f1efd0_0, L_0x144f20e80, C4<1>, C4<1>;
L_0x144f21100 .functor AND 1, L_0x144f20f10, L_0x144f21000, C4<1>, C4<1>;
L_0x144f214f0 .functor AND 1, v0x144f18390_0, L_0x144f21450, C4<1>, C4<1>;
L_0x144f215c0 .functor NOT 1, v0x144f1cd80_0, C4<0>, C4<0>, C4<0>;
L_0x144f21680 .functor AND 1, L_0x144f214f0, L_0x144f215c0, C4<1>, C4<1>;
v0x144f1b530_0 .net *"_ivl_0", 0 0, L_0x144f20e80;  1 drivers
v0x144f1b5c0_0 .net *"_ivl_10", 31 0, L_0x144f21210;  1 drivers
L_0x138040490 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f1b650_0 .net *"_ivl_13", 27 0, L_0x138040490;  1 drivers
L_0x1380404d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x144f1b6e0_0 .net/2u *"_ivl_14", 31 0, L_0x1380404d8;  1 drivers
v0x144f1b780_0 .net *"_ivl_16", 0 0, L_0x144f21450;  1 drivers
v0x144f1b860_0 .net *"_ivl_19", 0 0, L_0x144f214f0;  1 drivers
v0x144f1b900_0 .net *"_ivl_20", 0 0, L_0x144f215c0;  1 drivers
v0x144f1b9b0_0 .net *"_ivl_3", 0 0, L_0x144f20f10;  1 drivers
L_0x138040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144f1ba50_0 .net/2u *"_ivl_4", 31 0, L_0x138040448;  1 drivers
v0x144f1bb60_0 .net *"_ivl_6", 0 0, L_0x144f21000;  1 drivers
v0x144f1bc00_0 .net "clk_in", 0 0, v0x144f1f290_0;  alias, 1 drivers
v0x144f1bc90_0 .var "ct", 3 0;
v0x144f1bd40_0 .net "data_out", 31 0, v0x144f1aaf0_0;  alias, 1 drivers
v0x144f1be00_0 .net "data_valid_out", 0 0, v0x144f1b300_0;  alias, 1 drivers
v0x144f1be90_0 .net "mem_data_in", 31 0, L_0x144f207c0;  alias, 1 drivers
v0x144f1bf20_0 .net "mem_data_in2", 31 0, v0x144f157f0_0;  alias, 1 drivers
v0x144f1bfb0_0 .var "mem_req_out", 31 0;
v0x144f1c160_0 .var "mem_req_out2", 31 0;
v0x144f1c1f0_0 .net "mem_valid_in", 0 0, v0x144f18390_0;  alias, 1 drivers
v0x144f1c280_0 .net "mem_valid_in2", 0 0, v0x144f184a0_0;  alias, 1 drivers
v0x144f1c310_0 .var "mem_valid_out", 0 0;
v0x144f1c3a0_0 .var "mem_valid_out2", 0 0;
v0x144f1c450_0 .net "neigh_deq_in", 0 0, v0x144f1fb80_0;  1 drivers
v0x144f1c500_0 .net "neigh_empty_out", 0 0, v0x144f19a50_0;  alias, 1 drivers
v0x144f1c5b0_0 .net "neigh_fifo_out", 31 0, v0x144f19920_0;  alias, 1 drivers
v0x144f1c660_0 .net "neigh_full_out", 0 0, v0x144f19c90_0;  alias, 1 drivers
v0x144f1c710_0 .net "neigh_valid_out", 0 0, v0x144f1a090_0;  alias, 1 drivers
v0x144f1c7c0_0 .net "pos_deq_in", 0 0, v0x144f1ff50_0;  1 drivers
v0x144f1c870_0 .net "pos_empty_out", 0 0, v0x144f1ac20_0;  alias, 1 drivers
v0x144f1c920_0 .net "pos_full_out", 0 0, v0x144f1ae20_0;  alias, 1 drivers
v0x144f1c9d0_0 .var "reached_neigh_end_out", 0 0;
v0x144f1ca60_0 .var "ready_out", 0 0;
v0x144f1caf0_0 .var "req_ready_d", 0 0;
v0x144f1c040_0 .var "req_ready_n", 0 0;
v0x144f1cd80_0 .var "req_ready_v", 0 0;
v0x144f1ce10_0 .net "rst_in", 0 0, v0x144f202d0_0;  alias, 1 drivers
v0x144f1cea0_0 .net "v_addr_in", 31 0, v0x144f20360_0;  1 drivers
v0x144f1cf30_0 .net "valid_in", 0 0, v0x144f203f0_0;  1 drivers
v0x144f1cfc0_0 .var "visited_req_out", 31 0;
v0x144f1d050_0 .var "visited_req_valid_out", 0 0;
v0x144f1d0e0_0 .net "visited_val_returned_in", 0 0, v0x144f1f0f0_0;  alias, 1 drivers
v0x144f1d170_0 .net "visited_val_returned_valid_in", 0 0, v0x144f1efd0_0;  alias, 1 drivers
L_0x144f21000 .cmp/ne 32, v0x144f157f0_0, L_0x138040448;
L_0x144f21210 .concat [ 4 28 0 0], v0x144f1bc90_0, L_0x138040490;
L_0x144f21450 .cmp/gt 32, L_0x1380404d8, L_0x144f21210;
S_0x144f19170 .scope module, "neighbors" "FIFO" 7 88, 8 4 0, S_0x144f18bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x144f18d70 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x144f18db0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x144f19880_0 .net "clk_in", 0 0, v0x144f1f290_0;  alias, 1 drivers
v0x144f19920_0 .var "data_out", 31 0;
v0x144f199c0_0 .net "deq_in", 0 0, v0x144f1fb80_0;  alias, 1 drivers
v0x144f19a50_0 .var "empty_out", 0 0;
v0x144f19ae0_0 .net "enq_data_in", 31 0, v0x144f157f0_0;  alias, 1 drivers
v0x144f19c00_0 .net "enq_in", 0 0, L_0x144f21100;  1 drivers
v0x144f19c90_0 .var "full_out", 0 0;
v0x144f19d20 .array "queue", 0 3, 31 0;
v0x144f19dc0_0 .var "read_ptr", 2 0;
v0x144f19ed0_0 .net "rst_in", 0 0, v0x144f202d0_0;  alias, 1 drivers
v0x144f19fe0 .array "valid", 0 3, 0 0;
v0x144f1a090_0 .var "valid_out", 0 0;
v0x144f1a130_0 .var "write_ptr", 2 0;
v0x144f19fe0_0 .array/port v0x144f19fe0, 0;
v0x144f19fe0_1 .array/port v0x144f19fe0, 1;
E_0x144f19580/0 .event anyedge, v0x144f19dc0_0, v0x144f1a130_0, v0x144f19fe0_0, v0x144f19fe0_1;
v0x144f19fe0_2 .array/port v0x144f19fe0, 2;
v0x144f19fe0_3 .array/port v0x144f19fe0, 3;
E_0x144f19580/1 .event anyedge, v0x144f19fe0_2, v0x144f19fe0_3;
E_0x144f19580 .event/or E_0x144f19580/0, E_0x144f19580/1;
S_0x144f195f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x144f19170;
 .timescale -9 -12;
v0x144f197c0_0 .var/2s "i", 31 0;
S_0x144f1a2c0 .scope module, "position" "FIFO" 7 103, 8 4 0, S_0x144f18bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x144f1a430 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x144f1a470 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x144f1aa50_0 .net "clk_in", 0 0, v0x144f1f290_0;  alias, 1 drivers
v0x144f1aaf0_0 .var "data_out", 31 0;
v0x144f1ab90_0 .net "deq_in", 0 0, v0x144f1ff50_0;  alias, 1 drivers
v0x144f1ac20_0 .var "empty_out", 0 0;
v0x144f1acb0_0 .net "enq_data_in", 31 0, L_0x144f207c0;  alias, 1 drivers
v0x144f1ad90_0 .net "enq_in", 0 0, L_0x144f21680;  1 drivers
v0x144f1ae20_0 .var "full_out", 0 0;
v0x144f1aeb0 .array "queue", 0 15, 31 0;
v0x144f1af50_0 .var "read_ptr", 4 0;
v0x144f1b060_0 .net "rst_in", 0 0, v0x144f202d0_0;  alias, 1 drivers
v0x144f1b0f0 .array "valid", 0 15, 0 0;
v0x144f1b300_0 .var "valid_out", 0 0;
v0x144f1b3a0_0 .var "write_ptr", 4 0;
v0x144f1b0f0_0 .array/port v0x144f1b0f0, 0;
v0x144f1b0f0_1 .array/port v0x144f1b0f0, 1;
E_0x144f1a700/0 .event anyedge, v0x144f1af50_0, v0x144f1b3a0_0, v0x144f1b0f0_0, v0x144f1b0f0_1;
v0x144f1b0f0_2 .array/port v0x144f1b0f0, 2;
v0x144f1b0f0_3 .array/port v0x144f1b0f0, 3;
v0x144f1b0f0_4 .array/port v0x144f1b0f0, 4;
v0x144f1b0f0_5 .array/port v0x144f1b0f0, 5;
E_0x144f1a700/1 .event anyedge, v0x144f1b0f0_2, v0x144f1b0f0_3, v0x144f1b0f0_4, v0x144f1b0f0_5;
v0x144f1b0f0_6 .array/port v0x144f1b0f0, 6;
v0x144f1b0f0_7 .array/port v0x144f1b0f0, 7;
v0x144f1b0f0_8 .array/port v0x144f1b0f0, 8;
v0x144f1b0f0_9 .array/port v0x144f1b0f0, 9;
E_0x144f1a700/2 .event anyedge, v0x144f1b0f0_6, v0x144f1b0f0_7, v0x144f1b0f0_8, v0x144f1b0f0_9;
v0x144f1b0f0_10 .array/port v0x144f1b0f0, 10;
v0x144f1b0f0_11 .array/port v0x144f1b0f0, 11;
v0x144f1b0f0_12 .array/port v0x144f1b0f0, 12;
v0x144f1b0f0_13 .array/port v0x144f1b0f0, 13;
E_0x144f1a700/3 .event anyedge, v0x144f1b0f0_10, v0x144f1b0f0_11, v0x144f1b0f0_12, v0x144f1b0f0_13;
v0x144f1b0f0_14 .array/port v0x144f1b0f0, 14;
v0x144f1b0f0_15 .array/port v0x144f1b0f0, 15;
E_0x144f1a700/4 .event anyedge, v0x144f1b0f0_14, v0x144f1b0f0_15;
E_0x144f1a700 .event/or E_0x144f1a700/0, E_0x144f1a700/1, E_0x144f1a700/2, E_0x144f1a700/3, E_0x144f1a700/4;
S_0x144f1a7d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x144f1a2c0;
 .timescale -9 -12;
v0x144f1a990_0 .var/2s "i", 31 0;
S_0x144f1d430 .scope module, "vmem" "visited" 3 57, 9 10 0, S_0x144f04620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "v_addr_valid_in";
    .port_info 4 /OUTPUT 1 "visited_out";
    .port_info 5 /OUTPUT 1 "valid_v_out";
P_0x144f18df0 .param/l "PROC_BITS" 0 9 10, +C4<00000000000000000000000000000000>;
v0x144f1eaf0_0 .net "clk_in", 0 0, v0x144f1f290_0;  alias, 1 drivers
v0x144f1ec90_0 .var "counter2", 1 0;
v0x144f1ed20_0 .net "rst_in", 0 0, v0x144f202d0_0;  alias, 1 drivers
v0x144f1eeb0_0 .net "v_addr_in", 31 0, v0x144f1cfc0_0;  alias, 1 drivers
v0x144f1ef40_0 .net "v_addr_valid_in", 0 0, v0x144f1d050_0;  alias, 1 drivers
v0x144f1efd0_0 .var "valid_v_out", 0 0;
v0x144f1f060_0 .net "visited", 0 0, L_0x144f20cb0;  1 drivers
v0x144f1f0f0_0 .var "visited_out", 0 0;
v0x144f1f180_0 .var "write_v_valid_in", 0 0;
L_0x144f20d60 .part v0x144f1cfc0_0, 0, 10;
S_0x144f1d720 .scope module, "bram_3_2" "xilinx_single_port_ram_read_first" 9 125, 6 10 0, S_0x144f1d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x144f1d8e0 .param/str "INIT_FILE" 0 6 14, "data/empty.mem";
P_0x144f1d920 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x144f1d960 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x144f1d9a0 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000000001>;
v0x144f1e360 .array "BRAM", 0 1023, 0 0;
v0x144f1e400_0 .net "addra", 9 0, L_0x144f20d60;  1 drivers
v0x144f1e4b0_0 .net "clka", 0 0, v0x144f1f290_0;  alias, 1 drivers
L_0x138040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f1e560_0 .net "dina", 0 0, L_0x138040370;  1 drivers
v0x144f1e600_0 .net "douta", 0 0, L_0x144f20cb0;  alias, 1 drivers
L_0x1380403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f1e6f0_0 .net "ena", 0 0, L_0x1380403b8;  1 drivers
v0x144f1e790_0 .var "ram_data", 0 0;
L_0x138040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144f1e840_0 .net "regcea", 0 0, L_0x138040400;  1 drivers
v0x144f1e8e0_0 .net "rsta", 0 0, v0x144f202d0_0;  alias, 1 drivers
v0x144f1e9f0_0 .net "wea", 0 0, v0x144f1f180_0;  1 drivers
S_0x144f1dc40 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x144f1d720;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x144f1dc40
v0x144f1ded0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.vmem.bram_3_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x144f1ded0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x144f1ded0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x144f1ded0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x144f1df70 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x144f1d720;
 .timescale -9 -12;
L_0x144f20cb0 .functor BUFZ 1, v0x144f1e0e0_0, C4<0>, C4<0>, C4<0>;
v0x144f1e0e0_0 .var "douta_reg", 0 0;
S_0x144f1e180 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x144f1d720;
 .timescale -9 -12;
    .scope S_0x144f158a0;
T_3 ;
    %vpi_call/w 5 51 "$readmemh", P_0x144f04e00, v0x144f15a80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x144f15510;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f15730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f157f0_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x144f15510;
T_5 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f165c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144f15730_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x144f16480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x144f16320_0;
    %assign/vec4 v0x144f15730_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x144f15510;
T_6 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f16750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144f157f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x144f16520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x144f163d0_0;
    %assign/vec4 v0x144f157f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x144f04c40;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f16320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f163d0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x144f04c40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f16270_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x144f16270_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x144f15a80, v0x144f16270_0 > {0 0 0};
    %load/vec4 v0x144f16270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x144f16270_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x144f04c40;
T_9 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f16130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x144f167e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x144f15e00_0;
    %load/vec4 v0x144f15b20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f15a80, 0, 4;
T_9.2 ;
    %load/vec4 v0x144f15b20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x144f15a80, 4;
    %assign/vec4 v0x144f16320_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x144f04c40;
T_10 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f161d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x144f16870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x144f15ea0_0;
    %load/vec4 v0x144f15bd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f15a80, 0, 4;
T_10.2 ;
    %load/vec4 v0x144f15bd0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x144f15a80, 4;
    %assign/vec4 v0x144f163d0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144f17480;
T_11 ;
    %vpi_call/w 6 33 "$readmemh", P_0x144f16bd0, v0x144f17660, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x144f17270;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f173e0_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x144f17270;
T_13 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f17c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144f173e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x144f17b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x144f17ab0_0;
    %assign/vec4 v0x144f173e0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x144f16a00;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f17ab0_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x144f16a00;
T_15 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f17a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x144f17d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x144f178a0_0;
    %load/vec4 v0x144f17700_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f17660, 0, 4;
T_15.2 ;
    %load/vec4 v0x144f17700_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x144f17660, 4;
    %assign/vec4 v0x144f17ab0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x144f04790;
T_16 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f18920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f17ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f17f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f17f70_0, 0;
T_16.0 ;
    %load/vec4 v0x144f18730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f18000_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x144f18000_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x144f18000_0, 0;
T_16.3 ;
    %load/vec4 v0x144f18540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f17ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f18390_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f17ee0_0, 0;
T_16.5 ;
    %load/vec4 v0x144f17ee0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f18390_0, 0;
    %load/vec4 v0x144f18540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f17ee0_0, 0;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f18390_0, 0;
T_16.7 ;
    %load/vec4 v0x144f185e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f17f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f184a0_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f17f70_0, 0;
T_16.11 ;
    %load/vec4 v0x144f17f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f184a0_0, 0;
    %load/vec4 v0x144f185e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f17f70_0, 0;
T_16.14 ;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f184a0_0, 0;
T_16.13 ;
    %load/vec4 v0x144f18000_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f18890_0, 0;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f18890_0, 0;
T_16.17 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x144f1e180;
T_17 ;
    %vpi_call/w 6 33 "$readmemh", P_0x144f1d8e0, v0x144f1e360, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x144f1df70;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1e0e0_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x144f1df70;
T_19 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f1e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1e0e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x144f1e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x144f1e790_0;
    %assign/vec4 v0x144f1e0e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x144f1d720;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1e790_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0x144f1d720;
T_21 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f1e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x144f1e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x144f1e560_0;
    %load/vec4 v0x144f1e400_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f1e360, 0, 4;
T_21.2 ;
    %load/vec4 v0x144f1e400_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x144f1e360, 4;
    %assign/vec4 v0x144f1e790_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x144f1d430;
T_22 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f1ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1f0f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x144f1ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x144f1ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1efd0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x144f1ec90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x144f1f060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1efd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1f0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f1ec90_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1f180_0, 0;
    %load/vec4 v0x144f1ec90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x144f1ec90_0, 0;
T_22.7 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x144f1ec90_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1f0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x144f1ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1f180_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x144f1ec90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.10, 5;
    %load/vec4 v0x144f1ec90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x144f1ec90_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1efd0_0, 0;
T_22.11 ;
T_22.9 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x144f19170;
T_23 ;
Ewait_0 .event/or E_0x144f19580, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x144f19dc0_0;
    %load/vec4 v0x144f1a130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.0, 4;
    %load/vec4 v0x144f19dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x144f19fe0, 4;
    %nor/r;
    %and;
T_23.0;
    %store/vec4 v0x144f19a50_0, 0, 1;
    %load/vec4 v0x144f19dc0_0;
    %load/vec4 v0x144f1a130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.1, 4;
    %load/vec4 v0x144f19dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x144f19fe0, 4;
    %and;
T_23.1;
    %store/vec4 v0x144f19c90_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x144f19170;
T_24 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f19ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_1, S_0x144f195f0;
    %jmp t_0;
    .scope S_0x144f195f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f197c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x144f197c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x144f197c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f19d20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x144f197c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f19fe0, 0, 4;
    %load/vec4 v0x144f197c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x144f197c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x144f19170;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144f19920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x144f19dc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x144f1a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1a090_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x144f199c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.7, 10;
    %load/vec4 v0x144f19a50_0;
    %nor/r;
    %and;
T_24.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x144f19dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x144f19fe0, 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x144f19dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x144f19d20, 4;
    %assign/vec4 v0x144f19920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x144f19dc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f19fe0, 0, 4;
    %load/vec4 v0x144f19dc0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %load/vec4 v0x144f19dc0_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %assign/vec4 v0x144f19dc0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1a090_0, 0;
T_24.5 ;
    %load/vec4 v0x144f19c00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.13, 10;
    %load/vec4 v0x144f19c90_0;
    %nor/r;
    %and;
T_24.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x144f1a130_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x144f19fe0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x144f19ae0_0;
    %load/vec4 v0x144f1a130_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f19d20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x144f1a130_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f19fe0, 0, 4;
    %load/vec4 v0x144f1a130_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.14, 8;
    %load/vec4 v0x144f1a130_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %assign/vec4 v0x144f1a130_0, 0;
T_24.10 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x144f1a2c0;
T_25 ;
Ewait_1 .event/or E_0x144f1a700, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x144f1af50_0;
    %load/vec4 v0x144f1b3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.0, 4;
    %load/vec4 v0x144f1af50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f1b0f0, 4;
    %nor/r;
    %and;
T_25.0;
    %store/vec4 v0x144f1ac20_0, 0, 1;
    %load/vec4 v0x144f1af50_0;
    %load/vec4 v0x144f1b3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.1, 4;
    %load/vec4 v0x144f1af50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f1b0f0, 4;
    %and;
T_25.1;
    %store/vec4 v0x144f1ae20_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x144f1a2c0;
T_26 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f1b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %fork t_3, S_0x144f1a7d0;
    %jmp t_2;
    .scope S_0x144f1a7d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f1a990_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x144f1a990_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x144f1a990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f1aeb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x144f1a990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f1b0f0, 0, 4;
    %load/vec4 v0x144f1a990_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x144f1a990_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0x144f1a2c0;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144f1aaf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x144f1af50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x144f1b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1b300_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x144f1ab90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.7, 10;
    %load/vec4 v0x144f1ac20_0;
    %nor/r;
    %and;
T_26.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x144f1af50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f1b0f0, 4;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x144f1af50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f1aeb0, 4;
    %assign/vec4 v0x144f1aaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x144f1af50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f1b0f0, 0, 4;
    %load/vec4 v0x144f1af50_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %load/vec4 v0x144f1af50_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %assign/vec4 v0x144f1af50_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1b300_0, 0;
T_26.5 ;
    %load/vec4 v0x144f1ad90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.13, 10;
    %load/vec4 v0x144f1ae20_0;
    %nor/r;
    %and;
T_26.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v0x144f1b3a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x144f1b0f0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x144f1acb0_0;
    %load/vec4 v0x144f1b3a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f1aeb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x144f1b3a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144f1b0f0, 0, 4;
    %load/vec4 v0x144f1b3a0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.14, 8;
    %load/vec4 v0x144f1b3a0_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x144f1b3a0_0, 0;
T_26.10 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x144f18bc0;
T_27 ;
    %wait E_0x144f156e0;
    %load/vec4 v0x144f1ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1ca60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144f1bc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c9d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x144f1cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x144f1cea0_0;
    %addi 5, 0, 32;
    %assign/vec4 v0x144f1c160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1cd80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144f1bc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c9d0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x144f1bf20_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.6, 4;
    %load/vec4 v0x144f1c280_0;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x144f1bf20_0;
    %assign/vec4 v0x144f1bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1cd80_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x144f1cd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.9, 9;
    %load/vec4 v0x144f1c1f0_0;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c310_0, 0;
    %load/vec4 v0x144f1be90_0;
    %assign/vec4 v0x144f1cfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1d050_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x144f1cd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.12, 9;
    %load/vec4 v0x144f1d170_0;
    %and;
T_27.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x144f1d0e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1caf0_0, 0;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1cd80_0, 0;
T_27.14 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x144f1caf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.18, 10;
    %load/vec4 v0x144f1cd80_0;
    %inv;
    %and;
T_27.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.17, 9;
    %load/vec4 v0x144f1bfb0_0;
    %load/vec4 v0x144f1bf20_0;
    %subi 4294967293, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x144f1bfb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x144f1bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c310_0, 0;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x144f1caf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.21, 9;
    %load/vec4 v0x144f1cd80_0;
    %and;
T_27.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1cd80_0, 0;
    %load/vec4 v0x144f1bf20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x144f1bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c310_0, 0;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1d050_0, 0;
T_27.20 ;
T_27.16 ;
T_27.11 ;
T_27.8 ;
T_27.5 ;
    %load/vec4 v0x144f1bf20_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.24, 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x144f1bc90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x144f1c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c040_0, 0;
    %jmp T_27.26;
T_27.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c3a0_0, 0;
    %load/vec4 v0x144f1c160_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x144f1c160_0, 0;
T_27.26 ;
    %jmp T_27.23;
T_27.22 ;
    %load/vec4 v0x144f1c040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.29, 9;
    %load/vec4 v0x144f1c660_0;
    %inv;
    %and;
T_27.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0x144f1c160_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x144f1c160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c040_0, 0;
    %jmp T_27.28;
T_27.27 ;
    %load/vec4 v0x144f1c660_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.32, 9;
    %load/vec4 v0x144f1cd80_0;
    %inv;
    %and;
T_27.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c040_0, 0;
T_27.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c3a0_0, 0;
T_27.28 ;
T_27.23 ;
    %load/vec4 v0x144f1bf20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144f1c9d0_0, 0;
    %jmp T_27.34;
T_27.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144f1c9d0_0, 0;
T_27.34 ;
    %load/vec4 v0x144f1c1f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.38, 10;
    %load/vec4 v0x144f1c920_0;
    %inv;
    %and;
T_27.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.37, 9;
    %load/vec4 v0x144f1cd80_0;
    %inv;
    %and;
T_27.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.35, 8;
    %load/vec4 v0x144f1bc90_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_27.39, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_27.40, 8;
T_27.39 ; End of true expr.
    %load/vec4 v0x144f1bc90_0;
    %addi 1, 0, 4;
    %jmp/0 T_27.40, 8;
 ; End of false expr.
    %blend;
T_27.40;
    %assign/vec4 v0x144f1bc90_0, 0;
T_27.35 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x144f04620;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x144f1f290_0;
    %nor/r;
    %store/vec4 v0x144f1f290_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x144f04620;
T_29 ;
    %vpi_call/w 3 121 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144f04620 {0 0 0};
    %vpi_call/w 3 123 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1f290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f202d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144f20360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f202d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f202d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x144f20360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x144f20360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x144f20360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f203f0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1ff50_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144f1fb80_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 298 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/graph_fetch.sv";
    "hdl/fifo.sv";
    "hdl/visited.sv";
