{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543437575888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437575895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:39:35 2018 " "Processing started: Wed Nov 28 14:39:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437575895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437575895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437575895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543437576795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543437576795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437584829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437584829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543437585069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dumb_stuff.bdf 1 1 " "Using design file dumb_stuff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dumb_stuff " "Found entity 1: dumb_stuff" {  } { { "dumb_stuff.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/dumb_stuff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437585279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543437585279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dumb_stuff dumb_stuff:inst2 " "Elaborating entity \"dumb_stuff\" for hierarchy \"dumb_stuff:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "U:/cpre281/labs/lab11/test/test.bdf" { { 272 736 880 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437585279 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(13) " "Verilog HDL Expression warning at seven_seg_decoder.v(13): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(14) " "Verilog HDL Expression warning at seven_seg_decoder.v(14): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(15) " "Verilog HDL Expression warning at seven_seg_decoder.v(15): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(16) " "Verilog HDL Expression warning at seven_seg_decoder.v(16): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(17) " "Verilog HDL Expression warning at seven_seg_decoder.v(17): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(18) " "Verilog HDL Expression warning at seven_seg_decoder.v(18): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(19) " "Verilog HDL Expression warning at seven_seg_decoder.v(19): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(20) " "Verilog HDL Expression warning at seven_seg_decoder.v(20): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(21) " "Verilog HDL Expression warning at seven_seg_decoder.v(21): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(22) " "Verilog HDL Expression warning at seven_seg_decoder.v(22): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(23) " "Verilog HDL Expression warning at seven_seg_decoder.v(23): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(24) " "Verilog HDL Expression warning at seven_seg_decoder.v(24): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543437585379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab11/test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437585389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543437585389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder dumb_stuff:inst2\|seven_seg_decoder:inst28 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"dumb_stuff:inst2\|seven_seg_decoder:inst28\"" {  } { { "dumb_stuff.bdf" "inst28" { Schematic "U:/cpre281/labs/lab11/test/dumb_stuff.bdf" { { 608 248 560 688 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437585389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437585489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543437585489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator dumb_stuff:inst2\|clock_generator:inst27 " "Elaborating entity \"clock_generator\" for hierarchy \"dumb_stuff:inst2\|clock_generator:inst27\"" {  } { { "dumb_stuff.bdf" "inst27" { Schematic "U:/cpre281/labs/lab11/test/dumb_stuff.bdf" { { 928 32 184 992 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437585489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437585589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543437585589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/cpre281/labs/lab11/test/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437585589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543437585689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543437585689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "U:/cpre281/labs/lab11/test/test.bdf" { { 288 488 624 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437585699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543437587020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543437588234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543437588234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543437588784 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543437588784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543437588784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543437588784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437588974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 14:39:48 2018 " "Processing ended: Wed Nov 28 14:39:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437588974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437588974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437588974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543437588974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543437590785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437590795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:39:50 2018 " "Processing started: Wed Nov 28 14:39:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437590795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543437590795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543437590795 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543437590915 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1543437590915 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1543437590915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543437591185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543437591195 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543437591295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543437591345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543437591345 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543437591705 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543437591946 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543437591946 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543437591946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543437591946 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543437591946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543437591956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543437593086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543437593086 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543437593086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543437593086 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543437593106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Board~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Board~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593116 ""}  } { { "test.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/test.bdf" { { 328 200 368 344 "Board" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst1\|clock_divider_1024:inst\|inst10  " "Automatically promoted node debouncer:inst1\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst1\|clock_divider_1024:inst\|inst10~0 " "Destination node debouncer:inst1\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593116 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst1\|inst2  " "Automatically promoted node debouncer:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593116 ""}  } { { "debouncer.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/debouncer.bdf" { { 160 664 728 240 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "Automatically promoted node dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10~0 " "Destination node dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593116 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "Automatically promoted node dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10~0 " "Destination node dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593126 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10~0 " "Destination node dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593126 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10~0 " "Destination node dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593126 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "Automatically promoted node dumb_stuff:inst2\|clock_generator:inst27\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dumb_stuff:inst2\|clock_generator:inst27\|inst7~0 " "Destination node dumb_stuff:inst2\|clock_generator:inst27\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593126 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dumb_stuff:inst\|clock_generator:inst27\|inst7  " "Automatically promoted node dumb_stuff:inst\|clock_generator:inst27\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543437593126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dumb_stuff:inst\|clock_generator:inst27\|inst7~0 " "Destination node dumb_stuff:inst\|clock_generator:inst27\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543437593126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543437593126 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/labs/lab11/test/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543437593126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543437593546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543437593566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543437593576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543437593576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437593606 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543437593676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543437595909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437596009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543437596039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543437599091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437599091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543437599413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "U:/cpre281/labs/lab11/test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543437602001 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543437602001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543437602861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543437602861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437602871 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543437603161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543437603181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543437603622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543437603622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543437603832 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543437604302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/cpre281/labs/lab11/test/output_files/test.fit.smsg " "Generated suppressed messages file U:/cpre281/labs/lab11/test/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543437604724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1636 " "Peak virtual memory: 1636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437606880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 14:40:06 2018 " "Processing ended: Wed Nov 28 14:40:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437606880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437606880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437606880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543437606880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543437609391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437609401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:40:09 2018 " "Processing started: Wed Nov 28 14:40:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437609401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543437609401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543437609401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543437609921 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543437612173 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543437612313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437613498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 14:40:13 2018 " "Processing ended: Wed Nov 28 14:40:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437613498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437613498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437613498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543437613498 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543437614379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543437615079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543437615089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:40:14 2018 " "Processing started: Wed Nov 28 14:40:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543437615089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543437615089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543437615089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543437615199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543437615669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543437615669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437615709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437615709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543437616401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437616401 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dumb_stuff:inst2\|clock_generator:inst27\|inst7 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " "create_clock -period 1.000 -name dumb_stuff:inst2\|clock_generator:inst27\|inst7 dumb_stuff:inst2\|clock_generator:inst27\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst1\|inst2 debouncer:inst1\|inst2 " "create_clock -period 1.000 -name debouncer:inst1\|inst2 debouncer:inst1\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst1\|inst10 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst1\|inst10 debouncer:inst1\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst\|inst10 debouncer:inst1\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst\|inst10 debouncer:inst1\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Board Board " "create_clock -period 1.000 -name Board Board" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dumb_stuff:inst\|clock_generator:inst27\|inst7 dumb_stuff:inst\|clock_generator:inst27\|inst7 " "create_clock -period 1.000 -name dumb_stuff:inst\|clock_generator:inst27\|inst7 dumb_stuff:inst\|clock_generator:inst27\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Manual Manual " "create_clock -period 1.000 -name Manual Manual" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543437616401 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543437616401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543437616421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543437616421 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543437616421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543437616591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543437616771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543437616771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.533 " "Worst-case setup slack is -2.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533              -7.240 debouncer:inst1\|inst2  " "   -2.533              -7.240 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394              -6.995 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -2.394              -6.995 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333              -8.243 Board  " "   -2.333              -8.243 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332              -7.237 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -2.332              -7.237 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.263              -6.574 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -2.263              -6.574 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056              -6.008 Manual  " "   -2.056              -6.008 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019              -4.420 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -2.019              -4.420 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941              -3.803 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.941              -3.803 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -0.969 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -0.969              -0.969 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "    0.068               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "    0.068               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437616831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Board  " "    0.402               0.000 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "    0.402               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 debouncer:inst1\|inst2  " "    0.403               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "    0.403               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "    0.404               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Manual  " "    0.440               0.000 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "    0.978               0.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437616931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437616931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543437617011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543437617101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Board  " "   -3.000             -15.850 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Manual  " "   -3.000             -15.850 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst1\|inst2  " "   -1.285             -12.850 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "   -1.285              -2.570 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "   -1.285              -2.570 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437617171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437617171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543437619422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543437619432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543437619682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543437619922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543437620002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543437620002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.249 " "Worst-case setup slack is -2.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249              -5.683 debouncer:inst1\|inst2  " "   -2.249              -5.683 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.112              -5.503 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -2.112              -5.503 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060              -5.672 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -2.060              -5.672 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045              -6.531 Board  " "   -2.045              -6.531 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.999              -5.201 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.999              -5.201 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798              -4.542 Manual  " "   -1.798              -4.542 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793              -3.643 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.793              -3.643 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722              -2.926 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.722              -2.926 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -0.826 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -0.826              -0.826 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "    0.157               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "    0.159               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437620083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 debouncer:inst1\|inst2  " "    0.352               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Board  " "    0.353               0.000 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "    0.354               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "    0.354               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "    0.355               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Manual  " "    0.387               0.000 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "    0.965               0.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437620173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543437620253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543437620353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Board  " "   -3.000             -15.850 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Manual  " "   -3.000             -15.850 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst1\|inst2  " "   -1.285             -12.850 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "   -1.285              -2.570 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "   -1.285              -2.570 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437620423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437620423 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543437622184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543437622354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543437622364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543437622364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.927 " "Worst-case setup slack is -0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927              -0.927 debouncer:inst1\|inst2  " "   -0.927              -0.927 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801              -0.847 Board  " "   -0.801              -0.847 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708              -0.708 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -0.708              -0.708 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637              -0.637 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -0.637              -0.637 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -0.592 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -0.592              -0.592 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -0.586 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -0.586              -0.586 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -0.494 Manual  " "   -0.494              -0.494 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -0.470              -0.470 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -0.455 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -0.455              -0.455 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "    0.546               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "    0.546               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437622444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Board  " "    0.180               0.000 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.180               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 debouncer:inst1\|inst2  " "    0.181               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "    0.181               0.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "    0.182               0.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "    0.183               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Manual  " "    0.201               0.000 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "    0.424               0.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437622544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543437622634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543437622734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.690 Manual  " "   -3.000             -14.690 Manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.600 Board  " "   -3.000             -13.600 Board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 debouncer:inst1\|inst2  " "   -1.000             -10.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.000              -7.000 dumb_stuff:inst2\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.000              -7.000 dumb_stuff:inst\|clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7  " "   -1.000              -2.000 dumb_stuff:inst2\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 dumb_stuff:inst\|clock_generator:inst27\|inst7  " "   -1.000              -2.000 dumb_stuff:inst\|clock_generator:inst27\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543437622804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543437622804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543437625689 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543437625689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543437626450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 14:40:26 2018 " "Processing ended: Wed Nov 28 14:40:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543437626450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543437626450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543437626450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543437626450 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543437629735 ""}
