--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LCDtest.twx LCDtest.ncd -o LCDtest.twr LCDtest.pcf -ucf
LCDtest.ucf

Design file:              LCDtest.ncd
Physical constraint file: LCDtest.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3344 paths analyzed, 231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.985ns.
--------------------------------------------------------------------------------

Paths for end point lcd/lcd_code_0 (SLICE_X55Y30.SR), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_1 (FF)
  Destination:          lcd/lcd_code_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_1 to lcd/lcd_code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.XQ      Tcko                  0.592   lcd/Cs<1>
                                                       lcd/Cs_1
    SLICE_X64Y32.F4      net (fanout=50)       2.345   lcd/Cs<1>
    SLICE_X64Y32.X       Tilo                  0.759   lcd/_COND_3<4>
                                                       lcd/Msub__COND_3_Madd_xor<4>1
    SLICE_X55Y32.BY      net (fanout=1)        1.007   lcd/_COND_3<4>
    SLICE_X55Y32.Y       Tbyy                  0.850   lcd/mux_5_f6
                                                       lcd/mux_5_f6
    SLICE_X54Y32.G2      net (fanout=2)        0.135   lcd/mux_5_f6
    SLICE_X54Y32.Y       Tilo                  0.759   lcd/lcd_code_mux0001<5>162
                                                       lcd/lcd_code_mux0001<5>17
    SLICE_X54Y32.F4      net (fanout=1)        0.023   lcd/lcd_code_mux0001<5>17/O
    SLICE_X54Y32.X       Tilo                  0.759   lcd/lcd_code_mux0001<5>162
                                                       lcd/lcd_code_mux0001<5>162
    SLICE_X55Y30.SR      net (fanout=1)        0.844   lcd/lcd_code_mux0001<5>162
    SLICE_X55Y30.CLK     Tsrck                 0.910   lcd/lcd_code<0>
                                                       lcd/lcd_code_0
    -------------------------------------------------  ---------------------------
    Total                                      8.983ns (4.629ns logic, 4.354ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_2 (FF)
  Destination:          lcd/lcd_code_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.002 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_2 to lcd/lcd_code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y44.YQ      Tcko                  0.587   lcd/Cs<3>
                                                       lcd/Cs_2
    SLICE_X64Y32.F2      net (fanout=44)       2.182   lcd/Cs<2>
    SLICE_X64Y32.X       Tilo                  0.759   lcd/_COND_3<4>
                                                       lcd/Msub__COND_3_Madd_xor<4>1
    SLICE_X55Y32.BY      net (fanout=1)        1.007   lcd/_COND_3<4>
    SLICE_X55Y32.Y       Tbyy                  0.850   lcd/mux_5_f6
                                                       lcd/mux_5_f6
    SLICE_X54Y32.G2      net (fanout=2)        0.135   lcd/mux_5_f6
    SLICE_X54Y32.Y       Tilo                  0.759   lcd/lcd_code_mux0001<5>162
                                                       lcd/lcd_code_mux0001<5>17
    SLICE_X54Y32.F4      net (fanout=1)        0.023   lcd/lcd_code_mux0001<5>17/O
    SLICE_X54Y32.X       Tilo                  0.759   lcd/lcd_code_mux0001<5>162
                                                       lcd/lcd_code_mux0001<5>162
    SLICE_X55Y30.SR      net (fanout=1)        0.844   lcd/lcd_code_mux0001<5>162
    SLICE_X55Y30.CLK     Tsrck                 0.910   lcd/lcd_code<0>
                                                       lcd/lcd_code_0
    -------------------------------------------------  ---------------------------
    Total                                      8.815ns (4.624ns logic, 4.191ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_3 (FF)
  Destination:          lcd/lcd_code_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.702ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.002 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_3 to lcd/lcd_code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y44.XQ      Tcko                  0.591   lcd/Cs<3>
                                                       lcd/Cs_3
    SLICE_X50Y45.F1      net (fanout=44)       0.943   lcd/Cs<3>
    SLICE_X50Y45.X       Tilo                  0.759   lcd/off_delay<3>
                                                       lcd/Msub__COND_2_Madd_xor<3>11
    SLICE_X55Y36.BX      net (fanout=2)        1.065   lcd/_COND_2<3>
    SLICE_X55Y36.F5      Tbxf5                 0.589   lcd/mux4_5_f6
                                                       lcd/mux4_6_f5
    SLICE_X55Y36.FXINA   net (fanout=1)        0.000   lcd/mux4_6_f5
    SLICE_X55Y36.Y       Tif6y                 0.521   lcd/mux4_5_f6
                                                       lcd/mux4_5_f6
    SLICE_X55Y31.F2      net (fanout=2)        0.608   lcd/mux4_5_f6
    SLICE_X55Y31.X       Tilo                  0.704   lcd/lcd_code_mux0001<5>61
                                                       lcd/lcd_code_mux0001<5>61
    SLICE_X54Y32.F1      net (fanout=1)        0.409   lcd/lcd_code_mux0001<5>61
    SLICE_X54Y32.X       Tilo                  0.759   lcd/lcd_code_mux0001<5>162
                                                       lcd/lcd_code_mux0001<5>162
    SLICE_X55Y30.SR      net (fanout=1)        0.844   lcd/lcd_code_mux0001<5>162
    SLICE_X55Y30.CLK     Tsrck                 0.910   lcd/lcd_code<0>
                                                       lcd/lcd_code_0
    -------------------------------------------------  ---------------------------
    Total                                      8.702ns (4.833ns logic, 3.869ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point lcd/count_14 (SLICE_X44Y54.G1), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_11 (FF)
  Destination:          lcd/count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.974ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_11 to lcd/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y52.YQ      Tcko                  0.652   lcd/count<11>
                                                       lcd/count_11
    SLICE_X47Y48.G3      net (fanout=3)        1.162   lcd/count<11>
    SLICE_X47Y48.Y       Tilo                  0.704   lcd/chars_hold_and0000125
                                                       lcd/chars_hold_and0000125
    SLICE_X46Y52.F3      net (fanout=1)        0.273   lcd/chars_hold_and0000125
    SLICE_X46Y52.X       Tilo                  0.759   lcd/N20
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y46.F2      net (fanout=3)        0.933   lcd/N20
    SLICE_X46Y46.X       Tilo                  0.759   lcd/delay_state_cmp_eq0002
                                                       lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.F3      net (fanout=2)        0.646   lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.X       Tilo                  0.704   lcd/count_mux0000<0>147
                                                       lcd/count_mux0000<0>147
    SLICE_X44Y54.G1      net (fanout=20)       1.490   lcd/count_mux0000<0>147
    SLICE_X44Y54.CLK     Tgck                  0.892   lcd/count<15>
                                                       lcd/count_mux0000<5>1
                                                       lcd/count_14
    -------------------------------------------------  ---------------------------
    Total                                      8.974ns (4.470ns logic, 4.504ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_6 (FF)
  Destination:          lcd/count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.964ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.011 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_6 to lcd/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.YQ      Tcko                  0.652   lcd/count<7>
                                                       lcd/count_6
    SLICE_X46Y50.F2      net (fanout=3)        0.961   lcd/count<6>
    SLICE_X46Y50.X       Tilo                  0.759   lcd/chars_hold_and0000162
                                                       lcd/chars_hold_and0000162
    SLICE_X46Y52.F1      net (fanout=1)        0.409   lcd/chars_hold_and0000162
    SLICE_X46Y52.X       Tilo                  0.759   lcd/N20
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y46.F2      net (fanout=3)        0.933   lcd/N20
    SLICE_X46Y46.X       Tilo                  0.759   lcd/delay_state_cmp_eq0002
                                                       lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.F3      net (fanout=2)        0.646   lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.X       Tilo                  0.704   lcd/count_mux0000<0>147
                                                       lcd/count_mux0000<0>147
    SLICE_X44Y54.G1      net (fanout=20)       1.490   lcd/count_mux0000<0>147
    SLICE_X44Y54.CLK     Tgck                  0.892   lcd/count<15>
                                                       lcd/count_mux0000<5>1
                                                       lcd/count_14
    -------------------------------------------------  ---------------------------
    Total                                      8.964ns (4.525ns logic, 4.439ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_13 (FF)
  Destination:          lcd/count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.905ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_13 to lcd/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.XQ      Tcko                  0.592   lcd/count<13>
                                                       lcd/count_13
    SLICE_X47Y48.G1      net (fanout=3)        1.153   lcd/count<13>
    SLICE_X47Y48.Y       Tilo                  0.704   lcd/chars_hold_and0000125
                                                       lcd/chars_hold_and0000125
    SLICE_X46Y52.F3      net (fanout=1)        0.273   lcd/chars_hold_and0000125
    SLICE_X46Y52.X       Tilo                  0.759   lcd/N20
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y46.F2      net (fanout=3)        0.933   lcd/N20
    SLICE_X46Y46.X       Tilo                  0.759   lcd/delay_state_cmp_eq0002
                                                       lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.F3      net (fanout=2)        0.646   lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.X       Tilo                  0.704   lcd/count_mux0000<0>147
                                                       lcd/count_mux0000<0>147
    SLICE_X44Y54.G1      net (fanout=20)       1.490   lcd/count_mux0000<0>147
    SLICE_X44Y54.CLK     Tgck                  0.892   lcd/count<15>
                                                       lcd/count_mux0000<5>1
                                                       lcd/count_14
    -------------------------------------------------  ---------------------------
    Total                                      8.905ns (4.410ns logic, 4.495ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point lcd/count_18 (SLICE_X44Y56.G4), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_11 (FF)
  Destination:          lcd/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.947ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_11 to lcd/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y52.YQ      Tcko                  0.652   lcd/count<11>
                                                       lcd/count_11
    SLICE_X47Y48.G3      net (fanout=3)        1.162   lcd/count<11>
    SLICE_X47Y48.Y       Tilo                  0.704   lcd/chars_hold_and0000125
                                                       lcd/chars_hold_and0000125
    SLICE_X46Y52.F3      net (fanout=1)        0.273   lcd/chars_hold_and0000125
    SLICE_X46Y52.X       Tilo                  0.759   lcd/N20
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y46.F2      net (fanout=3)        0.933   lcd/N20
    SLICE_X46Y46.X       Tilo                  0.759   lcd/delay_state_cmp_eq0002
                                                       lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.F3      net (fanout=2)        0.646   lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.X       Tilo                  0.704   lcd/count_mux0000<0>147
                                                       lcd/count_mux0000<0>147
    SLICE_X44Y56.G4      net (fanout=20)       1.463   lcd/count_mux0000<0>147
    SLICE_X44Y56.CLK     Tgck                  0.892   lcd/count<19>
                                                       lcd/count_mux0000<1>1
                                                       lcd/count_18
    -------------------------------------------------  ---------------------------
    Total                                      8.947ns (4.470ns logic, 4.477ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_6 (FF)
  Destination:          lcd/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.937ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.008 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_6 to lcd/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.YQ      Tcko                  0.652   lcd/count<7>
                                                       lcd/count_6
    SLICE_X46Y50.F2      net (fanout=3)        0.961   lcd/count<6>
    SLICE_X46Y50.X       Tilo                  0.759   lcd/chars_hold_and0000162
                                                       lcd/chars_hold_and0000162
    SLICE_X46Y52.F1      net (fanout=1)        0.409   lcd/chars_hold_and0000162
    SLICE_X46Y52.X       Tilo                  0.759   lcd/N20
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y46.F2      net (fanout=3)        0.933   lcd/N20
    SLICE_X46Y46.X       Tilo                  0.759   lcd/delay_state_cmp_eq0002
                                                       lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.F3      net (fanout=2)        0.646   lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.X       Tilo                  0.704   lcd/count_mux0000<0>147
                                                       lcd/count_mux0000<0>147
    SLICE_X44Y56.G4      net (fanout=20)       1.463   lcd/count_mux0000<0>147
    SLICE_X44Y56.CLK     Tgck                  0.892   lcd/count<19>
                                                       lcd/count_mux0000<1>1
                                                       lcd/count_18
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (4.525ns logic, 4.412ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_13 (FF)
  Destination:          lcd/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.878ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_13 to lcd/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.XQ      Tcko                  0.592   lcd/count<13>
                                                       lcd/count_13
    SLICE_X47Y48.G1      net (fanout=3)        1.153   lcd/count<13>
    SLICE_X47Y48.Y       Tilo                  0.704   lcd/chars_hold_and0000125
                                                       lcd/chars_hold_and0000125
    SLICE_X46Y52.F3      net (fanout=1)        0.273   lcd/chars_hold_and0000125
    SLICE_X46Y52.X       Tilo                  0.759   lcd/N20
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y46.F2      net (fanout=3)        0.933   lcd/N20
    SLICE_X46Y46.X       Tilo                  0.759   lcd/delay_state_cmp_eq0002
                                                       lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.F3      net (fanout=2)        0.646   lcd/delay_state_cmp_eq0002
    SLICE_X47Y47.X       Tilo                  0.704   lcd/count_mux0000<0>147
                                                       lcd/count_mux0000<0>147
    SLICE_X44Y56.G4      net (fanout=20)       1.463   lcd/count_mux0000<0>147
    SLICE_X44Y56.CLK     Tgck                  0.892   lcd/count<19>
                                                       lcd/count_mux0000<1>1
                                                       lcd/count_18
    -------------------------------------------------  ---------------------------
    Total                                      8.878ns (4.410ns logic, 4.468ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd/lcd_rs (SLICE_X65Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/lcd_code_5 (FF)
  Destination:          lcd/lcd_rs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/lcd_code_5 to lcd/lcd_rs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y39.XQ      Tcko                  0.473   lcd/lcd_code<5>
                                                       lcd/lcd_code_5
    SLICE_X65Y37.BY      net (fanout=1)        0.377   lcd/lcd_code<5>
    SLICE_X65Y37.CLK     Tckdi       (-Th)    -0.135   lcd/lcd_rs
                                                       lcd/lcd_rs
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.608ns logic, 0.377ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd/lcd_7 (SLICE_X64Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/lcd_code_3 (FF)
  Destination:          lcd/lcd_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.056 - 0.058)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/lcd_code_3 to lcd/lcd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y32.XQ      Tcko                  0.473   lcd/lcd_code<3>
                                                       lcd/lcd_code_3
    SLICE_X64Y26.BX      net (fanout=1)        0.554   lcd/lcd_code<3>
    SLICE_X64Y26.CLK     Tckdi       (-Th)    -0.134   lcd/lcd_7
                                                       lcd/lcd_7
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.607ns logic, 0.554ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point lcd/Cs_3 (SLICE_X55Y44.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/Cs_2 (FF)
  Destination:          lcd/Cs_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/Cs_2 to lcd/Cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y44.YQ      Tcko                  0.470   lcd/Cs<3>
                                                       lcd/Cs_2
    SLICE_X55Y44.F3      net (fanout=44)       0.404   lcd/Cs<2>
    SLICE_X55Y44.CLK     Tckf        (-Th)    -0.516   lcd/Cs<3>
                                                       lcd/Mcount_Cs_xor<3>11
                                                       lcd/Cs_3
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.986ns logic, 0.404ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: lcd/chars_hold<3>/CLK
  Logical resource: lcd/chars_hold_3/CK
  Location pin: SLICE_X64Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: lcd/chars_hold<3>/CLK
  Logical resource: lcd/chars_hold_3/CK
  Location pin: SLICE_X64Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: lcd/chars_hold<3>/CLK
  Logical resource: lcd/chars_hold_3/CK
  Location pin: SLICE_X64Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.985|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3344 paths, 0 nets, and 646 connections

Design statistics:
   Minimum period:   8.985ns{1}   (Maximum frequency: 111.297MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 07 10:15:50 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



