#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 30 16:55:42 2023
# Process ID: 51970
# Current directory: /home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.runs/hw_platform_aes_axi_ip_if_0_0_synth_1
# Command line: vivado -log hw_platform_aes_axi_ip_if_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw_platform_aes_axi_ip_if_0_0.tcl
# Log file: /home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.runs/hw_platform_aes_axi_ip_if_0_0_synth_1/hw_platform_aes_axi_ip_if_0_0.vds
# Journal file: /home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.runs/hw_platform_aes_axi_ip_if_0_0_synth_1/vivado.jou
# Running On: pcpucci, OS: Linux, CPU Frequency: 3799.714 MHz, CPU Physical cores: 4, Host memory: 16550 MB
#-----------------------------------------------------------
source hw_platform_aes_axi_ip_if_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/riccardo/git/aes-cryptocore/hw_platform_300923/ip_repo/aes_axi_ip_if_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/riccardo/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_platform_aes_axi_ip_if_0_0
Command: synth_design -top hw_platform_aes_axi_ip_if_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52085
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/riccardo/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.746 ; gain = 371.738 ; free physical = 194 ; free virtual = 4132
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2953.781; parent = 1978.719; children = 975.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hw_platform_aes_axi_ip_if_0_0' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ip/hw_platform_aes_axi_ip_if_0_0/synth/hw_platform_aes_axi_ip_if_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'aes_axi_ip_if_v1_0' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'aes_axi_ip_if_v1_0_S00_AXI' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'aes_128' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/aes_128.v:17]
INFO: [Synth 8-6157] synthesizing module 'expand_key_128' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/aes_128.v:59]
INFO: [Synth 8-6157] synthesizing module 'S4' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:32]
INFO: [Synth 8-6157] synthesizing module 'S' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:59]
INFO: [Synth 8-6155] done synthesizing module 'S' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:59]
INFO: [Synth 8-6155] done synthesizing module 'S4' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:32]
INFO: [Synth 8-6155] done synthesizing module 'expand_key_128' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/aes_128.v:59]
INFO: [Synth 8-6157] synthesizing module 'one_round' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/round.v:18]
INFO: [Synth 8-6157] synthesizing module 'table_lookup' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:17]
INFO: [Synth 8-6157] synthesizing module 'T' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:45]
INFO: [Synth 8-6157] synthesizing module 'xS' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:326]
INFO: [Synth 8-6155] done synthesizing module 'xS' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:326]
INFO: [Synth 8-6155] done synthesizing module 'T' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:45]
INFO: [Synth 8-6155] done synthesizing module 'table_lookup' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/table.v:17]
INFO: [Synth 8-6155] done synthesizing module 'one_round' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/round.v:18]
INFO: [Synth 8-6157] synthesizing module 'final_round' [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/round.v:50]
INFO: [Synth 8-6155] done synthesizing module 'final_round' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/round.v:50]
INFO: [Synth 8-6155] done synthesizing module 'aes_128' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/src/aes_128.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aes_axi_ip_if_v1_0_S00_AXI' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'aes_axi_ip_if_v1_0' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hw_platform_aes_axi_ip_if_0_0' (0#1) [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ip/hw_platform_aes_axi_ip_if_0_0/synth/hw_platform_aes_axi_ip_if_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0_S00_AXI.v:242]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.gen/sources_1/bd/hw_platform/ipshared/cb1f/hdl/aes_axi_ip_if_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module aes_axi_ip_if_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module aes_axi_ip_if_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module aes_axi_ip_if_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module aes_axi_ip_if_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module aes_axi_ip_if_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module aes_axi_ip_if_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2052.684 ; gain = 448.676 ; free physical = 322 ; free virtual = 4159
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3027.750; parent = 2052.688; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.527 ; gain = 463.520 ; free physical = 311 ; free virtual = 4148
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3042.594; parent = 2067.531; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.527 ; gain = 463.520 ; free physical = 308 ; free virtual = 4146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3042.594; parent = 2067.531; children = 975.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2067.527 ; gain = 0.000 ; free physical = 272 ; free virtual = 4110
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.277 ; gain = 0.000 ; free physical = 265 ; free virtual = 4131
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2222.277 ; gain = 0.000 ; free physical = 249 ; free virtual = 4115
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/riccardo/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2222.277 ; gain = 618.270 ; free physical = 424 ; free virtual = 4290
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3165.328; parent = 2190.266; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2222.277 ; gain = 618.270 ; free physical = 420 ; free virtual = 4285
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3165.328; parent = 2190.266; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2222.277 ; gain = 618.270 ; free physical = 415 ; free virtual = 4281
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3165.328; parent = 2190.266; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2222.277 ; gain = 618.270 ; free physical = 485 ; free virtual = 4360
Synthesis current peak Physical Memory [PSS] (MB): peak = 1205.752; parent = 1052.324; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3165.328; parent = 2190.266; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 74    
	   5 Input     32 Bit         XORs := 36    
	   2 Input      8 Bit         XORs := 154   
+---Registers : 
	              128 Bit    Registers := 22    
	               32 Bit    Registers := 49    
	                8 Bit    Registers := 344   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 344   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	  13 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module hw_platform_aes_axi_ip_if_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module hw_platform_aes_axi_ip_if_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module hw_platform_aes_axi_ip_if_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module hw_platform_aes_axi_ip_if_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module hw_platform_aes_axi_ip_if_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module hw_platform_aes_axi_ip_if_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2222.277 ; gain = 618.270 ; free physical = 153 ; free virtual = 3779
Synthesis current peak Physical Memory [PSS] (MB): peak = 1223.093; parent = 1079.391; children = 153.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3165.328; parent = 2190.266; children = 975.062
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 344, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t2/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_3/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_2/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_1/out     | 256x8         | LUT            | 
|expand_key_128 | S4_0/S_0/out     | 256x8         | LUT            | 
|one_round      | t0/t0/s0/out     | 256x8         | LUT            | 
|one_round      | t0/t0/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t1/s0/out     | 256x8         | LUT            | 
|one_round      | t0/t1/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t2/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t2/s0/out     | 256x8         | LUT            | 
|one_round      | t0/t3/s4/out     | 256x8         | LUT            | 
|one_round      | t0/t3/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t0/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t0/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t1/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t1/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t2/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t2/s0/out     | 256x8         | LUT            | 
|one_round      | t1/t3/s4/out     | 256x8         | LUT            | 
|one_round      | t1/t3/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t0/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t0/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t1/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t1/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t2/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t2/s0/out     | 256x8         | LUT            | 
|one_round      | t2/t3/s4/out     | 256x8         | LUT            | 
|one_round      | t2/t3/s0/out     | 256x8         | LUT            | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 2257.262 ; gain = 653.254 ; free physical = 3516 ; free virtual = 7298
Synthesis current peak Physical Memory [PSS] (MB): peak = 1598.464; parent = 1396.978; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3232.328; parent = 2257.266; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 2267.262 ; gain = 663.254 ; free physical = 3509 ; free virtual = 7290
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3242.328; parent = 2267.266; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r1/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r2/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r3/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aes_axi_ip_if_v1_0_S00_AXI_inst/aes1/r4/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 2284.285 ; gain = 680.277 ; free physical = 3512 ; free virtual = 7296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3259.352; parent = 2284.289; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3511 ; free virtual = 7299
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3511 ; free virtual = 7299
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3506 ; free virtual = 7294
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3506 ; free virtual = 7294
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3505 ; free virtual = 7293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3505 ; free virtual = 7293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    17|
|2     |LUT2     |  1601|
|3     |LUT3     |   449|
|4     |LUT4     |   324|
|5     |LUT5     |    32|
|6     |LUT6     |  3090|
|7     |MUXF7    |   904|
|8     |MUXF8    |   452|
|9     |RAMB18E1 |   140|
|11    |FDRE     |  4721|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2290.223 ; gain = 686.215 ; free physical = 3505 ; free virtual = 7293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.171; parent = 1405.685; children = 201.512
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3265.289; parent = 2290.227; children = 975.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2290.223 ; gain = 531.465 ; free physical = 3567 ; free virtual = 7355
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2290.230 ; gain = 686.215 ; free physical = 3567 ; free virtual = 7355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2290.230 ; gain = 0.000 ; free physical = 3675 ; free virtual = 7463
INFO: [Netlist 29-17] Analyzing 1496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2314.234 ; gain = 0.000 ; free physical = 3588 ; free virtual = 7407
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e70174d6
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 2314.234 ; gain = 991.641 ; free physical = 3889 ; free virtual = 7709
INFO: [Common 17-1381] The checkpoint '/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.runs/hw_platform_aes_axi_ip_if_0_0_synth_1/hw_platform_aes_axi_ip_if_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hw_platform_aes_axi_ip_if_0_0, cache-ID = 834a93b4633e9fb3
INFO: [Coretcl 2-1174] Renamed 355 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/riccardo/git/aes-cryptocore/hw_platform_300923/hw_platform/hw_platform.runs/hw_platform_aes_axi_ip_if_0_0_synth_1/hw_platform_aes_axi_ip_if_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hw_platform_aes_axi_ip_if_0_0_utilization_synth.rpt -pb hw_platform_aes_axi_ip_if_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 30 16:57:43 2023...
